/dts-v1/;

/include/ "zynq-zc706.dtsi"
/include/ "zynq-zc706-adv7511.dtsi"

/* NOTICE:
   clocks : means "clocks_input" actually
   clock-names : the name is "aligned" with the corresponding driver
interrupts of zynq7k:
  PL to PS Interrupts:
    IRQF2P[ 7: 0] input, SPI: Numbers [68:61].
    IRQF2P[15: 8] input, SPI: Numbers [91:84].
    IRQF2P[19:16] input, PPI: nFIQ, nIRQ (both CPUs).
  PS to PL Interrupts:
    IRQP2F[27: 0] Output, I/O peripherals received and forwarded to the interrupt controller.

History:
  base: branch "adrv9009_zc706", "arch\arm\boot\dts\zynq-zc706-adv7511-adrv9009.dts"
  change: clock-tree/interrupts per FHK-RFB (1*AD9528+2*AD9009)
  reference: https://ez.analog.com/wide-band-rf-transceivers/
    design-support-adrv9008-1-adrv9008-2-adrv9009/f/discussions/
    100583/adrv9009-custom-profile/300558
  change: Xilinx DPD integration, FHK DMA datapath verification
*/

&i2c0 {
	status = "okay";
};

&uart0 {
	status = "okay";
};

&i2c_mux {
	i2c@5 { /* HPC IIC */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <5>;

		eeprom@50 {
			compatible = "at24,24c02";
			reg = <0x50>;
		};

		eeprom@54 {
			compatible = "at24,24c02";
			reg = <0x54>;
		};

		ad7291@2f {
			compatible = "adi,ad7291";
			reg = <0x2f>;
		};
	};
};

&fpga_axi {
	jesd204rx_dma: jesd204rx-dmac@7c400000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c400000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 57 0>; // UG858, Table 7-4: IRQF2P[13] -> IRQ[89-32]
		clocks = <&clkc 15>; // 15/fclk0 <- 17/fclk2
		//clocks = <&clkc 15>, <&clkc 17>, <&misc_clk_0>;
		//clock-names = "s_axi_aclk", "m_dest_axi_aclk", "fifo_wr_clk";

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;//ADI-HDL-2018R2 is 64
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;//ADI-HDL-2018R2 is 64
				adi,destination-bus-type = <0>;
			};
		};
	};

	jesd204ro_dma: jesd204ro-dmac@7c440000  {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c440000  0x10000>;
		#dma-cells = <1>;
		interrupts = <0 55 0>; // UG858, Table 7-4: IRQF2P[11] -> IRQ[87-32]
		clocks = <&clkc 15>; // 15/fclk0 <- 17/fclk2
		//clocks = <&clkc 15>, <&clkc 17>, <&misc_clk_0>;
		//clock-names = "s_axi_aclk", "m_dest_axi_aclk", "fifo_wr_clk";

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;//ADI-HDL-2018R2 is 64
				adi,source-bus-type = <2>;
				adi,destination-bus-width = <64>;//ADI-HDL-2018R2 is 64
				adi,destination-bus-type = <0>;
			};
		};
	};

	jesd204tx_dma: jesd204tx-dmac@7c420000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x7c420000 0x10000>;
		#dma-cells = <1>;
		interrupts = <0 56 0>; // UG858, Table 7-4: IRQF2P[12] -> IRQ[88-32]
		clocks = <&clkc 15>; // 15/fclk0 <- 17/fclk2
		//clocks = <&clkc 15>, <&clkc 17>, <&clkc 17>;
		//clock-names = "s_axi_aclk", "m_src_axi_aclk", "m_axis_aclk";

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <128>;//ADI-HDL-2018R2 is 64
				adi,source-bus-type = <0>;
				adi,destination-bus-width = <128>;//ADI-HDL-2018R2 is 64
				adi,destination-bus-type = <2>;
				//adi,cyclic;
			};
		};
	};

	jesd204rx_layer3: jesd204rx-layer3@44a00000 {
		compatible = "adi,axi-adrv9009-rx-1.0";
		reg = <0x44a00000 0x8000>;
		dmas = <&jesd204rx_dma 0>;
		dma-names = "rx";
		spibus-connected = <&trx0_adrv9009>;
	};

	jesd204ro_layer3: jesd204ro-layer3@44a08000 {
		compatible = "adi,axi-adrv9009-obs-1.0";
		reg = <0x44a08000 0x1000>;
		dmas = <&jesd204ro_dma 0>;
		dma-names = "rx";
		clocks = <&trx0_adrv9009 1>;
		clock-names = "sampl_clk";
	};

	jesd204tx_layer3: jesd204tx-layer3@44a04000 {
		compatible = "adi,axi-adrv9009-tx-1.0";
		reg = <0x44a04000 0x4000>;
		dmas = <&jesd204tx_dma 0>;
		dma-names = "tx";
		clocks = <&trx0_adrv9009 2>;
		clock-names = "sampl_clk";
		spibus-connected = <&trx0_adrv9009>;
		//adi,axi-pl-fifo-enable; see "plddrbypass-gpios"
	};

	jesd204rx_layer2: jesd204rx-layer2@44aa0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x44aa0000 0x1000>;

		interrupts = <0 54 0>; // UG858, Table 7-4: IRQF2P[10] -> IRQ[86-32]

		clocks = <&clkc 15>, <&jesd204rx_clkgen>, <&jesd204rx_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_rx_lane_clk";

		//RX_PATH: *FPGA.JESD204B-DeframerA -> PHY.JESD204B-FramerA
		//adi,bits-per-sample = <16>;//N'=16; PHY-Framer decide
		//adi,converters-per-device = <4>;//M=4; PHY-Framer decide
		//L(Number of Lanes)=2; PHY-Framer decide
		//S(Number of Samples)=1; PHY-Framer decide(1,2,4)
		//Figure 34. JESD204B Framer Configuration (M = 4, L = 2, S = 1)
		adi,octets-per-frame = <4>;//F=N'/8*M*S/L =(16/8)*4*1/2=4
		adi,frames-per-multiframe = <32>;
	};

	jesd204tx_layer2: jesd204tx-layer2@44a90000 {
		compatible = "adi,axi-jesd204-tx-1.0";
		reg = <0x44a90000 0x1000>;

		interrupts = <0 53 0>; // UG858, Table 7-4: IRQF2P[9] -> IRQ[85-32]

		clocks = <&clkc 15>, <&jesd204tx_clkgen>, <&jesd204tx_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_tx_lane_clk";

		//TX_PATH: *FPGA.JESD204B-FramerA -> PHY.JESD204B-DeframerA
		adi,converter-resolution = <16>;// 20190314: different from 14/zynqmp-zcu102-rev10-adrv9009.dts
		adi,bits-per-sample = <16>;//N'=16; PHY-Deframer decide
		adi,control-bits-per-sample = <0>;// 20190314: different from 2/zynqmp-zcu102-rev10-adrv9009.dts
		adi,converters-per-device = <4>;//M=4; PHY-Deframer decide
		//L(Number of Lanes)=4; PHY-Deframer decide
		//S(Number of Samples)=1; PHY-Deframer decide(1-only)
		//Figure 36. JESD204B Framer Configuration (M = 4, L = 4, S = 1)
		adi,octets-per-frame = <2>;//F=N'/8*M*S/L =(16/8)*4*1/4=2
		adi,frames-per-multiframe = <32>;
	};

	jesd204ro_layer2: jesd204ro-layer2@44ab0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x44ab0000 0x1000>;

		interrupts = <0 52 0>; // UG858, Table 7-4: IRQF2P[8] -> IRQ[84-32]

		clocks = <&clkc 15>, <&jesd204ro_clkgen>, <&jesd204ro_layer1 0>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		#clock-cells = <0>;
		clock-output-names = "jesd_ro_lane_clk";

		//RO_PATH: *FPGA.JESD204B-DeframerB -> PHY.JESD204B-FramerB
		//adi,bits-per-sample = <16>;//N'=16; PHY-Framer decide
		//adi,converters-per-device = <2>;//PHY-Framer decided; ORx2-ONLY(M=2) rather than ORx1&2(M=4); must be 2 if ORX_rfbandwidth>200MHz
		//L(Number of Lanes)=2; PHY-Framer decided
		//S(Number of Samples)=1; PHY-Framer decided(1,2,or4)
		//Figure 27. JESD204B Framer Configuration (M = 2, L = 2, S = 1)
		adi,octets-per-frame = <2>; //F=N'/8*M*S/L =(16/8)*2*1/2
		adi,frames-per-multiframe = <32>;
	};

	jesd204tx_clkgen: jesd204tx-clkgen@43c00000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c00000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_tx_clkgen";
	};

	jesd204rx_clkgen: jesd204rx-clkgen@43c10000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c10000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_rx_clkgen";
	};

	jesd204ro_clkgen: jesd204ro-clkgen@43c20000  {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x43c20000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clk0_ad9528 8>;
		clock-output-names = "axi_ro_clkgen";
	};

	jesd204tx_layer1: jesd204tx-layer1@44a80000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a80000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204tx_clkgen>;
		clock-names = "conv", "div40";

		#clock-cells = <1>;
		clock-output-names = "tx_gt_clk", "tx_out_clk";

		adi,sys-clk-select = <3>;
		adi,out-clk-select = <3>;
	};

	jesd204rx_layer1: jesd204rx-layer1@44a60000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a60000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204rx_clkgen 0>;
		clock-names = "conv", "div40";

		#clock-cells = <1>;
		clock-output-names = "rx_gt_clk", "rx_out_clk";

		adi,sys-clk-select = <3>;//0->3: 20190320: using the shared QPLL(by Tx/Rx/ORx)
		adi,out-clk-select = <3>;
		adi,use-lpm-enable;
		//adi,use-cpll-enable;//20190320: using the shared QPLL(by Tx/Rx/ORx)
	};

	jesd204ro_layer1: jesd204ro-layer1@44a50000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,axi-adxcvr-1.0";
		reg = <0x44a50000 0x1000>;

		clocks = <&clk0_ad9528 8>, <&jesd204ro_clkgen>;
		clock-names = "conv", "div40";

		#clock-cells = <1>;
		clock-output-names = "ro_gt_clk", "ro_out_clk";

		adi,sys-clk-select = <3>;//0->3: 20190320: using the shared QPLL(by Tx/Rx/ORx)
		adi,out-clk-select = <3>;
		adi,use-lpm-enable;
		//adi,use-cpll-enable;//20190320: using the shared QPLL(by Tx/Rx/ORx)
	};
};

&fpga_axi1 {
#if 0
	CLKSS0_SCR_1: dfe_scratch@8c000000 {
		compatible = "xlnx,dfe-scratch-1.0";
		reg = <0x8c000000 0x1000>;
		clock-names = "s_axi_ctrl_aclk";
		clocks = <&misc_clk_6>;
	};
	CLKSS0_CLKCTL_1: dfe_clk_ctrl@8c001000 {
		compatible = "xlnx,dfe-clk-ctrl-1.0";
		reg = <0x8c001000 0x1000>;
		clock-names = "s_axi_ctrl_aclk", "dfe_aclk";
		clocks = <&misc_clk_6>, <&misc_clk_7>;
	};
	RFISS0_EXTS_1: dfe_rsi_ext_sync@8e002000 {
		compatible = "xlnx,dfe-ext-sync-1.0";
		reg = <0x8e002000 0x1000>;
		xlnx,antennas = <0x1>;
		xlnx,phases = <0x1>;
		xlnx,rate = <0xa>;
		clock-names = "s_axi_ctrl_aclk", "aclk";
		clocks = <&misc_clk_6>, <&misc_clk_7>;
	};
	RFISS0_GPROT_1: dfe_rsi_glitch_protect@8e005000 {
		compatible = "xlnx,dfe-glitch-protect-1.0";
		reg = <0x8e005000 0x1000>;
		xlnx,antennas = <0x1>;
		xlnx,output-reg = <0x2>;
		xlnx,phases = <0x1>;
		clock-names = "s_axi_ctrl_aclk", "dac_aclk";
		clocks = <&misc_clk_6>, <&misc_clk_7>;
	};
	TXCHAIN0_DFESS0_CFR_1: dfe_txchain_cfr@85000000 {
		clock-names = "s_axi_aclk", "aclk";
		clocks = <&misc_clk_6>, <&misc_clk_7>;
		compatible = "xlnx,pc-cfr-6.2";
		reg = <0x85000000 0x100000>;
		xlnx,axis-dyn-ctrl-tdata-width = <0x1>;
		xlnx,axis-dyn-ctrl-tuser-width = <0x1>;
		xlnx,axis-tdata-width = <0x20>;
		xlnx,axis-tuser-width = <0x8>;
		xlnx,cfr-1x-data-mode = <0x0>;
		xlnx,clks-per-samp = <0x1>;
		xlnx,component-name = "system_CFR_1_0";
		xlnx,data-width = <0x10>;
		xlnx,elaboration-dir = "./";
		xlnx,max-cp-len = <0x7ff>;
		xlnx,max-peak-delay = <0xc8>;
		xlnx,mif-size = <0x1>;
		xlnx,num-antennas = <0x1>;
		xlnx,num-cpgs-iter0 = <0x8>;
		xlnx,num-cpgs-iter1 = <0x6>;
		xlnx,num-cpgs-iter2 = <0x4>;
		xlnx,num-cpgs-iter3 = <0x4>;
		xlnx,num-cpgs-iter4 = <0x4>;
		xlnx,num-cpgs-iter5 = <0x4>;
		xlnx,num-cpgs-iter6 = <0x4>;
		xlnx,num-cpgs-iter7 = <0x4>;
		xlnx,num-filters = <0x1>;
		xlnx,num-iterations = <0x4>;
		xlnx,real-complex-cp = <0x1>;
		xlnx,wcfr-mode = <0x0>;
		xlnx,write-filters = <0x1>;
		xlnx,xdevicefamily = "zynq";
	};
	TXCHAIN0_DFESS0_CPG_1: dfe_txchain_gainctrl@86001000 {
		clock-names = "s_axi_ctrl_aclk", "aclk";
		clocks = <&misc_clk_6>, <&misc_clk_7>;
		compatible = "xlnx,dfe-gain-ctrl-1.0";
		reg = <0x86001000 0x1000>;
		xlnx,antennas = <0x1>;
		xlnx,phases = <0x1>;
	};
#endif
	/* "dpd-host-app" demands 0xA0000000 rather than 0x80000000, 
	   refer to "fhk_zc706ad9009_dpd_debug.txt" for more info */
	TXCHAIN0_DFESS0_DPD: dpd@A0000000 {
		//clock-names = "dpd_aclk", "dpd_2x_aclk", "s_axi_ctrl_aclk", "s_axi_user_aclk";
		//clocks = <&jesd204tx_clkgen>, <&jesd204tx_clkgen>, <&clkc 16>, <&clkc 16>; // 16/fclk1/200MHz
		//compatible = "xlnx,dpd-8.1", "generic-uio";
		compatible = "generic-uio";
		interrupts = <0 29 1>; // UG858, Table 7-4: IRQF2P[0] -> IRQ[61-32]
		reg = <0xA0000000 0x04000000 0xA4000000 0x00020000>;
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0

//#include "fhk_adrv9009_122m.dtsi"
//#include "fhk_adrv9009_245m_dc245.dtsi"
#include "fhk_adrv9009_491m_dc245.dtsi"
//#include "fhk_adrv9009_491m_dc122.dtsi"

// adrv9009_dac_fifo_bypass_s 60
// ad9528_reset_b,       // 59
// ad9528_sysref_req,    // 58
// adrv9009_tx1_enable,    // 57
// adrv9009_tx2_enable,    // 56
// adrv9009_rx1_enable,    // 55
// adrv9009_rx2_enable,    // 54
// adrv9009_test,          // 53
// adrv9009_reset_b,       // 52
// adrv9009_gpint,         // 51
// adrv9009_gpio_00,       // 50
// adrv9009_gpio_01,       // 49
// adrv9009_gpio_02,       // 48
// adrv9009_gpio_03,       // 47
// adrv9009_gpio_04,       // 46
// adrv9009_gpio_05,       // 45
// adrv9009_gpio_06,       // 44
// adrv9009_gpio_07,       // 43
// adrv9009_gpio_15,       // 42
// adrv9009_gpio_08,       // 41
// adrv9009_gpio_09,       // 40
// adrv9009_gpio_10,       // 39
// adrv9009_gpio_11,       // 38
// adrv9009_gpio_12,       // 37
// adrv9009_gpio_14,       // 36
// adrv9009_gpio_13,       // 35
// adrv9009_gpio_17,       // 34
// adrv9009_gpio_16,       // 33
// adrv9009_gpio_18}));    // 32 + 54

&trx0_adrv9009 {
	reset-gpios = <&gpio0 106 0>;
	test-gpios = <&gpio0 107 0>;
	sysref-req-gpios = <&gpio0 112 0>;
	rx2-enable-gpios = <&gpio0 108 0>;
	rx1-enable-gpios = <&gpio0 109 0>;
	tx2-enable-gpios = <&gpio0 110 0>;
	tx1-enable-gpios = <&gpio0 111 0>;
};

&clk0_ad9528 {
	reset-gpios = <&gpio0 113 0>;
};

&jesd204tx_layer3 {
	plddrbypass-gpios = <&gpio0 114 0>;
};

//#include "fhk_zc706ad9009n2.dtsi"
