Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Fri Dec 14 17:43:02 2018
| Host             : saba-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file main_project_top_power_routed.rpt -pb main_project_top_power_summary_routed.pb -rpx main_project_top_power_routed.rpx
| Design           : main_project_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.246        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.133        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |     3989 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1784 |     53200 |            3.35 |
|   Register              |    <0.001 |      695 |    106400 |            0.65 |
|   CARRY4                |    <0.001 |      204 |     13300 |            1.53 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.000 |      480 |     17400 |            2.76 |
|   Others                |     0.000 |      322 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      126 |     53200 |            0.24 |
| Signals                 |     0.003 |     2959 |       --- |             --- |
| Block RAM               |     0.013 |      104 |       140 |           74.29 |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| I/O                     |     0.006 |       64 |       200 |           32.00 |
| Static Power            |     0.114 |          |           |                 |
| Total                   |     0.246 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.020 |      0.010 |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------+-----------------+
| Clock              | Domain                             | Constraint (ns) |
+--------------------+------------------------------------+-----------------+
| GCLK_100           | GCLK_100                           |            10.0 |
| clk_out2_clk_wiz_0 | clock_inst/inst/clk_out2_clk_wiz_0 |            20.0 |
| clk_out3_clk_wiz_0 | clock_inst/inst/clk_out3_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | clock_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| main_project_top       |     0.133 |
|   cam1                 |     0.002 |
|     capture            |     0.001 |
|   cam2                 |     0.002 |
|     capture            |     0.001 |
|   clock_inst           |     0.106 |
|     inst               |     0.106 |
|   memory_block_cam_1   |     0.007 |
|     U0                 |     0.007 |
|       inst_blk_mem_gen |     0.007 |
|   memory_block_cam_2   |     0.007 |
|     U0                 |     0.007 |
|       inst_blk_mem_gen |     0.007 |
+------------------------+-----------+


