// Autogenerated using stratification.
requires "x86-configuration.k"

module SHLQ-R64-CL
  imports X86-CONFIGURATION

  rule <k>
    execinstr (shlq %cl, R2:R64,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "CF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("CF", RSMap) ) #else ( (#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 1)) ) #then ( extractMInt(getParentValue(R2, RSMap), 0, 1) ) #else ( (#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( extractMInt(shlMInt(getParentValue(R2, RSMap), uvalueMInt(addMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, -1)))), 0, 1) ) #else ( undef ) #fi)  ) #fi)  ) #fi)  )

 "SF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("SF", RSMap) ) #else ( (#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( extractMInt(shlMInt(getParentValue(R2, RSMap), uvalueMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)))), 0, 1) ) #else ( mi(1, 0) ) #fi)  ) #fi)  )

 "AF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("AF", RSMap) ) #else ( undef ) #fi)  )

 "PF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("PF", RSMap) ) #else ( (#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( (#ifMInt ( (  ( countOnes(extractMInt(shlMInt(getParentValue(R2, RSMap), uvalueMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)))), 56, 64), 0)  &Int  1 )  ==K  0 )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi) ) #else ( mi(1, 1) ) #fi)  ) #fi)  )

 "OF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("OF", RSMap) ) #else ( (#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 1)) ) #then ( xorMInt(extractMInt(getParentValue(R2, RSMap), 0, 1), extractMInt(shlMInt(getParentValue(R2, RSMap), 1), 0, 1)) ) #else ( undef ) #fi)  ) #fi)  )

convToRegKeys(R2) |-> ((#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( shlMInt(getParentValue(R2, RSMap), uvalueMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)))) ) #else ( mi(64, 0) ) #fi)  )

 "ZF" |-> ((#ifMInt (eqMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 0)) ) #then ( getFlag("ZF", RSMap) ) #else ( (#ifMInt (ultMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)), mi(8, 64)) ) #then ( (#ifMInt (eqMInt(shlMInt(getParentValue(R2, RSMap), uvalueMInt(andMInt(extractMInt(getParentValue(%rcx, RSMap), 56, 64), mi(8, 63)))), mi(64, 0)) ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi) ) #else ( mi(1, 1) ) #fi)  ) #fi)    )


)

    </regstate>
endmodule

module SHLQ-R64-CL-SEMANTICS
  imports SHLQ-R64-CL
endmodule
/*
TargetInstr:
shlq %cl, %rbx
RWSet:
maybe read:{ %cl %rbx }
must read:{ %cl %rbx }
maybe write:{ %rbx %cf %pf %zf %sf %of }
must write:{ %rbx }
maybe undef:{ %cf %af %of }
must undef:{ }
required flags:{ }

Circuit:
circuit:salq %cl, %rbx  #  1     0    3      OPC=salq_r64_cl
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

shlq %cl, %rbx

  maybe read:      { %cl %rbx }
  must read:       { %cl %rbx }
  maybe write:     { %rbx %cf %pf %zf %sf %of }
  must write:      { %rbx }
  maybe undef:     { %cf %af %of }
  must undef:      { }
  required flags:  { }

Circuits:

%rbx   : (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[63:0]

%cf    : (or (and (>= (& <%rcx|64>[7:0] <0x3f|8>) <0x40|8>) <TMP_BOOL_0>) (and (not (>= (& <%rcx|64>[7:0] <0x3f|8>) <0x40|8>)) (or (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[64:64] <0x1|1>)) (and (not (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>))) <%cf>))))
%pf    : (or (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>)) (not (xor (xor (xor (xor (xor (xor (xor (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[0:0] <0x1|1>) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[1:1] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[2:2] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[3:3] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[4:4] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[5:5] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[6:6] <0x1|1>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[7:7] <0x1|1>)))) (and (not (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>))) <%pf>))
%zf    : (or (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[63:0] <0x0|64>)) (and (not (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>))) <%zf>))
%sf    : (or (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[63:63] <0x1|1>)) (and (not (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>))) <%sf>))
%of    : (or (and (== (& <%rcx|64>[7:0] <0x3f|8>) <0x1|8>) (not (== (or (and (>= (& <%rcx|64>[7:0] <0x3f|8>) <0x40|8>) <TMP_BOOL_0>) (and (not (>= (& <%rcx|64>[7:0] <0x3f|8>) <0x40|8>)) (or (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>)) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[64:64] <0x1|1>)) (and (not (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x0|8>))) <%cf>)))) (== (<< (concat <0x0|1> <%rbx|64>) (concat <0x0|57> (& <%rcx|64>[7:0] <0x3f|8>)))[63:63] <0x1|1>)))) (and (not (== (& <%rcx|64>[7:0] <0x3f|8>) <0x1|8>)) <%of>))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/