<annotationInfo>
<annotationInfo>
<item  id="12" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_2928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="14" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_fu_2934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="19" filename="conv/conv_1.cpp" linenumber="35" name="tmp_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_156_fu_2940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="conv/conv_1.cpp" linenumber="14" name="zext_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln14_fu_2948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_2952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_fu_2958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_2964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_2968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_2_fu_2972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_1_fu_2976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_2981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_2986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_fu_2992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_2998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv_1.cpp" linenumber="26" name="tmp_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_159_fu_3002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_3010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_3014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_3018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv/conv_1.cpp" linenumber="26" name="tmp_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_160_fu_3024_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_3036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_3042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_fu_3046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_3050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_fu_3056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_3062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_45_fu_3066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv_1.cpp" linenumber="26" name="tmp_167_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_cast_fu_3071_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_46_fu_3079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_3084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_3089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_3095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_47_fu_3099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_10_fu_3104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv_1.cpp" linenumber="26" name="tmp_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_3109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv_1.cpp" linenumber="34" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_3113_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_3123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_3127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_3133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_3139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv_1.cpp" linenumber="34" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_3145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_3151_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_1_fu_3160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_1_fu_3166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv/conv_1.cpp" linenumber="35" name="tmp_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_157_fu_3172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_3180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_3184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_1_fu_3190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_1_fu_3196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_3202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_3206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_6_fu_3210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_3_fu_3214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_7_fu_3219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_3224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_3230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_3236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv/conv_1.cpp" linenumber="26" name="tmp_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_162_fu_3240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_3248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_3252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv_1.cpp" linenumber="26" name="tmp_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_163_fu_3258_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_3266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="conv/conv_1.cpp" linenumber="26" name="tmp_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_164_fu_3270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_3278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_3282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_9_fu_3288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_1_fu_3292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_1_fu_3296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_1_fu_3302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_21_fu_3308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_48_fu_3312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv/conv_1.cpp" linenumber="26" name="tmp_173_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_173_cast_fu_3317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_49_fu_3325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_22_fu_3330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_3335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_24_fu_3341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_50_fu_3345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_12_fu_3350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_1_fu_3355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv/conv_1.cpp" linenumber="34" name="tmp_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_14_fu_3359_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_1_fu_3369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_3373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_3_fu_3379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_1_fu_3385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv_1.cpp" linenumber="34" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_3391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_3397_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="214" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_2_fu_3406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_2_fu_3412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="conv/conv_1.cpp" linenumber="35" name="tmp_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_158_fu_3418_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_3426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_2_fu_3430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_2_fu_3436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_2_fu_3442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_3448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_9_fu_3452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="236" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_10_fu_3456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_5_fu_3460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_11_fu_3465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="244" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_3470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_2_fu_3474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_1_fu_3480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_3486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="conv/conv_1.cpp" linenumber="26" name="tmp_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_166_fu_3490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="254" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_3498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_4_fu_3502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_3508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="conv/conv_1.cpp" linenumber="26" name="tmp_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_fu_3514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_3522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="conv/conv_1.cpp" linenumber="26" name="tmp_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_168_fu_3526_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="260" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_3534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="261" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_5_fu_3538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_11_fu_3544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_2_fu_3548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_2_fu_3552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_2_fu_3558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_30_fu_3564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_51_fu_3568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="conv/conv_1.cpp" linenumber="26" name="tmp_179_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_179_cast_fu_3573_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_52_fu_3581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="278" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_31_fu_3586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_3591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_32_fu_3597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_53_fu_3601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_14_fu_3606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_2_fu_3611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="conv/conv_1.cpp" linenumber="34" name="tmp_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_21_fu_3615_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_2_fu_3625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_4_fu_3629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_5_fu_3635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_2_fu_3641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="conv/conv_1.cpp" linenumber="34" name="tmp_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_2_fu_3647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_3653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_3_fu_3662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_3_fu_3668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="conv/conv_1.cpp" linenumber="35" name="tmp_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_161_fu_3674_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_8_fu_3682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_4_fu_3686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_3_fu_3692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_3_fu_3698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_3704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_3708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_3712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_7_fu_3716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_3721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_1_fu_3726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_3_fu_3730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_2_fu_3736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_25_fu_3742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="conv/conv_1.cpp" linenumber="26" name="tmp_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_170_fu_3746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_26_fu_3754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_6_fu_3758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_3764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="conv/conv_1.cpp" linenumber="26" name="tmp_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_171_fu_3770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_27_fu_3778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="conv/conv_1.cpp" linenumber="26" name="tmp_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_172_fu_3782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_29_fu_3790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_7_fu_3794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_13_fu_3800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_3_fu_3804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_3_fu_3808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_3_fu_3814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_39_fu_3820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_54_fu_3824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv/conv_1.cpp" linenumber="26" name="tmp_185_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_185_cast_fu_3829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_55_fu_3837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_40_fu_3842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_3847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_41_fu_3853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_56_fu_3857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_16_fu_3862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_3_fu_3867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv/conv_1.cpp" linenumber="34" name="tmp_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_27_fu_3871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_3_fu_3881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_6_fu_3885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_7_fu_3891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_3_fu_3897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv/conv_1.cpp" linenumber="34" name="tmp_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_3_fu_3903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_3909_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_4_fu_3918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_4_fu_3924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="conv/conv_1.cpp" linenumber="35" name="tmp_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_165_fu_3930_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_3938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_6_fu_3942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="435" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_4_fu_3948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_4_fu_3954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_3960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_3964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_3968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_9_fu_3972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_3977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_4_fu_3982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_3_fu_3988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_34_fu_3994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="conv/conv_1.cpp" linenumber="26" name="tmp_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_174_fu_3998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_35_fu_4006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_8_fu_4010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv/conv_1.cpp" linenumber="26" name="tmp_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_175_fu_4016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_36_fu_4026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="conv/conv_1.cpp" linenumber="26" name="tmp_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_176_fu_4030_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_37_fu_4040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_9_fu_4044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_15_fu_4050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_4_fu_4054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_4_fu_4058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_4_fu_4064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_47_fu_4070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="481" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_57_fu_4074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="conv/conv_1.cpp" linenumber="26" name="tmp_191_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_191_cast_fu_4079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_58_fu_4087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_49_fu_4092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_4097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_50_fu_4103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_59_fu_4107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_18_fu_4112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_4_fu_4117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="conv/conv_1.cpp" linenumber="34" name="tmp_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_33_fu_4121_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_4_fu_4131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_8_fu_4135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_9_fu_4141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_4_fu_4147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="509" filename="conv/conv_1.cpp" linenumber="34" name="tmp_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_4_fu_4153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_4_fu_4159_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_5_fu_4168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_5_fu_4174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="conv/conv_1.cpp" linenumber="35" name="tmp_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_169_fu_4180_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_4188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_8_fu_4192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_5_fu_4198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_5_fu_4204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="544" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_4210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_21_fu_4214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_22_fu_4218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_11_fu_4222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_23_fu_4227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_2_fu_4232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_5_fu_4236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_4_fu_4242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_42_fu_4248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="conv/conv_1.cpp" linenumber="26" name="tmp_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_178_fu_4252_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_44_fu_4260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_10_fu_4264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_4270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="conv/conv_1.cpp" linenumber="26" name="tmp_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_179_fu_4276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_45_fu_4284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="569" filename="conv/conv_1.cpp" linenumber="26" name="tmp_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_180_fu_4288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="570" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_46_fu_4296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_11_fu_4300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_17_fu_4306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_5_fu_4310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_5_fu_4314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_5_fu_4320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_56_fu_4326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_60_fu_4330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="conv/conv_1.cpp" linenumber="26" name="tmp_197_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_197_cast_fu_4335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_61_fu_4343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_57_fu_4348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_4353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_59_fu_4359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_62_fu_4363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_20_fu_4368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_5_fu_4373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="conv/conv_1.cpp" linenumber="34" name="tmp_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_39_fu_4377_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_5_fu_4387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_10_fu_4391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_11_fu_4397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_5_fu_4403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="conv/conv_1.cpp" linenumber="34" name="tmp_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_5_fu_4409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_5_fu_4415_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_6_fu_4424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_6_fu_4430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="conv/conv_1.cpp" linenumber="35" name="tmp_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_173_fu_4436_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_20_fu_4444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_10_fu_4448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_6_fu_4454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_6_fu_4460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_23_fu_4466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="649" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_25_fu_4470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_26_fu_4474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_13_fu_4478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_27_fu_4483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_3_fu_4488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_6_fu_4492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_5_fu_4498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="666" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_51_fu_4504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="conv/conv_1.cpp" linenumber="26" name="tmp_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_182_fu_4508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_52_fu_4516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="669" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_12_fu_4520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_4526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="conv/conv_1.cpp" linenumber="26" name="tmp_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_183_fu_4532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_54_fu_4540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="conv/conv_1.cpp" linenumber="26" name="tmp_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_184_fu_4544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_55_fu_4552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_13_fu_4556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_19_fu_4562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_6_fu_4566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_6_fu_4570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_6_fu_4576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_65_fu_4582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_63_fu_4586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="conv/conv_1.cpp" linenumber="26" name="tmp_203_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_203_cast_fu_4591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_64_fu_4599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_66_fu_4604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="694" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_24_fu_4609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_67_fu_4615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_65_fu_4619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_22_fu_4624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_6_fu_4629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="conv/conv_1.cpp" linenumber="34" name="tmp_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_45_fu_4633_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_6_fu_4643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_12_fu_4647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_13_fu_4653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_6_fu_4659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="conv/conv_1.cpp" linenumber="34" name="tmp_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_6_fu_4665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_6_fu_4671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_7_fu_4680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_7_fu_4686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="conv/conv_1.cpp" linenumber="35" name="tmp_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_177_fu_4692_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_24_fu_4700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_12_fu_4704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_7_fu_4710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_7_fu_4716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_28_fu_4722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_29_fu_4726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_30_fu_4730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_15_fu_4734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="756" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_31_fu_4739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_4_fu_4744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_7_fu_4748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_6_fu_4754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_60_fu_4760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="771" filename="conv/conv_1.cpp" linenumber="26" name="tmp_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_186_fu_4764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_61_fu_4772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_14_fu_4776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_4782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="conv/conv_1.cpp" linenumber="26" name="tmp_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_187_fu_4788_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_62_fu_4796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="777" filename="conv/conv_1.cpp" linenumber="26" name="tmp_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_188_fu_4800_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_64_fu_4808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_15_fu_4812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_21_fu_4818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_7_fu_4822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_7_fu_4826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_7_fu_4832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_74_fu_4838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_66_fu_4842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="conv/conv_1.cpp" linenumber="26" name="tmp_209_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_209_cast_fu_4847_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_67_fu_4855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_75_fu_4860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_26_fu_4865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_76_fu_4871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_68_fu_4875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_24_fu_4880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_7_fu_4885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="conv/conv_1.cpp" linenumber="34" name="tmp_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_51_fu_4889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_7_fu_4899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_14_fu_4903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_15_fu_4909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_7_fu_4915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="conv/conv_1.cpp" linenumber="34" name="tmp_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_7_fu_4921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_7_fu_4927_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="836" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_8_fu_4936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_8_fu_4942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="conv/conv_1.cpp" linenumber="35" name="tmp_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_181_fu_4948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_28_fu_4956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_14_fu_4960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_8_fu_4966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_8_fu_4972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_33_fu_4978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_33_fu_4982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_34_fu_4986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_17_fu_4990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="conv/conv_1.cpp" linenumber="35" name="sext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln35_fu_4995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="861" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_35_fu_4999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_8_fu_5004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_7_fu_5010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_69_fu_5016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="conv/conv_1.cpp" linenumber="26" name="tmp_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_190_fu_5020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_70_fu_5028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="877" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_16_fu_5032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="conv/conv_1.cpp" linenumber="26" name="tmp_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_191_fu_5038_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_71_fu_5048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="880" filename="conv/conv_1.cpp" linenumber="26" name="tmp_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_192_fu_5052_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="881" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_72_fu_5062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="882" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_17_fu_5066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_23_fu_5072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_8_fu_5076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_8_fu_5080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_8_fu_5086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_82_fu_5092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_69_fu_5096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="conv/conv_1.cpp" linenumber="26" name="tmp_215_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_215_cast_fu_5101_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_70_fu_5109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_84_fu_5114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="901" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_27_fu_5119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_85_fu_5125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_71_fu_5129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_26_fu_5134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="909" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_8_fu_5139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="conv/conv_1.cpp" linenumber="34" name="tmp_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_57_fu_5143_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_8_fu_5153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_16_fu_5157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_17_fu_5163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_8_fu_5169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="conv/conv_1.cpp" linenumber="34" name="tmp_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_8_fu_5175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_8_fu_5181_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_9_fu_5190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="941" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_9_fu_5196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv/conv_1.cpp" linenumber="35" name="tmp_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_185_fu_5202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_32_fu_5210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_16_fu_5214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_9_fu_5220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_9_fu_5226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_38_fu_5232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_37_fu_5236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_38_fu_5240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_19_fu_5244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_39_fu_5249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="969" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_5_fu_5254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_9_fu_5258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_8_fu_5264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_77_fu_5270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="conv/conv_1.cpp" linenumber="26" name="tmp_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_194_fu_5274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_79_fu_5282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_18_fu_5286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_5292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv/conv_1.cpp" linenumber="26" name="tmp_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_195_fu_5298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_80_fu_5306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="conv/conv_1.cpp" linenumber="26" name="tmp_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_196_fu_5310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_81_fu_5318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_19_fu_5322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_25_fu_5328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_9_fu_5332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="993" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_9_fu_5336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_9_fu_5342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_91_fu_5348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_72_fu_5352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="conv/conv_1.cpp" linenumber="26" name="tmp_221_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_221_cast_fu_5357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_73_fu_5365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_92_fu_5370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_28_fu_5375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_94_fu_5381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_74_fu_5385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_28_fu_5390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1021" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_9_fu_5395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="conv/conv_1.cpp" linenumber="34" name="tmp_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_63_fu_5399_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_9_fu_5409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_18_fu_5413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_19_fu_5419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_9_fu_5425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="conv/conv_1.cpp" linenumber="34" name="tmp_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_9_fu_5431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_9_fu_5437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_10_fu_5446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_10_fu_5452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="conv/conv_1.cpp" linenumber="35" name="tmp_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_189_fu_5458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_36_fu_5466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_18_fu_5470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_10_fu_5476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_10_fu_5482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_43_fu_5488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_41_fu_5492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_42_fu_5496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_21_fu_5500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_43_fu_5505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_6_fu_5510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_10_fu_5514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1076" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_9_fu_5520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1081" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_86_fu_5526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="conv/conv_1.cpp" linenumber="26" name="tmp_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_198_fu_5530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_87_fu_5538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_20_fu_5542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_5548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="conv/conv_1.cpp" linenumber="26" name="tmp_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_199_fu_5554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_89_fu_5562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="conv/conv_1.cpp" linenumber="26" name="tmp_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_200_fu_5566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1089" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_90_fu_5574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_21_fu_5578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1091" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_27_fu_5584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_10_fu_5588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_10_fu_5592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_10_fu_5598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1103" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_100_fu_5604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_75_fu_5608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="conv/conv_1.cpp" linenumber="26" name="tmp_227_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_227_cast_fu_5613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_76_fu_5621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_101_fu_5626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_29_fu_5631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_102_fu_5637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_77_fu_5641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_30_fu_5646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_10_fu_5651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1127" filename="conv/conv_1.cpp" linenumber="34" name="tmp_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_69_fu_5655_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1128" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_10_fu_5665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_20_fu_5669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_21_fu_5675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_10_fu_5681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="conv/conv_1.cpp" linenumber="34" name="tmp_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_10_fu_5687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1134" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_10_fu_5693_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1147" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_11_fu_5702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1149" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_11_fu_5708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1154" filename="conv/conv_1.cpp" linenumber="35" name="tmp_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_193_fu_5714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1155" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_40_fu_5722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1156" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_20_fu_5726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1160" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_11_fu_5732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_11_fu_5738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1167" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_48_fu_5744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1168" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_45_fu_5748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1169" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_46_fu_5752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1170" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_23_fu_5756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1171" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_47_fu_5761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1177" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_7_fu_5766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1178" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_11_fu_5770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1180" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_10_fu_5776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_95_fu_5782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1186" filename="conv/conv_1.cpp" linenumber="26" name="tmp_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_202_fu_5786_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1187" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_96_fu_5794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_22_fu_5798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1189" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_5804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="conv/conv_1.cpp" linenumber="26" name="tmp_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_203_fu_5810_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1191" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_97_fu_5818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1192" filename="conv/conv_1.cpp" linenumber="26" name="tmp_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_204_fu_5822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_99_fu_5830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1194" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_23_fu_5834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1195" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_29_fu_5840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1200" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_11_fu_5844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1201" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_11_fu_5848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1203" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_11_fu_5854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1207" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_109_fu_5860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1208" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_78_fu_5864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1209" filename="conv/conv_1.cpp" linenumber="26" name="tmp_233_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_233_cast_fu_5869_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_79_fu_5877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1211" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_110_fu_5882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_30_fu_5887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1214" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_111_fu_5893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1215" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_80_fu_5897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1216" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_32_fu_5902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1221" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1229" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1230" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_11_fu_5907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1231" filename="conv/conv_1.cpp" linenumber="34" name="tmp_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_75_fu_5911_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1232" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_11_fu_5921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1233" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_22_fu_5925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1234" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_23_fu_5931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_11_fu_5937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1236" filename="conv/conv_1.cpp" linenumber="34" name="tmp_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_11_fu_5943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_11_fu_5949_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1251" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_12_fu_5958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1253" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_12_fu_5964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1258" filename="conv/conv_1.cpp" linenumber="35" name="tmp_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_197_fu_5970_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1259" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_44_fu_5978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1260" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_22_fu_5982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1264" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_12_fu_5988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1266" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_12_fu_5994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1271" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_53_fu_6000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_49_fu_6004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1273" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_50_fu_6008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1274" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_25_fu_6012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1275" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_51_fu_6017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1281" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_12_fu_6022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1283" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_11_fu_6028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1288" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_104_fu_6034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1289" filename="conv/conv_1.cpp" linenumber="26" name="tmp_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_206_fu_6038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1290" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_105_fu_6046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1291" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_24_fu_6050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="conv/conv_1.cpp" linenumber="26" name="tmp_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_207_fu_6056_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_6066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1294" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_106_fu_6070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1295" filename="conv/conv_1.cpp" linenumber="26" name="tmp_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_208_fu_6074_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1296" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_6084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_107_fu_6088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_25_fu_6092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1299" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_31_fu_6098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1304" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_12_fu_6102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1305" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_12_fu_6106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1307" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_12_fu_6112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1311" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_117_fu_6118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1312" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_81_fu_6122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1313" filename="conv/conv_1.cpp" linenumber="26" name="tmp_239_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_239_cast_fu_6127_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1314" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_82_fu_6135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1315" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_119_fu_6140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1317" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_31_fu_6145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_120_fu_6151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1319" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_83_fu_6155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_34_fu_6160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1333" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1334" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_12_fu_6165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1335" filename="conv/conv_1.cpp" linenumber="34" name="tmp_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_128_fu_6169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1336" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_12_fu_6179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1337" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_24_fu_6183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_25_fu_6189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1339" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_12_fu_6195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="conv/conv_1.cpp" linenumber="34" name="tmp_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1341" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_12_fu_6201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_12_fu_6207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1355" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_13_fu_6216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1357" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_13_fu_6222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1362" filename="conv/conv_1.cpp" linenumber="35" name="tmp_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_201_fu_6228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1363" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_48_fu_6236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1364" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_24_fu_6240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1368" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_13_fu_6246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1370" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_13_fu_6252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1375" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_58_fu_6258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1376" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_53_fu_6262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1377" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_54_fu_6266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1378" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_27_fu_6270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1379" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_55_fu_6275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_8_fu_6280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1386" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_13_fu_6284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1388" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_12_fu_6290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1393" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_112_fu_6296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1394" filename="conv/conv_1.cpp" linenumber="26" name="tmp_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_210_fu_6300_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1395" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_114_fu_6308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1396" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_26_fu_6312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1397" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_6318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="conv/conv_1.cpp" linenumber="26" name="tmp_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_211_fu_6324_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1399" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_6332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1400" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_115_fu_6336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1401" filename="conv/conv_1.cpp" linenumber="26" name="tmp_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_212_fu_6340_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_6348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_116_fu_6352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_27_fu_6356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_33_fu_6362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1410" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_13_fu_6366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1411" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_13_fu_6370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_13_fu_6376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1417" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_124_fu_6382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1418" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_84_fu_6386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1419" filename="conv/conv_1.cpp" linenumber="26" name="tmp_245_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_245_cast_fu_6391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1420" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_85_fu_6399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1421" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_125_fu_6404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1423" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_32_fu_6409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_126_fu_6415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_86_fu_6419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1426" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_35_fu_6424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1430" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1431" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1439" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1440" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_13_fu_6429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1441" filename="conv/conv_1.cpp" linenumber="34" name="tmp_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_130_fu_6433_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_13_fu_6443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1443" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_26_fu_6447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1444" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_27_fu_6453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1445" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_13_fu_6459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1446" filename="conv/conv_1.cpp" linenumber="34" name="tmp_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1447" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_13_fu_6465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_13_fu_6471_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1461" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_14_fu_6480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1463" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_14_fu_6486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1468" filename="conv/conv_1.cpp" linenumber="35" name="tmp_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_205_fu_6492_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1469" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_52_fu_6500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1470" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_26_fu_6504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1474" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_14_fu_6510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1476" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_14_fu_6516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1481" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_63_fu_6522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_57_fu_6526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1483" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_58_fu_6530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1484" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_29_fu_6534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1485" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_59_fu_6539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1491" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_9_fu_6544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1492" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_14_fu_6548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1494" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_13_fu_6554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1499" filename="conv/conv_1.cpp" linenumber="26" name="tmp_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_213_fu_6560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1500" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_121_fu_6568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1501" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_28_fu_6572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1502" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_6578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1503" filename="conv/conv_1.cpp" linenumber="26" name="tmp_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_214_fu_6584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1504" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_122_fu_6592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1505" filename="conv/conv_1.cpp" linenumber="26" name="tmp_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_215_fu_6596_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1506" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_123_fu_6604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1507" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_29_fu_6608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1512" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_14_fu_6614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1513" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_14_fu_6618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1515" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_14_fu_6624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1519" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_130_fu_6630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1520" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_87_fu_6634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1521" filename="conv/conv_1.cpp" linenumber="26" name="tmp_251_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_251_cast_fu_6639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1522" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_88_fu_6647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1523" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_131_fu_6652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1525" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_33_fu_6657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1526" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_132_fu_6663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1527" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_89_fu_6667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1528" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_36_fu_6672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1532" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1533" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1541" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1542" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_14_fu_6677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1543" filename="conv/conv_1.cpp" linenumber="34" name="tmp_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_132_fu_6681_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1544" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_14_fu_6691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1545" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_28_fu_6695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1546" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_29_fu_6701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1547" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_14_fu_6707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1548" filename="conv/conv_1.cpp" linenumber="34" name="tmp_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1549" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_14_fu_6713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1550" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_14_fu_6719_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1563" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_15_fu_6728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_15_fu_6734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1570" filename="conv/conv_1.cpp" linenumber="35" name="tmp_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_209_fu_6740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1571" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_56_fu_6748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1572" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_28_fu_6752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1576" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_15_fu_6758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1578" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_15_fu_6764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1583" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_68_fu_6770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1584" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_60_fu_6774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_61_fu_6778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1586" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_30_fu_6782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1587" filename="conv/conv_1.cpp" linenumber="35" name="sext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln35_1_fu_6787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1588" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_62_fu_6791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1594" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_10_fu_6796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_15_fu_6800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1597" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_14_fu_6806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1602" filename="conv/conv_1.cpp" linenumber="26" name="tmp_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_217_fu_6812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1603" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_127_fu_6820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1604" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_30_fu_6824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_6830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1606" filename="conv/conv_1.cpp" linenumber="26" name="tmp_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_218_fu_6836_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1607" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_128_fu_6844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1608" filename="conv/conv_1.cpp" linenumber="26" name="tmp_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_219_fu_6848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1609" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_129_fu_6856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1610" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_31_fu_6860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1615" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_15_fu_6866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1616" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_15_fu_6870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1618" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_15_fu_6876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1622" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_137_fu_6882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1623" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_90_fu_6886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1624" filename="conv/conv_1.cpp" linenumber="26" name="tmp_257_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_257_cast_fu_6891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1625" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_91_fu_6899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1626" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_138_fu_6904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1628" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_34_fu_6909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1629" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_139_fu_6915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1630" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_92_fu_6919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1631" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_37_fu_6924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1636" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1644" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1645" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_15_fu_6929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1646" filename="conv/conv_1.cpp" linenumber="34" name="tmp_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_134_fu_6933_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1647" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_15_fu_6943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1648" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_30_fu_6947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1649" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_31_fu_6953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1650" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_15_fu_6959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1651" filename="conv/conv_1.cpp" linenumber="34" name="tmp_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1652" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_15_fu_6965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1653" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_15_fu_6971_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1666" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_16_fu_6980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1668" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_16_fu_6986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1673" filename="conv/conv_1.cpp" linenumber="14" name="tmp_240_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_240_cast_fu_6992_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1677" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_16_fu_7002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1679" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_16_fu_7008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1684" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_73_fu_7014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1685" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_64_fu_7018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1686" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_65_fu_7022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1687" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_32_fu_7026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1688" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_66_fu_7031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1694" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_16_fu_7036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1696" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_15_fu_7042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1701" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_133_fu_7048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1702" filename="conv/conv_1.cpp" linenumber="26" name="tmp_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_221_fu_7052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1703" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_134_fu_7060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1704" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_32_fu_7064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1705" filename="conv/conv_1.cpp" linenumber="26" name="tmp_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_222_fu_7070_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1706" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_135_fu_7080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1707" filename="conv/conv_1.cpp" linenumber="26" name="tmp_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_223_fu_7084_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1708" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_136_fu_7094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1709" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_33_fu_7098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1714" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_16_fu_7104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1715" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_16_fu_7108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1717" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_16_fu_7114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1721" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_143_fu_7120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1722" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_93_fu_7124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1723" filename="conv/conv_1.cpp" linenumber="26" name="tmp_263_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_263_cast_fu_7129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1724" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_94_fu_7137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1725" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_144_fu_7142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1727" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_35_fu_7147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1728" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_145_fu_7153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_95_fu_7157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_38_fu_7162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1734" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1735" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1743" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1744" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_16_fu_7167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1745" filename="conv/conv_1.cpp" linenumber="34" name="tmp_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_136_fu_7171_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1746" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_16_fu_7181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1747" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_32_fu_7185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1748" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_33_fu_7191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1749" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_16_fu_7197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1750" filename="conv/conv_1.cpp" linenumber="34" name="tmp_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1751" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_16_fu_7203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1752" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_16_fu_7209_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1765" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_17_fu_7218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1767" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_17_fu_7224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1772" filename="conv/conv_1.cpp" linenumber="35" name="tmp_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_216_fu_7230_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1773" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_63_fu_7238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1774" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_31_fu_7242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1778" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_17_fu_7248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1780" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_17_fu_7254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1785" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_78_fu_7260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1786" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_68_fu_7264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1787" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_69_fu_7268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1788" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_34_fu_7272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1789" filename="conv/conv_1.cpp" linenumber="35" name="sext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln35_2_fu_7277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1790" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_70_fu_7281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1796" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_11_fu_7286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1797" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_17_fu_7290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1799" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_16_fu_7296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1804" filename="conv/conv_1.cpp" linenumber="26" name="tmp_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_225_fu_7302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_140_fu_7310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1806" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_34_fu_7314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1807" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_7320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1808" filename="conv/conv_1.cpp" linenumber="26" name="tmp_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_226_fu_7326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1809" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_141_fu_7334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1810" filename="conv/conv_1.cpp" linenumber="26" name="tmp_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_227_fu_7338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1811" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_142_fu_7346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1812" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_35_fu_7350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1817" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_17_fu_7356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1818" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_17_fu_7360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1820" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_17_fu_7366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1824" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_149_fu_7372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1825" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_96_fu_7376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1826" filename="conv/conv_1.cpp" linenumber="26" name="tmp_269_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_269_cast_fu_7381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1827" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_97_fu_7389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1828" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_150_fu_7394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1830" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_36_fu_7399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1831" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_151_fu_7405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1832" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_98_fu_7409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1833" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_39_fu_7414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1837" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1838" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1846" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1847" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_17_fu_7419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1848" filename="conv/conv_1.cpp" linenumber="34" name="tmp_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_138_fu_7423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1849" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_17_fu_7433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1850" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_34_fu_7437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1851" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_35_fu_7443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1852" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_17_fu_7449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1853" filename="conv/conv_1.cpp" linenumber="34" name="tmp_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1854" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_17_fu_7455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1855" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_17_fu_7461_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1868" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_18_fu_7470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_18_fu_7476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1875" filename="conv/conv_1.cpp" linenumber="35" name="tmp_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_220_fu_7482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1876" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_67_fu_7490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1877" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_33_fu_7494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1881" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_18_fu_7500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1883" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_18_fu_7506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1888" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_83_fu_7512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1889" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_72_fu_7516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1890" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_73_fu_7520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1891" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_36_fu_7524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1892" filename="conv/conv_1.cpp" linenumber="35" name="sext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln35_3_fu_7529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1893" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_74_fu_7533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_12_fu_7538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_18_fu_7542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1902" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_17_fu_7548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1907" filename="conv/conv_1.cpp" linenumber="26" name="tmp_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_229_fu_7554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1908" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_146_fu_7562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1909" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_36_fu_7566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1910" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_7572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1911" filename="conv/conv_1.cpp" linenumber="26" name="tmp_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_230_fu_7578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1912" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_147_fu_7586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1913" filename="conv/conv_1.cpp" linenumber="26" name="tmp_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_231_fu_7590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1914" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_148_fu_7598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1915" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_37_fu_7602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_18_fu_7608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1921" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_18_fu_7612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1923" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_18_fu_7618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1927" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_155_fu_7624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1928" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_99_fu_7628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1929" filename="conv/conv_1.cpp" linenumber="26" name="tmp_275_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_275_cast_fu_7633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_100_fu_7641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1931" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_156_fu_7646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1933" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_37_fu_7651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1934" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_157_fu_7657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1935" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_101_fu_7661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1936" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_40_fu_7666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1941" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1949" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1950" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_18_fu_7671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1951" filename="conv/conv_1.cpp" linenumber="34" name="tmp_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_140_fu_7675_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1952" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_18_fu_7685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1953" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_36_fu_7689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1954" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_37_fu_7695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1955" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_18_fu_7701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1956" filename="conv/conv_1.cpp" linenumber="34" name="tmp_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1957" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_18_fu_7707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1958" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_18_fu_7713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1971" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_19_fu_7722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1973" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_19_fu_7728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1978" filename="conv/conv_1.cpp" linenumber="35" name="tmp_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_224_fu_7734_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1979" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_71_fu_7742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1980" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_35_fu_7746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1984" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_19_fu_7752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1986" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_19_fu_7758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1991" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_88_fu_7764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1992" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_76_fu_7768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1993" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_77_fu_7772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1994" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_38_fu_7776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1995" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_78_fu_7781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2001" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_13_fu_7786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2002" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_19_fu_7790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2004" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_18_fu_7796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2009" filename="conv/conv_1.cpp" linenumber="26" name="tmp_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_233_fu_7802_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2010" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_152_fu_7810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2011" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_38_fu_7814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2012" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_7820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2013" filename="conv/conv_1.cpp" linenumber="26" name="tmp_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_234_fu_7826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2014" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_153_fu_7834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2015" filename="conv/conv_1.cpp" linenumber="26" name="tmp_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_235_fu_7838_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2016" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_154_fu_7846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2017" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_39_fu_7850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2022" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_19_fu_7856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2023" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_19_fu_7860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2025" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_19_fu_7866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2029" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_162_fu_7872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2030" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_102_fu_7876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2031" filename="conv/conv_1.cpp" linenumber="26" name="tmp_281_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_281_cast_fu_7881_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2032" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_103_fu_7889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2033" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_163_fu_7894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2035" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_38_fu_7899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2036" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_164_fu_7905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2037" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_104_fu_7909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2038" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_41_fu_7914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2042" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2043" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2051" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2052" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_19_fu_7919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="conv/conv_1.cpp" linenumber="34" name="tmp_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_142_fu_7923_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_19_fu_7933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_38_fu_7937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2056" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_39_fu_7943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2057" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_19_fu_7949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2058" filename="conv/conv_1.cpp" linenumber="34" name="tmp_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2059" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_19_fu_7955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2060" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_19_fu_7961_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2073" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_20_fu_7970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_20_fu_7976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2080" filename="conv/conv_1.cpp" linenumber="35" name="tmp_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_228_fu_7982_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2081" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_75_fu_7990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2082" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_37_fu_7994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2086" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_20_fu_8000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2088" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_20_fu_8006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2093" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_93_fu_8012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_80_fu_8016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_81_fu_8020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2096" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_40_fu_8024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2097" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_82_fu_8029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2103" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_20_fu_8034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2105" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_19_fu_8040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2110" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_158_fu_8046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2111" filename="conv/conv_1.cpp" linenumber="26" name="tmp_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_237_fu_8050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2112" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_159_fu_8058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2113" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_40_fu_8062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2114" filename="conv/conv_1.cpp" linenumber="26" name="tmp_238" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_238_fu_8068_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_160_fu_8078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2116" filename="conv/conv_1.cpp" linenumber="26" name="tmp_239" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_239_fu_8082_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2117" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_161_fu_8092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2118" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_41_fu_8096_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2123" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_20_fu_8102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2124" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_20_fu_8106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2126" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_20_fu_8112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2130" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_168_fu_8118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2131" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_105_fu_8122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2132" filename="conv/conv_1.cpp" linenumber="26" name="tmp_287_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_287_cast_fu_8127_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2133" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_106_fu_8135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2134" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_169_fu_8140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2136" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_39_fu_8145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2137" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_170_fu_8151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2138" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_107_fu_8155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_42_fu_8160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2144" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2152" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2153" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_20_fu_8165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="conv/conv_1.cpp" linenumber="34" name="tmp_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_144_fu_8169_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2155" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_20_fu_8179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2156" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_40_fu_8183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2157" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_41_fu_8189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2158" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_20_fu_8195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2159" filename="conv/conv_1.cpp" linenumber="34" name="tmp_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_20_fu_8201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2161" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_20_fu_8207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2174" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_21_fu_8216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2176" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_21_fu_8222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2181" filename="conv/conv_1.cpp" linenumber="35" name="tmp_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_232_fu_8228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2182" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_79_fu_8236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2183" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_39_fu_8240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2187" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_21_fu_8246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2189" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_21_fu_8252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2194" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_98_fu_8258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2195" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_84_fu_8262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2196" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_85_fu_8266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2197" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_42_fu_8270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2198" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_86_fu_8275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2204" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_14_fu_8280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2205" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_21_fu_8284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2207" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_20_fu_8290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2212" filename="conv/conv_1.cpp" linenumber="26" name="tmp_241" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_241_fu_8296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2213" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_165_fu_8304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2214" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_42_fu_8308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2215" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_8314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2216" filename="conv/conv_1.cpp" linenumber="26" name="tmp_242" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_242_fu_8320_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2217" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_166_fu_8328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2218" filename="conv/conv_1.cpp" linenumber="26" name="tmp_243" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_243_fu_8332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2219" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_167_fu_8340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2220" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_43_fu_8344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2225" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_21_fu_8350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2226" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_21_fu_8354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2228" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_21_fu_8360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2232" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_174_fu_8366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2233" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_108_fu_8370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2234" filename="conv/conv_1.cpp" linenumber="26" name="tmp_293_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_293_cast_fu_8375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2235" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_109_fu_8383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2236" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_175_fu_8388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2238" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_40_fu_8393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2239" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_176_fu_8399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2240" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_110_fu_8403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2241" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_43_fu_8408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2245" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2246" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2254" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2255" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_21_fu_8413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2256" filename="conv/conv_1.cpp" linenumber="34" name="tmp_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_146_fu_8417_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2257" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_21_fu_8427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2258" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_42_fu_8431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2259" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_43_fu_8437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2260" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_21_fu_8443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2261" filename="conv/conv_1.cpp" linenumber="34" name="tmp_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2262" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_21_fu_8449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2263" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_21_fu_8455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2276" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_22_fu_8464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2278" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_22_fu_8470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2283" filename="conv/conv_1.cpp" linenumber="35" name="tmp_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_236_fu_8476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2284" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_83_fu_8484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2285" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_41_fu_8488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2289" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_22_fu_8494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2291" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_22_fu_8500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2296" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_103_fu_8506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2297" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_88_fu_8510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2298" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_89_fu_8514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2299" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_44_fu_8518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2300" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_90_fu_8523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2306" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_15_fu_8528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2307" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_22_fu_8532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2309" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_21_fu_8538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2314" filename="conv/conv_1.cpp" linenumber="26" name="tmp_245" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_245_fu_8544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2315" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_171_fu_8552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2316" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_44_fu_8556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2317" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_8562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2318" filename="conv/conv_1.cpp" linenumber="26" name="tmp_246" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_246_fu_8568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2319" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_172_fu_8576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2320" filename="conv/conv_1.cpp" linenumber="26" name="tmp_247" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_247_fu_8580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2321" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_173_fu_8588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2322" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_45_fu_8592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2327" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_22_fu_8598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2328" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_22_fu_8602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2330" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_22_fu_8608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2334" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_180_fu_8614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2335" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_111_fu_8618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2336" filename="conv/conv_1.cpp" linenumber="26" name="tmp_299_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_299_cast_fu_8623_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2337" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_112_fu_8631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2338" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_181_fu_8636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2340" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_41_fu_8641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2341" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_182_fu_8647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2342" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_113_fu_8651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2343" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_44_fu_8656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2347" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2348" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2356" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2357" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_22_fu_8661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2358" filename="conv/conv_1.cpp" linenumber="34" name="tmp_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_148_fu_8665_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2359" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_22_fu_8675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2360" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_44_fu_8679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2361" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_45_fu_8685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2362" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_22_fu_8691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2363" filename="conv/conv_1.cpp" linenumber="34" name="tmp_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2364" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_22_fu_8697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2365" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_22_fu_8703_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2378" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_23_fu_8712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2380" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_23_fu_8718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2385" filename="conv/conv_1.cpp" linenumber="35" name="tmp_240" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_240_fu_8724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2386" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_87_fu_8732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2387" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_43_fu_8736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2391" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_23_fu_8742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2393" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_23_fu_8748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2398" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_108_fu_8754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2399" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_92_fu_8758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2400" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_93_fu_8762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2401" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_46_fu_8766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2402" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_94_fu_8771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2408" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_16_fu_8776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2409" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_23_fu_8780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2411" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_22_fu_8786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2416" filename="conv/conv_1.cpp" linenumber="26" name="tmp_249" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_249_fu_8792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2417" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_177_fu_8800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2418" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_46_fu_8804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2419" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_23_fu_8810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2420" filename="conv/conv_1.cpp" linenumber="26" name="tmp_250" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_250_fu_8816_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2421" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_178_fu_8824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2422" filename="conv/conv_1.cpp" linenumber="26" name="tmp_251" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_251_fu_8828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2423" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_179_fu_8836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2424" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_47_fu_8840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2429" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_23_fu_8846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2430" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_23_fu_8850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2432" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_23_fu_8856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2436" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_187_fu_8862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2437" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_114_fu_8866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2438" filename="conv/conv_1.cpp" linenumber="26" name="tmp_304_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_304_cast_fu_8871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2439" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_115_fu_8879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2440" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_188_fu_8884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2442" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_42_fu_8889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2443" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_189_fu_8895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2444" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_116_fu_8899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2445" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_45_fu_8904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2449" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2450" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2458" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2459" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_23_fu_8909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2460" filename="conv/conv_1.cpp" linenumber="34" name="tmp_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_150_fu_8913_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2461" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_23_fu_8923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2462" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_46_fu_8927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2463" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_47_fu_8933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2464" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_23_fu_8939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2465" filename="conv/conv_1.cpp" linenumber="34" name="tmp_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2466" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_23_fu_8945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2467" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_23_fu_8951_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2480" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_24_fu_8960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2482" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_24_fu_8966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2487" filename="conv/conv_1.cpp" linenumber="35" name="tmp_244" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_244_fu_8972_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2488" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_91_fu_8980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2489" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_45_fu_8984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2493" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_24_fu_8990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2495" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_24_fu_8996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2500" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_113_fu_9002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2501" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_96_fu_9006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2502" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_97_fu_9010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2503" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_48_fu_9014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2504" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_98_fu_9019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2510" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_24_fu_9024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2512" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_23_fu_9030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2517" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_183_fu_9036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2518" filename="conv/conv_1.cpp" linenumber="26" name="tmp_252" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_252_fu_9040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2519" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_184_fu_9048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2520" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_48_fu_9052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2521" filename="conv/conv_1.cpp" linenumber="26" name="tmp_253" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_253_fu_9058_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2522" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_9068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2523" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_185_fu_9072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2524" filename="conv/conv_1.cpp" linenumber="26" name="tmp_254" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_254_fu_9076_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2525" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_9086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2526" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_186_fu_9090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2527" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_49_fu_9094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2532" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_24_fu_9100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2533" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_24_fu_9104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2535" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_24_fu_9110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2539" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_194_fu_9116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2540" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_117_fu_9120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2541" filename="conv/conv_1.cpp" linenumber="26" name="tmp_309_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_309_cast_fu_9125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2542" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_118_fu_9133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2543" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_195_fu_9138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2545" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_43_fu_9143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2546" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_196_fu_9149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2547" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_119_fu_9153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2548" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_46_fu_9158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2552" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2553" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2561" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2562" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_24_fu_9163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2563" filename="conv/conv_1.cpp" linenumber="34" name="tmp_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_152_fu_9167_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2564" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_24_fu_9177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2565" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_48_fu_9181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2566" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_49_fu_9187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2567" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_24_fu_9193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2568" filename="conv/conv_1.cpp" linenumber="34" name="tmp_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2569" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_24_fu_9199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2570" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_24_fu_9205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2583" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_25_fu_9214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2585" filename="conv/conv_1.cpp" linenumber="11" name="add_ln11_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln11_25_fu_9220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2590" filename="conv/conv_1.cpp" linenumber="35" name="tmp_248" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_248_fu_9226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2591" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_95_fu_9234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2592" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_47_fu_9238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2596" filename="conv/conv_1.cpp" linenumber="14" name="icmp_ln14_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_25_fu_9244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2598" filename="conv/conv_1.cpp" linenumber="14" name="add_ln14_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln14_25_fu_9250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2603" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_118_fu_9256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2604" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_99_fu_9260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2605" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_100_fu_9264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2606" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_49_fu_9268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2607" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_101_fu_9273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2613" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_17_fu_9278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2614" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_25_fu_9282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2616" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_24_fu_9288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2621" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_190_fu_9294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2622" filename="conv/conv_1.cpp" linenumber="26" name="tmp_255" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_255_fu_9298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2623" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_191_fu_9306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2624" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_50_fu_9310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2625" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_25_fu_9316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2626" filename="conv/conv_1.cpp" linenumber="26" name="tmp_256" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_256_fu_9322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2627" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_9330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2628" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_192_fu_9334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2629" filename="conv/conv_1.cpp" linenumber="26" name="tmp_257" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_257_fu_9338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2630" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_9346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2631" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_193_fu_9350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2632" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_51_fu_9354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2637" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_25_fu_9360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2638" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_25_fu_9364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2640" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_25_fu_9370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2644" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_197_fu_9376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2645" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_120_fu_9380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2646" filename="conv/conv_1.cpp" linenumber="26" name="tmp_311_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_311_cast_fu_9385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2647" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_121_fu_9393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2648" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_198_fu_9398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2650" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_44_fu_9403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2651" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_199_fu_9409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2652" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_122_fu_9413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2653" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_47_fu_9418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2657" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2658" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2666" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2667" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_25_fu_9423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2668" filename="conv/conv_1.cpp" linenumber="34" name="tmp_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_154_fu_9427_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2669" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_25_fu_9437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2670" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_50_fu_9441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2671" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_51_fu_9447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2672" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_25_fu_9453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2673" filename="conv/conv_1.cpp" linenumber="34" name="tmp_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2674" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_25_fu_9459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2675" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_25_fu_9465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
