// Seed: 992536245
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    output wor id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    output wire id_0,
    input tri _id_1,
    input supply1 id_2
);
  bit [1 'h0 : id_1] id_4;
  assign id_4 = id_2 - 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0
  );
  wire id_5;
  ;
  always @(posedge ~id_1 or posedge id_1) id_4 <= id_4;
  or primCall (id_0, id_2, id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  assign module_0.id_1 = 0;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_17;
  ;
endmodule
