<dec f='linux/arch/x86/events/perf_event.h' l='177' type='struct perf_event *[64]'/>
<offset>0</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='174'>/*
	 * Generic x86 PMC bits
	 */</doc>
<doc f='linux/arch/x86/events/perf_event.h' l='177'>/* in counter order */</doc>
<use f='linux/arch/x86/events/core.c' l='662' u='r' c='x86_pmu_enable_all'/>
<use f='linux/arch/x86/events/core.c' l='1276' u='w' c='x86_pmu_start'/>
<use f='linux/arch/x86/events/core.c' l='1350' u='w' c='x86_pmu_stop'/>
<use f='linux/arch/x86/events/core.c' l='1457' u='r' c='x86_pmu_handle_irq'/>
<use f='linux/arch/x86/events/intel/core.c' l='1903' u='r' c='__intel_pmu_enable_all'/>
<use f='linux/arch/x86/events/intel/core.c' l='1966' u='r' c='intel_pmu_nhm_workaround'/>
<use f='linux/arch/x86/events/intel/core.c' l='1980' u='r' c='intel_pmu_nhm_workaround'/>
<use f='linux/arch/x86/events/intel/core.c' l='2295' u='r' c='intel_pmu_handle_irq'/>
<use f='linux/arch/x86/events/intel/core.c' l='3057' u='r' c='core_guest_get_msrs'/>
<use f='linux/arch/x86/events/intel/core.c' l='3090' u='r' c='core_pmu_enable_all'/>
<use f='linux/arch/x86/events/intel/core.c' l='3093' u='r' c='core_pmu_enable_all'/>
<use f='linux/arch/x86/events/intel/ds.c' l='587' u='r' c='intel_pmu_drain_bts_buffer'/>
<use f='linux/arch/x86/events/intel/ds.c' l='1347' u='r' c='intel_pmu_drain_pebs_core'/>
<use f='linux/arch/x86/events/intel/ds.c' l='1460' u='r' c='intel_pmu_drain_pebs_nhm'/>
<use f='linux/arch/x86/events/intel/knc.c' l='243' u='r' c='knc_pmu_handle_irq'/>
<use f='linux/arch/x86/events/intel/p4.c' l='922' u='r' c='p4_pmu_disable_all'/>
<use f='linux/arch/x86/events/intel/p4.c' l='991' u='r' c='p4_pmu_enable_all'/>
<use f='linux/arch/x86/events/intel/p4.c' l='1019' u='r' c='p4_pmu_handle_irq'/>
