<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="xilinx.com" name="zc706" display_name="ZYNQ-7 ZC706 Evaluation Board" url="www.xilinx.com/zc706" preset_file="preset.xml">
  <images>
    <image name="zc706_board.jpg" display_name="ZC706 BOARD" sub_type="board">
      <description>ZC706 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>
  <file_version>1.2</file_version>
  <description>ZYNQ-7 ZC706 Evaluation Board</description>
  <components>
    <component name="part0" display_name="ZYNQ-7 ZC706 Evaluation Board" type="fpga" part_name="xc7z045ffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/zc706">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
          <description>DDR3 board interface, it can use MIG IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_4bits_tri_i" dir="in" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="dip_switches_4bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="dip_switches_4bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="dip_switches_4bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="dip_switches_4bits_tri_i_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="gpio_sws_3bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_sws_3bits" preset_proc="gpio_sws_3bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="gpio_sws_3bits_tri_i" dir="in" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="gpio_sws_3bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="gpio_sws_3bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="gpio_sws_3bits_tri_i_2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="jit_att_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="jit_att_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="jit_att_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="jit_att_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="jit_att_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="jit_att_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="JIT_ATT_MGT_CLK">true</parameter>
              <parameter name="SMA_MGT_CLK">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="led_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_4bits" preset_proc="led_4bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led_4bits_tri_o" dir="out" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led_4bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="led_4bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="led_4bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="led_4bits_tri_o_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="reset"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10" />
          </parameters>
        </interface>
        <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_sgmii_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10" />
          </parameters>
        </interface>
        <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sma_mgt_clk">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK" />
            <parameter name="frequency" value="125000000" />
          </parameters>
          <enablement_dependencies>
            <parameters>
              <parameter name="JIT_ATT_MGT_CLK">false</parameter>
              <parameter name="SMA_MGT_CLK">true</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sma">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y9" />
          </parameters>
        </interface>
        <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_txp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxn"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_sfp_rxp"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y9" />
          </parameters>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock"  preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1" vendor="Micron" spec_url="www.micron.com/memory">
      <description>1 GB DDR3 memory SODIMM</description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>
    <component name="dip_switches_4bits" display_name="Dip switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA05H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 3 to 0</description>
    </component>
    <component name="gpio_sws_3bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Buttons, Active High</description>
    </component>
    <component name="jit_att_mgt_clk" display_name="Jitter attenuated MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="SI5324C-C-GM" vendor="Silicon Labs">
      <description>The primary purpose of this clock is to support CPRI/OBSAI applications that perform clock recovery from a user-supplied SFP/SFP+ module and use the jitter attenuated recovered clock to drive the reference clock inputs of a GTX transceiver</description>
    </component>
    <component name="led_4bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 3 to 0, Active High</description>
    </component>
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="phy_sfp" display_name="PHY using SFP" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sfp</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_jit_att_mgt_clock" display_name="sfp using jit_att_mgt_clock">
          <interfaces>
            <interface name="sfp"/>
            <interface name="jit_att_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="sfp_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_jit_att_mgt_clock" display_name="sfp_sgmii using jit_att_mgt_clock">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="jit_att_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sma" display_name="PHY using SMA" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>PHY outside the board connected through sma</description>
      <component_modes>
        <component_mode name="sma_sfp_with_jit_att_mgt_clock" display_name="sma_sfp using jit_att_mgt_clock">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="jit_att_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sfp_with_sma_mgt_clock" display_name="sma_sfp using sma_mgt_clock">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_jit_att_mgt_clock" display_name="sma_sgmii using jit_att_mgt_clock">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="jit_att_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sma_mgt_clock" display_name="sma_sgmii using sma_mgt_clock">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="sma_mgt_clk" display_name="SMA MGT clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>SMA MGT Clock, 125 MHz</description>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9102" vendor="Si Time" spec_url="www.sitime.com">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" c1_st_index="2" c1_end_index="5" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_gpio_sws_3bits" component1="part0" component2="gpio_sws_3bits">
      <connection_map name="part0_gpio_sws_3bits_1" c1_st_index="6" c1_end_index="8" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_jit_att_mgt_clk" component1="part0" component2="jit_att_mgt_clk">
      <connection_map name="part0_jit_att_mgt_clk_1" c1_st_index="9" c1_end_index="10" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_led_4bits" component1="part0" component2="led_4bits">
      <connection_map name="part0_led_4bits_1" c1_st_index="11" c1_end_index="14" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="15" c1_end_index="15" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_sfp" component1="part0" component2="sfp">
      <connection_map name="part0_sfp_1" c1_st_index="16" c1_end_index="19" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sfp_sgmii" component1="part0" component2="sfp_sgmii">
      <connection_map name="part0_sfp_sgmii_1" c1_st_index="16" c1_end_index="19" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_mgt_clk" component1="part0" component2="sma_mgt_clk">
      <connection_map name="part0_sma_mgt_clk_1" c1_st_index="20" c1_end_index="21" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_sfp" component1="part0" component2="sma_sfp">
      <connection_map name="part0_sma_sfp_1" c1_st_index="22" c1_end_index="25" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma_sgmii" component1="part0" component2="sma_sgmii">
      <connection_map name="part0_sma_sgmii_1" c1_st_index="22" c1_end_index="25" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
</board>
