{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 11:43:06 2013 " "Info: Processing started: Thu Sep 26 11:43:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design2TN -c design2TN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design2TN -c design2TN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "XTAL_Y " "Info: Assuming node \"XTAL_Y\" is an undefined clock" {  } { { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -456 136 200 -376 "inst2" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "XTAL_Y register lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\] register lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\] 121.02 MHz 8.263 ns Internal " "Info: Clock \"XTAL_Y\" has Internal fmax of 121.02 MHz between source register \"lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\]\" and destination register \"lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\]\" (period= 8.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.041 ns + Longest register register " "Info: + Longest register to register delay is 8.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\] 1 REG LC_X17_Y5_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y5_N2; Fanout = 5; REG Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.590 ns) 1.842 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~6 2 COMB LC_X18_Y3_N9 1 " "Info: 2: + IC(1.252 ns) + CELL(0.590 ns) = 1.842 ns; Loc. = LC_X18_Y3_N9; Fanout = 1; COMB Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.114 ns) 3.166 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~8 3 COMB LC_X17_Y7_N1 1 " "Info: 3: + IC(1.210 ns) + CELL(0.114 ns) = 3.166 ns; Loc. = LC_X17_Y7_N1; Fanout = 1; COMB Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.114 ns) 4.496 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X17_Y5_N9 1 " "Info: 4: + IC(1.216 ns) + CELL(0.114 ns) = 4.496 ns; Loc. = LC_X17_Y5_N9; Fanout = 1; COMB Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 5.521 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|modulus_trigger 5 COMB LC_X17_Y5_N8 26 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 5.521 ns; Loc. = LC_X17_Y5_N8; Fanout = 26; COMB Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 255 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(1.225 ns) 8.041 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\] 6 REG LC_X17_Y7_N9 5 " "Info: 6: + IC(1.295 ns) + CELL(1.225 ns) = 8.041 ns; Loc. = LC_X17_Y7_N9; Fanout = 5; REG Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.633 ns ( 32.74 % ) " "Info: Total cell delay = 2.633 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.408 ns ( 67.26 % ) " "Info: Total interconnect delay = 5.408 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.041 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.041 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] {} } { 0.000ns 1.252ns 1.210ns 1.216ns 0.435ns 1.295ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"XTAL_Y\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XTAL_Y 1 CLK PIN_92 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 27; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\] 2 REG LC_X17_Y7_N9 5 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y7_N9; Fanout = 5; REG Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"XTAL_Y\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XTAL_Y 1 CLK PIN_92 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 27; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\] 2 REG LC_X17_Y5_N2 5 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X17_Y5_N2; Fanout = 5; REG Node = 'lpm_counter6:inst\|lpm_counter:lpm_counter_component\|cntr_d3j:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_d3j.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_d3j.tdf" 256 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.041 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.041 ns" { lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~6 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~8 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|modulus_trigger {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] {} } { 0.000ns 1.252ns 1.210ns 1.216ns 0.435ns 1.295ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { XTAL_Y lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { XTAL_Y {} XTAL_Y~out0 {} lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_d3j:auto_generated|safe_q[20] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\] RESET_Y XTAL_Y 3.629 ns register " "Info: tsu for register \"lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\]\" (data pin = \"RESET_Y\", clock pin = \"XTAL_Y\") is 3.629 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.086 ns + Longest pin register " "Info: + Longest pin to register delay is 12.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RESET_Y 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'RESET_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -296 -176 -8 -280 "RESET_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.860 ns) + CELL(0.590 ns) 7.925 ns inst6 2 COMB LC_X16_Y6_N6 3 " "Info: 2: + IC(5.860 ns) + CELL(0.590 ns) = 7.925 ns; Loc. = LC_X16_Y6_N6; Fanout = 3; COMB Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { RESET_Y inst6 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -816 184 248 -768 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.442 ns) 9.569 ns lpm_mux2:inst75\|lpm_mux:lpm_mux_component\|mux_mrd:auto_generated\|result_node\[0\]~3 3 COMB LC_X17_Y4_N2 3 " "Info: 3: + IC(1.202 ns) + CELL(0.442 ns) = 9.569 ns; Loc. = LC_X17_Y4_N2; Fanout = 3; COMB Node = 'lpm_mux2:inst75\|lpm_mux:lpm_mux_component\|mux_mrd:auto_generated\|result_node\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { inst6 lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 } "NODE_NAME" } } { "db/mux_mrd.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/mux_mrd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.867 ns) 12.086 ns lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\] 4 REG LC_X15_Y6_N1 18 " "Info: 4: + IC(1.650 ns) + CELL(0.867 ns) = 12.086 ns; Loc. = LC_X15_Y6_N1; Fanout = 18; REG Node = 'lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.374 ns ( 27.92 % ) " "Info: Total cell delay = 3.374 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.712 ns ( 72.08 % ) " "Info: Total interconnect delay = 8.712 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.086 ns" { RESET_Y inst6 lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.086 ns" { RESET_Y {} RESET_Y~out0 {} inst6 {} lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.860ns 1.202ns 1.650ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 8.494 ns - Shortest register " "Info: - Shortest clock path from clock \"XTAL_Y\" to destination register is 8.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XTAL_Y 1 CLK PIN_92 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 27; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns inst2 2 REG LC_X18_Y3_N5 17 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X18_Y3_N5; Fanout = 17; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { XTAL_Y inst2 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -456 136 200 -376 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.816 ns) + CELL(0.711 ns) 8.494 ns lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\] 3 REG LC_X15_Y6_N1 18 " "Info: 3: + IC(4.816 ns) + CELL(0.711 ns) = 8.494 ns; Loc. = LC_X15_Y6_N1; Fanout = 18; REG Node = 'lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.527 ns" { inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.67 % ) " "Info: Total cell delay = 3.115 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.379 ns ( 63.33 % ) " "Info: Total interconnect delay = 5.379 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { XTAL_Y inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.563ns 4.816ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.086 ns" { RESET_Y inst6 lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.086 ns" { RESET_Y {} RESET_Y~out0 {} inst6 {} lpm_mux2:inst75|lpm_mux:lpm_mux_component|mux_mrd:auto_generated|result_node[0]~3 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 5.860ns 1.202ns 1.650ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { XTAL_Y inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.563ns 4.816ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "XTAL_Y STATE011 lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\] 16.317 ns register " "Info: tco from clock \"XTAL_Y\" to destination pin \"STATE011\" through register \"lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\]\" is 16.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y source 8.494 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to source register is 8.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XTAL_Y 1 CLK PIN_92 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 27; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns inst2 2 REG LC_X18_Y3_N5 17 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X18_Y3_N5; Fanout = 17; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { XTAL_Y inst2 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -456 136 200 -376 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.816 ns) + CELL(0.711 ns) 8.494 ns lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\] 3 REG LC_X15_Y6_N0 22 " "Info: 3: + IC(4.816 ns) + CELL(0.711 ns) = 8.494 ns; Loc. = LC_X15_Y6_N0; Fanout = 22; REG Node = 'lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.527 ns" { inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.67 % ) " "Info: Total cell delay = 3.115 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.379 ns ( 63.33 % ) " "Info: Total interconnect delay = 5.379 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { XTAL_Y inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.563ns 4.816ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.599 ns + Longest register pin " "Info: + Longest register to pin delay is 7.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\] 1 REG LC_X15_Y6_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 22; REG Node = 'lpm_counter8:State_Selector\|lpm_counter:lpm_counter_component\|cntr_5vk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5vk.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_5vk.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.442 ns) 2.468 ns 16dmux:inst68\|33~1 2 COMB LC_X18_Y1_N9 4 " "Info: 2: + IC(2.026 ns) + CELL(0.442 ns) = 2.468 ns; Loc. = LC_X18_Y1_N9; Fanout = 4; COMB Node = '16dmux:inst68\|33~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] 16dmux:inst68|33~1 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(2.108 ns) 7.599 ns STATE011 3 PIN PIN_125 0 " "Info: 3: + IC(3.023 ns) + CELL(2.108 ns) = 7.599 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'STATE011'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { 16dmux:inst68|33~1 STATE011 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -16 488 664 0 "STATE011" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 33.56 % ) " "Info: Total cell delay = 2.550 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.049 ns ( 66.44 % ) " "Info: Total interconnect delay = 5.049 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.599 ns" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] 16dmux:inst68|33~1 STATE011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.599 ns" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] {} 16dmux:inst68|33~1 {} STATE011 {} } { 0.000ns 2.026ns 3.023ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { XTAL_Y inst2 lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.563ns 4.816ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.599 ns" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] 16dmux:inst68|33~1 STATE011 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.599 ns" { lpm_counter8:State_Selector|lpm_counter:lpm_counter_component|cntr_5vk:auto_generated|safe_q[0] {} 16dmux:inst68|33~1 {} STATE011 {} } { 0.000ns 2.026ns 3.023ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RESET_Y STATE111 13.000 ns Longest " "Info: Longest tpd from source pin \"RESET_Y\" to destination pin \"STATE111\" is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RESET_Y 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'RESET_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -296 -176 -8 -280 "RESET_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.860 ns) + CELL(0.590 ns) 7.925 ns inst6 2 COMB LC_X16_Y6_N6 3 " "Info: 2: + IC(5.860 ns) + CELL(0.590 ns) = 7.925 ns; Loc. = LC_X16_Y6_N6; Fanout = 3; COMB Node = 'inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { RESET_Y inst6 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -816 184 248 -768 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.951 ns) + CELL(2.124 ns) 13.000 ns STATE111 3 PIN PIN_27 0 " "Info: 3: + IC(2.951 ns) + CELL(2.124 ns) = 13.000 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'STATE111'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { inst6 STATE111 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -840 616 792 -824 "STATE111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.189 ns ( 32.22 % ) " "Info: Total cell delay = 4.189 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.811 ns ( 67.78 % ) " "Info: Total interconnect delay = 8.811 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { RESET_Y inst6 STATE111 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { RESET_Y {} RESET_Y~out0 {} inst6 {} STATE111 {} } { 0.000ns 0.000ns 5.860ns 2.951ns } { 0.000ns 1.475ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\] RESET_Y XTAL_Y -0.114 ns register " "Info: th for register \"lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\]\" (data pin = \"RESET_Y\", clock pin = \"XTAL_Y\") is -0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "XTAL_Y destination 8.456 ns + Longest register " "Info: + Longest clock path from clock \"XTAL_Y\" to destination register is 8.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XTAL_Y 1 CLK PIN_92 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 27; CLK Node = 'XTAL_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XTAL_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -520 -408 -240 -504 "XTAL_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns inst2 2 REG LC_X18_Y3_N5 17 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X18_Y3_N5; Fanout = 17; REG Node = 'inst2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { XTAL_Y inst2 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -456 136 200 -376 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.778 ns) + CELL(0.711 ns) 8.456 ns lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\] 3 REG LC_X17_Y4_N8 6 " "Info: 3: + IC(4.778 ns) + CELL(0.711 ns) = 8.456 ns; Loc. = LC_X17_Y4_N8; Fanout = 6; REG Node = 'lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { inst2 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kqj.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_kqj.tdf" 75 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.84 % ) " "Info: Total cell delay = 3.115 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 63.16 % ) " "Info: Total interconnect delay = 5.341 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.456 ns" { XTAL_Y inst2 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.456 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.563ns 4.778ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "db/cntr_kqj.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_kqj.tdf" 75 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.585 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RESET_Y 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'RESET_Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_Y } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { -296 -176 -8 -280 "RESET_Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.418 ns) + CELL(0.114 ns) 7.007 ns inst39 2 COMB LC_X17_Y4_N3 3 " "Info: 2: + IC(5.418 ns) + CELL(0.114 ns) = 7.007 ns; Loc. = LC_X17_Y4_N3; Fanout = 3; COMB Node = 'inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { RESET_Y inst39 } "NODE_NAME" } } { "design2TN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project2/design2TN.bdf" { { 128 728 792 176 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(1.112 ns) 8.585 ns lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\] 3 REG LC_X17_Y4_N8 6 " "Info: 3: + IC(0.466 ns) + CELL(1.112 ns) = 8.585 ns; Loc. = LC_X17_Y4_N8; Fanout = 6; REG Node = 'lpm_counter3:inst48\|lpm_counter:lpm_counter_component\|cntr_kqj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { inst39 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_kqj.tdf" "" { Text "C:/altera/90sp2/ENGN_3050_Project2/db/cntr_kqj.tdf" 75 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.701 ns ( 31.46 % ) " "Info: Total cell delay = 2.701 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.884 ns ( 68.54 % ) " "Info: Total interconnect delay = 5.884 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { RESET_Y inst39 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { RESET_Y {} RESET_Y~out0 {} inst39 {} lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.418ns 0.466ns } { 0.000ns 1.475ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.456 ns" { XTAL_Y inst2 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.456 ns" { XTAL_Y {} XTAL_Y~out0 {} inst2 {} lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.563ns 4.778ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { RESET_Y inst39 lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { RESET_Y {} RESET_Y~out0 {} inst39 {} lpm_counter3:inst48|lpm_counter:lpm_counter_component|cntr_kqj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.418ns 0.466ns } { 0.000ns 1.475ns 0.114ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 11:43:06 2013 " "Info: Processing ended: Thu Sep 26 11:43:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
