Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 20 15:05:22 2022
| Host         : DESKTOP-G7Q1GGF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_proyecto_control_sets_placed.rpt
| Design       : Top_proyecto
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           33 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              75 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                               | driverVGA/conth/count_reg[4]_0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                               | driverVGA/contv/count_reg[3]_0                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Gestor_juego/p_mode9_out                      |                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                               | reset_IBUF                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Gestor_juego/Q[0]                             | Gestor_juego/SR[0]                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Gestor_juego/FSM_onehot_estado_reg[24]_0[0]   | Gestor_juego/reset2_out                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Gestor_juego/E[0]                             |                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | contador_tiempos/ins_cont_digito_uds_min/E[0] | Gestor_juego/reset2_out                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | contador_tiempos/ins_cont_digito_dec_seg/E[0] |                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cont_mov_uds/E[0]                             | Gestor_juego/SR[0]                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Gestor_juego/addr_copia[5]_i_2_n_0            | contador_tiempos/ins_cont_digito_dec_min/reset3_out |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Gestor_juego/cont_mov_sol[5]_i_1_n_0          | contador_tiempos/ins_cont_digito_dec_min/reset3_out |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | driverVGA/comph/E[0]                          | driverVGA/compv/SR[0]                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | driverVGA/div_frec_pixel/E[0]                 | driverVGA/div_frec_pixel/SR[0]                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG |                                               |                                                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                               | Gestor_juego/FSM_onehot_estado_reg[24]_2[0]         |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG | Gestor_juego/FSM_onehot_estado[26]_i_2_n_0    | Gestor_juego/FSM_onehot_estado[26]_i_1_n_0          |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG |                                               | contador_tiempos/ins_cont_digito_dec_min/reset3_out |               19 |             43 |         2.26 |
+----------------+-----------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


