
---------- Begin Simulation Statistics ----------
simSeconds                                   0.148295                       # Number of seconds simulated (Second)
simTicks                                 148294599950                       # Number of ticks simulated (Tick)
finalTick                                148294599950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1456.31                       # Real time elapsed on the host (Second)
hostTickRate                                101828731                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8657596                       # Number of bytes of host memory used (Byte)
simInsts                                    549685102                       # Number of instructions simulated (Count)
simOps                                      549685155                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   377450                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     377450                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data    150387873                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total    150387873                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data    150387873                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total    150387873                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data     57444379                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total     57444379                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data     57444379                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total     57444379                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data 318980226575                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total 318980226575                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data 318980226575                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total 318980226575                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data    207832252                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total    207832252                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data    207832252                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total    207832252                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.276398                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.276398                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.276398                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.276398                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data  5552.853597                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total  5552.853597                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data  5552.853597                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total  5552.853597                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs           20                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets         1964                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets           17                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs            5                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets   115.529412                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks     23261635                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total     23261635                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data     40069804                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total     40069804                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data     40069804                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total     40069804                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data     17374575                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total     17374575                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher      8224205                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data     17374575                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total     25598780                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data 100666445490                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total 100666445490                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  43360490282                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data 100666445490                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total 144026935772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.083599                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.083599                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.083599                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.123170                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data  5793.893980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total  5793.893980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  5272.301734                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data  5793.893980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total  5626.320308                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements     24851248                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher      8224205                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total      8224205                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  43360490282                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total  43360490282                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  5272.301734                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total  5272.301734                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data           41                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total           41                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data            9                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total            9                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data       222550                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total       222550                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data           50                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total           50                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.180000                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.180000                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data 24727.777778                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total 24727.777778                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data            7                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total            7                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data        87700                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total        87700                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.040000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data        43850                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total        43850                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data     85845240                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total     85845240                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data     19541852                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total     19541852                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data 109204844500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total 109204844500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data    105387092                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total    105387092                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.185429                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.185429                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data  5588.254609                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total  5588.254609                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data     12701621                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total     12701621                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data      6840231                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total      6840231                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data  41004782100                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total  41004782100                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.064906                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.064906                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data  5994.648733                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total  5994.648733                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data           36                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total           36                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::processor.cores0.core.data            7                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::total            7                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::processor.cores0.core.data        40700                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::total        40700                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data           43                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total           43                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::processor.cores0.core.data     0.162791                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::total     0.162791                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::processor.cores0.core.data  5814.285714                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::total  5814.285714                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::processor.cores0.core.data            7                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::total            7                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::processor.cores0.core.data        37550                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::total        37550                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::processor.cores0.core.data     0.162791                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::total     0.162791                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::processor.cores0.core.data  5364.285714                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::total  5364.285714                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data           77                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total           77                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data            2                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total            2                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data        99400                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total        99400                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data           79                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total           79                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.025316                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.025316                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data        49700                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total        49700                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data            2                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data        98500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total        98500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.025316                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.025316                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data        49250                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total        49250                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data     64542633                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total     64542633                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data     37902527                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total     37902527                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data 209775382075                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total 209775382075                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data    102445160                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total    102445160                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.369979                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.369979                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data  5534.601481                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total  5534.601481                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data     27368183                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total     27368183                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data     10534344                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total     10534344                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data  59661663390                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total  59661663390                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.102829                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.102829                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data  5663.538554                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total  5663.538554                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1dcaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses     17374575                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued     19092281                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused       851335                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful      9607613                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss      2411219                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.503220                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.356072                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache      7386886                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR      3480588                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB          602                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate     10868076                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified     37861398                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit     14820852                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand        86879                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage      8203010                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage       494298                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   511.932269                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs    180241256                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs     24851760                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs     7.252656                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       130300                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   174.915732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   337.016537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.341632                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.658235                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.999868                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022          211                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          301                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0           94                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1          117                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0          136                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.412109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.587891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses   1687511152                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses   1687511152                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst     53978178                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total     53978178                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst     53978178                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total     53978178                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         4565                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         4565                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         4565                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         4565                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    116505850                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    116505850                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    116505850                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    116505850                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst     53982743                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total     53982743                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst     53982743                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total     53982743                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.000085                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.000085                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.000085                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 25521.544359                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 25521.544359                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 25521.544359                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 25521.544359                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets         1118                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets   372.666667                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          757                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          757                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          757                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          757                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         3808                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         3808                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         3808                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         3808                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     96065150                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     96065150                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     96065150                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     96065150                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000071                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000071                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000071                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000071                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 25227.192752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 25227.192752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 25227.192752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 25227.192752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements         3294                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst     53978178                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total     53978178                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         4565                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         4565                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    116505850                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    116505850                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst     53982743                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total     53982743                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.000085                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.000085                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 25521.544359                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 25521.544359                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          757                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          757                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         3808                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         3808                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     96065150                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     96065150                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 25227.192752                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 25227.192752                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1icaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         3808                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   511.392233                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs     53981984                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         3806                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs 14183.390436                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        67550                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   511.392233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.998813                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.998813                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          287                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses    431865750                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses    431865750                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp     15067994                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty     26164432                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict      1596857                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq       848211                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq       585504                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeReq            7                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp       585511                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq      9695218                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp      9695218                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq     15067995                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq       272951                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp       272951                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        10907                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port     76086984                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total     76097891                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       243584                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port   3073346624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total   3073590208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops         3754958                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic    185779008                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples     29381794                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.000140                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.011842                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0     29377673     99.99%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1         4121      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total     29381794                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy   4881843779                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy       571488                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy   3756834686                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests     50486368                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests     25629103                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests          512                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops         3609                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops         3609                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoops               0                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher      6551536                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst          706                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data     15779729                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total     22331971                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher      6551536                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst          706                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data     15779729                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total     22331971                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher      1672669                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst         3101                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data       755472                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total      2431242                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher      1672669                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst         3101                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data       755472                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total      2431242                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher  22652797545                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst     84065200                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data   8638276895                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total  31375139640                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher  22652797545                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst     84065200                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data   8638276895                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total  31375139640                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher      8224205                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst         3807                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data     16535201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total     24763213                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher      8224205                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst         3807                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data     16535201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total     24763213                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.203384                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.814552                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.045689                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.098180                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.203384                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.814552                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.045689                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.098180                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13542.905109                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 27109.061593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 11434.278034                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 12904.984218                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13542.905109                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 27109.061593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 11434.278034                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 12904.984218                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs        14691                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs         2366                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs     6.209214                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks      2902797                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total      2902797                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher        13850                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::processor.cores0.core.data          315                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total        14165                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher        13850                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::processor.cores0.core.data          315                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total        14165                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher      1658819                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst         3101                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data       755157                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total      2417077                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher      1658819                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher       496225                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst         3101                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data       755157                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total      2913302                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  21829937519                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst     82671300                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data   8289778395                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total  30202387214                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  21829937519                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher   3569664890                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst     82671300                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data   8289778395                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total  33772052104                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.201700                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.814552                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.045670                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.097608                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.201700                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.814552                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.045670                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.117646                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13159.927345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 26659.561432                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 10977.556184                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 12495.417901                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13159.927345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher  7193.641775                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 26659.561432                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 10977.556184                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 11592.362242                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements      2906747                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks         1836                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total         1836                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher       496225                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total       496225                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher   3569664890                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total   3569664890                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher  7193.641775                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total  7193.641775                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data       269765                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total       269765                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::processor.cores0.core.data         3186                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::total         3186                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::processor.cores0.core.data          500                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::total          500                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data       272951                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total       272951                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::processor.cores0.core.data     0.011672                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::total     0.011672                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::processor.cores0.core.data     0.156937                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::total     0.156937                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::processor.cores0.core.data            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::processor.cores0.core.data         3185                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::total         3185                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::processor.cores0.core.data     18077886                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::total     18077886                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.011669                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::total     0.011669                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  5675.945369                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::total  5675.945369                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::cache_hierarchy.l1dcaches0.prefetcher          242                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data      9636320                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total      9636562                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data        58655                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total        58656                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher       287700                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data   2527366878                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total   2527654578                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          243                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data      9694975                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total      9695218                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.004115                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.006050                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.006050                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher       287700                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 43088.686011                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 43092.856281                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::processor.cores0.core.data          314                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::total          314                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data        58341                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total        58342                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       287250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data   2491934178                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total   2492221428                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.004115                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.006018                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.006018                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       287250                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 42713.257880                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 42717.449316                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher      6551294                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst          706                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data      6143409                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total     12695409                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher      1672668                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst         3101                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data       696817                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total      2372586                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher  22652509845                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst     84065200                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data   6110910017                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total  28847485062                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher      8223962                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst         3807                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data      6840226                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total     15067995                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.203390                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.814552                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.101870                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.157459                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13542.741204                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 27109.061593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data  8769.748753                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 12158.667826                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher        13850                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total        13851                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher      1658818                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst         3101                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data       696816                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total      2358735                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  21829650269                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     82671300                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data   5797844217                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total  27710165786                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.201705                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.814552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.101870                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.156539                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 13159.762113                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 26659.561432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  8320.480897                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 11747.892742                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::processor.cores0.core.data            7                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.hits::total            7                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::processor.cores0.core.data            7                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::total            7                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data       585504                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total       585504                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data       585504                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total       585504                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks     23261635                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total     23261635                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks     23261635                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total     23261635                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l2caches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses      2417077                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued       616091                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused          179                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful       480286                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.779570                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.165767                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache        90504                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR        29362                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate       119866                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified       644673                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit        13457                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand         9920                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage        70751                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  8178.089204                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs     50951163                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs      3184690                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs    15.998783                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        67050                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks   417.327414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  3537.335682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher  1446.690568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst     3.782769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  2772.952771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.050943                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.431804                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.176598                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.000462                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.338495                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.998302                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         5115                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         3062                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1          648                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2         3908                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3          264                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::4          255                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0          132                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1          958                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2         1562                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3          121                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::4          289                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.624390                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.373779                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses    406990330                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses    406990330                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp      2853380                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty      2902797                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict         3760                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          732                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq        58342                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp        58342                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq      2853381                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateReq         3185                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateResp         3185                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port      8736372                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total      8736372                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port    372129216                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total    372129216                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                732                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples      2915641                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000000                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.000586                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0      2915640    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            1      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total      2915641                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy    583860375                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy    436917550                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests      5821475                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests      2906568                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher      1534922                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher       484486                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst         1838                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data       720668                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total      2741914                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher      1534922                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher       484486                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst         1838                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data       720668                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total      2741914                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher       123898                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher        10159                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst         1263                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data        34489                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total       169809                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher       123898                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher        10159                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst         1263                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data        34489                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total       169809                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher   8382069660                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher    742591473                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst     64106100                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data   2216070149                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total  11404837382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher   8382069660                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher    742591473                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst     64106100                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data   2216070149                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total  11404837382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher      1658820                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher       494645                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst         3101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data       755157                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total      2911723                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher      1658820                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher       494645                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst         3101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data       755157                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total      2911723                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.074690                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.020538                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.407288                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.045671                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.058319                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.074690                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.020538                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.407288                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.045671                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.058319                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67652.986005                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 73096.906487                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 50757.007126                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 64254.404274                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 67162.738029                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67652.986005                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 73096.906487                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 50757.007126                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 64254.404274                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 67162.738029                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs         4126                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs          104                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs    39.673077                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       123890                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher        10155                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst         1263                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data        34489                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total       169797                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       123890                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher        10155                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher          425                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst         1263                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data        34489                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total       170222                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   8327750751                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher    738081485                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst     63540750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data   2200906299                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total  11330279285                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   8327750751                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher    738081485                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher     30030834                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst     63540750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data   2200906299                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total  11360310119                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.074686                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.020530                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.407288                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.045671                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.058315                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.074686                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.020530                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.407288                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.045671                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.058461                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67218.909928                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72681.583949                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 50309.382423                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 63814.732204                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 66728.383216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67218.909928                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72681.583949                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 70660.785882                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 50309.382423                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 63814.732204                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 66738.201402                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher          425                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total          425                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher     30030834                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total     30030834                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 70660.785882                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 70660.785882                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores0.core.data         3080                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::total         3080                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores0.core.data          105                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::total          105                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores0.core.data         3185                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::total         3185                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores0.core.data     0.032967                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::total     0.032967                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores0.core.data          105                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::total          105                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data       329050                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::total       329050                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.032967                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::total     0.032967                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  3133.809524                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::total  3133.809524                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data        24104                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total        24104                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data        34237                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total        34238                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher       284450                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data   2201764949                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total   2202049399                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data        58341                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total        58342                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.586843                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.586850                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher       284450                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 64309.517452                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 64315.947164                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data        34237                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total        34238                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       284200                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data   2186714249                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total   2186998449                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.586843                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.586850                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       284200                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 63869.914099                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 63876.349349                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher      1534922                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher       484486                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst         1838                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data       696564                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total      2717810                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher       123897                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher        10159                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1263                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data          252                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total       135571                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher   8381785210                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher    742591473                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     64106100                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     14305200                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total   9202787983                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher      1658819                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher       494645                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         3101                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data       696816                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total      2853381                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.074690                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.020538                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.407288                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.000362                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.047512                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67651.236188                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 73096.906487                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 50757.007126                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 56766.666667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 67881.685486                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher       123889                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher        10155                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1263                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          252                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total       135559                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher   8327466551                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher    738081485                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     63540750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     14192050                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total   9143280836                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.074685                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.020530                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.407288                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.000362                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.047508                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67217.158513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 72681.583949                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 50309.382423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 56317.658730                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 67448.718536                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks      2902797                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total      2902797                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks      2902797                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total      2902797                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l3cache.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses       169797                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued          577                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful          397                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.688042                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.002333                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache           24                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR          128                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate          152                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified          621                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit           21                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand           12                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage          191                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse 155264.740914                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs      5821771                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs       173360                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs    33.581974                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        66750                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::writebacks   422.758042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher 112089.052880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher  9326.357324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher   401.530723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst  1018.144027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data 32006.897917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::writebacks     0.001613                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.427586                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.035577                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.001532                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.003884                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.122097                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.592288                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022       134218                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024        36062                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::1          488                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::4       133729                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::1          167                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::4        35846                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.512001                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.137566                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses     93316800                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses     93316800                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp       135982                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        34238                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        34238                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       135983                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq          105                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       340546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total       340546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       340546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port     10894080                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total     10894080                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     10894080                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples       170326                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0       170326    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total       170326                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      9367220                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy     17696429                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       170326                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                             50                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples    123890.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples     10155.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples       424.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1263.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples     34489.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000799700                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         336533                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 170221                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               170221                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.97                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           170221                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              30401                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              29536                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              25917                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              22026                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              18242                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              14471                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              10492                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               6135                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               4262                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               2772                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              1997                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              1292                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               904                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               705                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               504                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15               281                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16               134                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                81                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                55                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           10894144                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         73462850.32410581                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             148294575500                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                871188.49                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher      7928960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher       649920                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher        27136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        80832                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data      2207296                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 53467624.597749218345                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 4382627.555009632371                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 182987.108155990543                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 545077.164153339807                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 14884533.899037636817                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher       123890                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher        10155                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher          424                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1263                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data        34489                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher   5446968949                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher    502230079                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher     21309288                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     34232007                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data   1398867098                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     43966.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     49456.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     50257.75                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     27103.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     40559.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher      7928960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher       649920                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher        27136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        80768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data      2207296                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     10894080                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        80768                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        80768                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher       123890                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher        10155                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher          424                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1262                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data        34489                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       170220                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     53467625                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher      4382628                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher       182987                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst       544646                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     14884534                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     73462419                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst       544646                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       544646                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     53467625                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher      4382628                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher       182987                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst       544646                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     14884534                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     73462419                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          170221                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        10618                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        10635                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        10750                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        10695                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        10728                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        10687                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        10703                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        10710                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        10660                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        10610                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        10562                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        10526                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        10537                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        10594                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        10626                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        10580                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         4211963671                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        851105000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    7403607421                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           24744.09                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      43494.09                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         153884                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        90.40                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        16326                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   667.170403                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   563.701612                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   311.922267                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          570      3.49%      3.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         1011      6.19%      9.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         1245      7.63%     17.31% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         2231     13.67%     30.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         2782     17.04%     48.02% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         1663     10.19%     58.20% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          735      4.50%     62.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          393      2.41%     65.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         5696     34.89%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        16326                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     10894144                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          73.462850                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.57                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.57                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          90.40                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     58490880                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     31069665                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    610655640                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 11705818800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   4824143700                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  52882689600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  70112868285                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   472.794480                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 137411558376                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   4951700000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   5931341574                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy     58155300                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy     30887505                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    604722300                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 11705818800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   4857129600                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  52854912000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  70111625505                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   472.786100                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 137338175360                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   4951700000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   6004724590                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles      2965892278                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              5.395621                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.185335                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded      552196732                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          863                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued     679591483                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued       224628                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined      2512439                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      2265737                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples   1779151727                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.381975                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.960635                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0   1478260137     83.09%     83.09% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1     97696923      5.49%     88.58% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2     84399590      4.74%     93.32% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3     62084928      3.49%     96.81% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4     56710149      3.19%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total   1779151727                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult         6415      0.63%      0.63% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv       116736     11.42%     12.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     12.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     12.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     12.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult       492346     48.15%     60.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc       407129     39.81%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass          443      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu    161243993     23.73%     23.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult       638085      0.09%     23.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv        20765      0.00%     23.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd     76035774     11.19%     35.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp          635      0.00%     35.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt      8408194      1.24%     36.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult     47982966      7.06%     43.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc     48246457      7.10%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv           73      0.00%     50.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc       146188      0.02%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            6      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     50.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead     18474637      2.72%     53.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite     10989799      1.62%     54.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead    215905711     31.77%     86.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite     91497757     13.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total    679591483                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.229136                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy            1022626                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.001505                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads   2162176676                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites    190600297                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses    186887580                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads    977405271                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites    364113363                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses    363472353                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses    191490430                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses    489123236                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts       442519                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled       55817040                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles     1186740551                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads    106240813                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores    102870143                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        38639                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        13527                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return       562083      1.69%      1.69% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect       567818      1.70%      3.39% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          680      0.00%      3.39% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond     30524062     91.57%     94.96% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond      1538395      4.62%     99.58% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.58% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond       140721      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total     33333759                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         5171      1.21%      1.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect        11081      2.59%      3.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          500      0.12%      3.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond       371650     87.02%     90.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond        38046      8.91%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          619      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total       427067                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           71      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect        72063      5.94%      5.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          133      0.01%      5.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond       992226     81.77%     87.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond       148407     12.23%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond          541      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total      1213441                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return       556912      1.69%      1.69% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect       556737      1.69%      3.38% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          180      0.00%      3.38% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond     30152410     91.63%     95.01% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond      1500348      4.56%     99.57% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.57% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond       140102      0.43%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total     32906689                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect        68153      5.68%      5.68% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          126      0.01%      5.69% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond       985417     82.17%     87.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond       145010     12.09%     99.96% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.96% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond          507      0.04%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total      1199216                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget      3387483     10.16%     10.16% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB     29244190     87.73%     97.89% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS       562083      1.69%     99.58% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect       140003      0.42%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total     33333759                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch       476931     39.30%     39.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return       736275     60.68%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           71      0.01%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect          164      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total      1213441                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted     30524062                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken     27611232                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect      1213441                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss       450662                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted       478179                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted       735262                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups     33333759                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       477434                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits     29636257                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.889076                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted       464411                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups       141401                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits       140003                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         1398                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return       562083      1.69%      1.69% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect       567818      1.70%      3.39% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          680      0.00%      3.39% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond     30524062     91.57%     94.96% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond      1538395      4.62%     99.58% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.58% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond       140721      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total     33333759                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return       562038     15.20%     15.20% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect        74361      2.01%     17.21% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          677      0.02%     17.23% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond      2768860     74.88%     92.11% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond       150845      4.08%     96.19% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     96.19% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond       140721      3.81%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total      3697502                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect        72063     15.09%     15.09% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.09% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond       256964     53.82%     68.92% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond       148407     31.08%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total       477434                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect        72063     15.09%     15.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond       256964     53.82%     68.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond       148407     31.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total       477434                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups       141401                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits       140003                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         1398                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          674                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords       142075                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes       573669                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops       573664                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes        16752                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used       556912                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct       556909                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts      2512810                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          565                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts       992479                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples   1777704191                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.309211                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.908026                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0   1545372704     86.93%     86.93% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1     80745331      4.54%     91.47% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2     45706974      2.57%     94.04% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3     45990852      2.59%     96.63% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4     59888330      3.37%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total   1777704191                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars           90                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls       556917                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          370      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu    160464337     29.19%     29.19% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult       635746      0.12%     29.31% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv        20669      0.00%     29.31% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd     76035746     13.83%     43.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp          612      0.00%     43.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt      8408001      1.53%     44.67% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult     47982843      8.73%     53.40% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc     48246405      8.78%     62.18% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv           70      0.00%     62.18% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc       146044      0.03%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            6      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     62.21% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead     14144629      2.57%     64.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite     10947469      1.99%     66.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead     91154474     16.58%     83.35% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite     91497734     16.65%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total    549685155                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples     59888330                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts    549685102                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps    549685155                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP    549685102                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP    549685155                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     5.395621                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.185335                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs    207744306                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts    363471935                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts    375774061                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts    105299024                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts    102445203                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          370      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu    160464337     29.19%     29.19% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult       635746      0.12%     29.31% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv        20669      0.00%     29.31% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd     76035746     13.83%     43.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp          612      0.00%     43.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt      8408001      1.53%     44.67% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult     47982843      8.73%     53.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc     48246405      8.78%     62.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv           70      0.00%     62.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc       146044      0.03%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            6      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     62.21% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead     14144629      2.57%     64.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite     10947469      1.99%     66.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead     91154474     16.58%     83.35% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite     91497734     16.65%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total    549685155                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl     32906689                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl     32209495                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl       697194                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl     30152410                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl      2754279                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall       556917                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn       556912                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles   1540403942                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     79987322                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles    155490130                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles      2274201                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles       996132                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved     29317496                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       221112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts    552823824                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts       588120                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts    679148964                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches     32954119                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts    234111888                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts    102481516                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.228986                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegReads    488247236                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites    268294735                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads    551845219                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites    147196317                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs    336593404                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads    723129690                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites    452793928                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches     29946276                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles    237794134                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles      2434188                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines     53982743                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes      1080964                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples   1779151727                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.312168                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.038675                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0   1619465907     91.02%     91.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1     17210530      0.97%     91.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2      9008175      0.51%     92.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3     13701378      0.77%     93.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4    119765737      6.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total   1779151727                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts    555393820                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.187260                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches     33333759                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.011239                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles   1540140368                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles       996132                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles       468904                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles      7565605                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts    552197595                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts        28500                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts    106240813                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts    102870143                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          728                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents         1535                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents      7538531                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         3626                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       736001                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect       260596                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts       996597                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit    550362496                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount    550359933                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst    325755951                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst    476226939                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.185563                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.684035                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads       325894                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads       941789                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         3626                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores       424861                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache       136482                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples    105299024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    66.666337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    31.885154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9       316768      0.30%      0.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19      1312084      1.25%      1.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29       399008      0.38%      1.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39       540461      0.51%      2.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49       121841      0.12%      2.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59     69427079     65.93%     68.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69     17011890     16.16%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79       436462      0.41%     85.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89       210444      0.20%     85.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99        65932      0.06%     85.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109        42450      0.04%     85.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119      6484462      6.16%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129      6050868      5.75%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139       934645      0.89%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149        58981      0.06%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159         7713      0.01%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169         8522      0.01%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179        11872      0.01%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189       350297      0.33%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199         8730      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209         7754      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219         6922      0.01%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229        12649      0.01%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239       956312      0.91%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249       512781      0.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259          578      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269          287      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279          174      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289          217      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299          260      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows          581      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         2486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total    105299024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles       996132                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles   1541680489                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles     16199960                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles        80125                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles    156246560                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     63948461                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts    552567687                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents       409096                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents        15394                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents       178577                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents     62534708                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands    417018676                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups    915503534                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups    425707649                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups    488655164                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps    414890592                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      2128084                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing          529                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing          513                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts      7937222                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads      2270012656                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes     1105844327                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts    549685102                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps    549685155                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           73                       # Number of system calls (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 148294599950                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
