\m4_TLV_version 1d: tl-x.org
\SV
   m4_makerchip_module
\TLV
   // Makerchip TL-Verilog example: Error ORing in a pipeline
   $inv = ! $num;
   $and_g = $num1  && $num2;
   $or_g = $num1 || $num2;
   $xor_g = $num1 ^ $num2;
   $and_g2[4:0] = $num1[4:0] && $num2[4:0];
   
\SV
   endmodule



//https://makerchip.com/sandbox/0wpfLhO3/0mwh5zR#
