Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'left' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'diag' [C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/sDTW.sv" Line 9. Module sDTW_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv" Line 25. Module PE has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.sDTW_default
Compiling module xil_defaultlib.testbench
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv" Line 103. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
