{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711507907414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507907414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:51:47 2024 " "Processing started: Wed Mar 27 10:51:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507907414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507907414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507907414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711507907664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711507907664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/updn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/updn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 updn_count " "Found entity 1: updn_count" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_d.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_d " "Found entity 1: rom_d" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_c.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_c " "Found entity 1: rom_c" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_b.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_b " "Found entity 1: rom_b" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_a.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/rom_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_a " "Found entity 1: rom_a" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_a.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_top " "Found entity 1: led_top" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_05_stud/led_top/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_05_stud/led_top/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711507913053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(18) " "Verilog HDL Instantiation warning at led_top.v(18): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(19) " "Verilog HDL Instantiation warning at led_top.v(19): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(20) " "Verilog HDL Instantiation warning at led_top.v(20): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_top.v(21) " "Verilog HDL Instantiation warning at led_top.v(21): instance has no name" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711507913053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_top " "Elaborating entity \"led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "f1" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 freq_div.v(15) " "Verilog HDL assignment warning at freq_div.v(15): truncated value with size 32 to match size of target (24)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 "|led_top|freq_div:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt0 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt0\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt0" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 "|led_top|updn_count:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 "|led_top|updn_count:cnt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 "|led_top|updn_count:cnt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt1 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt1\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt1" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updn_count updn_count:cnt2 " "Elaborating entity \"updn_count\" for hierarchy \"updn_count:cnt2\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "cnt2" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(20) " "Verilog HDL assignment warning at updn_count.v(20): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(24) " "Verilog HDL assignment warning at updn_count.v(24): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 updn_count.v(25) " "Verilog HDL assignment warning at updn_count.v(25): truncated value with size 32 to match size of target (5)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|updn_count:cnt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_a rom_a:comb_8 " "Elaborating entity \"rom_a\" for hierarchy \"rom_a:comb_8\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_8" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_b rom_b:comb_9 " "Elaborating entity \"rom_b\" for hierarchy \"rom_b:comb_9\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_9" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_b.v(7) " "Verilog HDL Case Statement warning at rom_b.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_b.v(6) " "Verilog HDL Always Construct warning at rom_b.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_b.v(6) " "Inferred latch for \"data\[0\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_b.v(6) " "Inferred latch for \"data\[1\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_b.v(6) " "Inferred latch for \"data\[2\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_b.v(6) " "Inferred latch for \"data\[3\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_b.v(6) " "Inferred latch for \"data\[4\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_b.v(6) " "Inferred latch for \"data\[5\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_b.v(6) " "Inferred latch for \"data\[6\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_b.v(6) " "Inferred latch for \"data\[7\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_b.v(6) " "Inferred latch for \"data\[8\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_b.v(6) " "Inferred latch for \"data\[9\]\" at rom_b.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|rom_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_c rom_c:comb_10 " "Elaborating entity \"rom_c\" for hierarchy \"rom_c:comb_10\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_10" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_c.v(7) " "Verilog HDL Case Statement warning at rom_c.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_c.v(6) " "Verilog HDL Always Construct warning at rom_c.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_c.v(6) " "Inferred latch for \"data\[0\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_c.v(6) " "Inferred latch for \"data\[1\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_c.v(6) " "Inferred latch for \"data\[2\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_c.v(6) " "Inferred latch for \"data\[3\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_c.v(6) " "Inferred latch for \"data\[4\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_c.v(6) " "Inferred latch for \"data\[5\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_c.v(6) " "Inferred latch for \"data\[6\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_c.v(6) " "Inferred latch for \"data\[7\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_c.v(6) " "Inferred latch for \"data\[8\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_c.v(6) " "Inferred latch for \"data\[9\]\" at rom_c.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_c:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_d rom_d:comb_11 " "Elaborating entity \"rom_d\" for hierarchy \"rom_d:comb_11\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "comb_11" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom_d.v(7) " "Verilog HDL Case Statement warning at rom_d.v(7): incomplete case statement has no default case item" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom_d.v(6) " "Verilog HDL Always Construct warning at rom_d.v(6): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom_d.v(6) " "Inferred latch for \"data\[0\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom_d.v(6) " "Inferred latch for \"data\[1\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom_d.v(6) " "Inferred latch for \"data\[2\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom_d.v(6) " "Inferred latch for \"data\[3\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom_d.v(6) " "Inferred latch for \"data\[4\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom_d.v(6) " "Inferred latch for \"data\[5\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom_d.v(6) " "Inferred latch for \"data\[6\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom_d.v(6) " "Inferred latch for \"data\[7\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom_d.v(6) " "Inferred latch for \"data\[8\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom_d.v(6) " "Inferred latch for \"data\[9\]\" at rom_d.v(6)" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913084 "|led_top|rom_d:comb_11"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[9\] rom_c:comb_10\|data\[0\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[9\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[0\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711507913381 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[8\] rom_c:comb_10\|data\[1\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[8\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[1\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711507913381 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[7\] rom_c:comb_10\|data\[2\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[7\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[2\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711507913381 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[6\] rom_c:comb_10\|data\[3\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[6\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[3\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711507913381 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rom_c:comb_10\|data\[5\] rom_c:comb_10\|data\[4\] " "Duplicate LATCH primitive \"rom_c:comb_10\|data\[5\]\" merged with LATCH primitive \"rom_c:comb_10\|data\[4\]\"" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711507913381 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[0\] " "Latch rom_c:comb_10\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[0\] " "Latch rom_b:comb_9\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[0\] " "Latch rom_d:comb_11\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[1\] " "Latch rom_b:comb_9\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[1\] " "Latch rom_c:comb_10\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[1\] " "Latch rom_d:comb_11\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[2\] " "Latch rom_c:comb_10\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[2\] " "Latch rom_b:comb_9\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[2\] " "Latch rom_d:comb_11\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[3\] " "Latch rom_b:comb_9\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[3\] " "Latch rom_c:comb_10\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[3\] " "Latch rom_d:comb_11\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_c:comb_10\|data\[4\] " "Latch rom_c:comb_10\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[4\] " "Latch rom_b:comb_9\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[4\] " "Latch rom_d:comb_11\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[5\] " "Latch rom_b:comb_9\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[5\] " "Latch rom_d:comb_11\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[6\] " "Latch rom_b:comb_9\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[6\] " "Latch rom_d:comb_11\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[1\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[7\] " "Latch rom_b:comb_9\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[7\] " "Latch rom_d:comb_11\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[8\] " "Latch rom_b:comb_9\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[8\] " "Latch rom_d:comb_11\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_b:comb_9\|data\[9\] " "Latch rom_b:comb_9\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt1\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_d:comb_11\|data\[9\] " "Latch rom_d:comb_11\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updn_count:cnt2\|count\[3\] " "Ports D and ENA on the latch are fed by the same signal updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711507913381 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_d.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711507913381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711507913444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711507913772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711507913772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711507913787 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711507913787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711507913787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711507913787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507913803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:51:53 2024 " "Processing ended: Wed Mar 27 10:51:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507913803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507913803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507913803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711507913803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711507914834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507914834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:51:54 2024 " "Processing started: Wed Mar 27 10:51:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507914834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711507914834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711507914834 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711507914897 ""}
{ "Info" "0" "" "Project  = up_down_counter" {  } {  } 0 0 "Project  = up_down_counter" 0 0 "Fitter" 0 0 1711507914897 ""}
{ "Info" "0" "" "Revision = up_down_counter" {  } {  } 0 0 "Revision = up_down_counter" 0 0 "Fitter" 0 0 1711507914897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711507914944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711507914944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "up_down_counter 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"up_down_counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711507914959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711507914975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711507914975 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711507915131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711507915131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711507915225 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711507915225 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711507915225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "up_down_counter.sdc " "Synopsys Design Constraints File file not found: 'up_down_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711507915678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711507915693 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/led_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711507915693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_c:comb_10\|WideOr0~0  " "Automatically promoted node rom_c:comb_10\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711507915693 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_c.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711507915693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_b:comb_9\|Mux10~0  " "Automatically promoted node rom_b:comb_9\|Mux10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711507915693 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/rom_b.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711507915693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:f1\|divider\[23\]  " "Automatically promoted node freq_div:f1\|divider\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:f1\|divider\[23\]~67 " "Destination node freq_div:f1\|divider\[23\]~67" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt2\|count\[2\] " "Destination node updn_count:cnt2\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt2\|count\[3\] " "Destination node updn_count:cnt2\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt2\|count\[4\] " "Destination node updn_count:cnt2\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt1\|count\[2\] " "Destination node updn_count:cnt1\|count\[2\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt1\|count\[3\] " "Destination node updn_count:cnt1\|count\[3\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updn_count:cnt1\|count\[4\] " "Destination node updn_count:cnt1\|count\[4\]" {  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/updn_count.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711507915693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711507915693 ""}  } { { "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_05_stud/led_top/freq_div.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711507915693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711507915957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711507915957 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711507915957 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711507915988 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711507915988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711507916847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711507916926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711507916941 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711507917988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711507917988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711507918316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/willy/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711507919363 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711507919363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711507919847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711507919847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711507919847 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711507919987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711507920003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711507920190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711507920190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711507920472 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711507920815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/willy/output_files/up_down_counter.fit.smsg " "Generated suppressed messages file D:/willy/output_files/up_down_counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711507921034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5860 " "Peak virtual memory: 5860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507921315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:52:01 2024 " "Processing ended: Wed Mar 27 10:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507921315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507921315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507921315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711507921315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711507922237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507922237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:52:02 2024 " "Processing started: Wed Mar 27 10:52:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507922237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711507922237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711507922237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711507922440 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711507923670 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711507923763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507924451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:52:04 2024 " "Processing ended: Wed Mar 27 10:52:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507924451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507924451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507924451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711507924451 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711507925029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711507925466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507925466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:52:05 2024 " "Processing started: Wed Mar 27 10:52:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507925466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711507925466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta up_down_counter -c up_down_counter " "Command: quartus_sta up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711507925466 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711507925544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711507925654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711507925654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711507925864 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "up_down_counter.sdc " "Synopsys Design Constraints File file not found: 'up_down_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711507925871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div:f1\|divider\[23\] freq_div:f1\|divider\[23\] " "create_clock -period 1.000 -name freq_div:f1\|divider\[23\] freq_div:f1\|divider\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711507925872 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711507925872 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name updn_count:cnt2\|count\[1\] updn_count:cnt2\|count\[1\] " "create_clock -period 1.000 -name updn_count:cnt2\|count\[1\] updn_count:cnt2\|count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711507925872 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name updn_count:cnt1\|count\[1\] updn_count:cnt1\|count\[1\] " "create_clock -period 1.000 -name updn_count:cnt1\|count\[1\] updn_count:cnt1\|count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711507925872 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507925872 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711507925874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507925874 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711507925875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711507925878 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711507925882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507925883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.828 " "Worst-case setup slack is -2.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.828             -25.563 updn_count:cnt1\|count\[1\]  " "   -2.828             -25.563 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.770             -33.649 updn_count:cnt2\|count\[1\]  " "   -2.770             -33.649 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.504             -23.403 freq_div:f1\|divider\[23\]  " "   -2.504             -23.403 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093             -30.819 clk  " "   -2.093             -30.819 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 freq_div:f1\|divider\[23\]  " "    0.393               0.000 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 updn_count:cnt2\|count\[1\]  " "    0.819               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 updn_count:cnt1\|count\[1\]  " "    0.878               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507925883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507925883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 freq_div:f1\|divider\[23\]  " "   -1.403             -18.239 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 updn_count:cnt2\|count\[1\]  " "    0.398               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 updn_count:cnt1\|count\[1\]  " "    0.434               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507925898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507925898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711507925898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711507925914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711507926211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507926242 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507926258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.588 " "Worst-case setup slack is -2.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.588             -22.756 updn_count:cnt1\|count\[1\]  " "   -2.588             -22.756 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -29.832 updn_count:cnt2\|count\[1\]  " "   -2.472             -29.832 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -19.907 freq_div:f1\|divider\[23\]  " "   -2.136             -19.907 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778             -25.575 clk  " "   -1.778             -25.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk  " "    0.327               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 freq_div:f1\|divider\[23\]  " "    0.355               0.000 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 updn_count:cnt2\|count\[1\]  " "    0.646               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 updn_count:cnt1\|count\[1\]  " "    0.806               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507926258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507926258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 freq_div:f1\|divider\[23\]  " "   -1.403             -18.239 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 updn_count:cnt1\|count\[1\]  " "    0.429               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 updn_count:cnt2\|count\[1\]  " "    0.454               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926273 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711507926273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507926398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507926398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.961 " "Worst-case setup slack is -0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961              -9.523 updn_count:cnt2\|count\[1\]  " "   -0.961              -9.523 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955              -7.925 updn_count:cnt1\|count\[1\]  " "   -0.955              -7.925 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.362 clk  " "   -0.724              -1.362 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -4.650 freq_div:f1\|divider\[23\]  " "   -0.717              -4.650 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 freq_div:f1\|divider\[23\]  " "    0.170               0.000 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 updn_count:cnt2\|count\[1\]  " "    0.246               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 updn_count:cnt1\|count\[1\]  " "    0.259               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507926414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507926414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.837 clk  " "   -3.000             -27.837 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 freq_div:f1\|divider\[23\]  " "   -1.000             -13.000 freq_div:f1\|divider\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 updn_count:cnt1\|count\[1\]  " "    0.329               0.000 updn_count:cnt1\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 updn_count:cnt2\|count\[1\]  " "    0.329               0.000 updn_count:cnt2\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507926414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507926414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711507926960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711507926960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507926992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:52:06 2024 " "Processing ended: Wed Mar 27 10:52:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507926992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507926992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507926992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711507926992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711507927914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507927914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 10:52:07 2024 " "Processing started: Wed Mar 27 10:52:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507927914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711507927914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off up_down_counter -c up_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711507927914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711507928195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "up_down_counter.vo D:/willy/simulation/modelsim/ simulation " "Generated file up_down_counter.vo in folder \"D:/willy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711507928242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507928257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:52:08 2024 " "Processing ended: Wed Mar 27 10:52:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507928257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507928257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507928257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711507928257 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711507928836 ""}
