m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vsum
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1728727249
!i10b 1
!s100 nB?7:A36Q1FG@hmUWn;YB0
If55C;^5k7U]Lh2J?FWiPK2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 sum_sv_unit
S1
Z3 dD:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/Modelsim
Z4 w1728721058
8D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/sum.sv
FD:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/sum.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1728727249.000000
!s107 D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/sum.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/sum.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vtestbench
R0
R1
!i10b 1
!s100 7W1;X^Bk<L9WbHD?O<7OZ0
Il@RioICW10mnV^jSknA5_0
R2
!s105 testbench_sv_unit
S1
R3
R4
8D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/testbench.sv
FD:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/testbench.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/testbench.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Digital chipset design/synth_school_verif_tasks-main/synth_school_verif_tasks-main/season_3/lesson_1/examples/01_sum/testbench.sv|
!i113 1
R7
R8
