// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module simple_fft_top (
in_r_TVALID,
in_r_TREADY,
in_r_TDATA,
out_r_TVALID,
out_r_TREADY,
out_r_TDATA,
aresetn,
aclk,
ap_start,
ap_ready,
ap_done,
ap_idle
);

parameter RESET_ACTIVE_LOW = 1;

input in_r_TVALID ;
output in_r_TREADY ;
input [32 - 1:0] in_r_TDATA ;


output out_r_TVALID ;
input out_r_TREADY ;
output [32 - 1:0] out_r_TDATA ;

input aresetn ;

input aclk ;

input ap_start ;
output ap_ready ;
output ap_done ;
output ap_idle ;


wire in_r_TVALID;
wire in_r_TREADY;
wire [32 - 1:0] in_r_TDATA;


wire out_r_TVALID;
wire out_r_TREADY;
wire [32 - 1:0] out_r_TDATA;

wire aresetn;


wire [32 - 1:0] sig_simple_fft_in_r_dout;
wire sig_simple_fft_in_r_empty_n;
wire sig_simple_fft_in_r_read;

wire [32 - 1:0] sig_simple_fft_out_r_din;
wire sig_simple_fft_out_r_full_n;
wire sig_simple_fft_out_r_write;

wire sig_simple_fft_ap_rst;



simple_fft simple_fft_U(
    .in_r_dout(sig_simple_fft_in_r_dout),
    .in_r_empty_n(sig_simple_fft_in_r_empty_n),
    .in_r_read(sig_simple_fft_in_r_read),
    .out_r_din(sig_simple_fft_out_r_din),
    .out_r_full_n(sig_simple_fft_out_r_full_n),
    .out_r_write(sig_simple_fft_out_r_write),
    .ap_rst(sig_simple_fft_ap_rst),
    .ap_clk(aclk),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

simple_fft_in_r_if simple_fft_in_r_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .in_r_dout(sig_simple_fft_in_r_dout),
    .in_r_empty_n(sig_simple_fft_in_r_empty_n),
    .in_r_read(sig_simple_fft_in_r_read),
    .TVALID(in_r_TVALID),
    .TREADY(in_r_TREADY),
    .TDATA(in_r_TDATA));

simple_fft_out_r_if simple_fft_out_r_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .out_r_din(sig_simple_fft_out_r_din),
    .out_r_full_n(sig_simple_fft_out_r_full_n),
    .out_r_write(sig_simple_fft_out_r_write),
    .TVALID(out_r_TVALID),
    .TREADY(out_r_TREADY),
    .TDATA(out_r_TDATA));

simple_fft_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_simple_fft_ap_rst),
    .din(aresetn));

endmodule
