Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Sep  6 08:25:46 2025
| Host         : LENOVO8305 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux4_1_32b_timing_summary_routed.rpt -pb mux4_1_32b_timing_summary_routed.pb -rpx mux4_1_32b_timing_summary_routed.rpx -warn_on_violation
| Design       : mux4_1_32b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            muxOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 5.107ns (45.400%)  route 6.141ns (54.600%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  D_IBUF[1]_inst/O
                         net (fo=1, routed)           3.645     5.098    D_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.222 r  muxOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.496     7.718    muxOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.248 r  muxOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.248    muxOut[1]
    E19                                                               r  muxOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            muxOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.052ns  (logic 5.097ns (46.123%)  route 5.954ns (53.877%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  D_IBUF[0]_inst/O
                         net (fo=1, routed)           3.875     5.344    D_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     5.468 r  muxOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     7.547    muxOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.052 r  muxOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.052    muxOut[0]
    U16                                                               r  muxOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C[2]
                            (input port)
  Destination:            muxOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 5.083ns (47.310%)  route 5.661ns (52.690%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  C[2] (IN)
                         net (fo=0)                   0.000     0.000    C[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF[2]_inst/O
                         net (fo=1, routed)           3.987     5.445    C_IBUF[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.569 r  muxOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.243    muxOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.744 r  muxOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.744    muxOut[2]
    U19                                                               r  muxOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            muxOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 5.089ns (47.519%)  route 5.621ns (52.481%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  D_IBUF[3]_inst/O
                         net (fo=1, routed)           3.953     5.409    D_IBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.533 r  muxOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.201    muxOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.710 r  muxOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.710    muxOut[3]
    V19                                                               r  muxOut[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            muxOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.466ns (65.720%)  route 0.765ns (34.280%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.440     0.659    sel_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.704 r  muxOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.029    muxOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.231 r  muxOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.231    muxOut[2]
    U19                                                               r  muxOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            muxOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.470ns (63.227%)  route 0.855ns (36.773%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.348     0.567    sel_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  muxOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.119    muxOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.325 r  muxOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.325    muxOut[0]
    U16                                                               r  muxOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            muxOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.482ns (62.446%)  route 0.891ns (37.554%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.559     0.786    B_IBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.831 r  muxOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.163    muxOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.373 r  muxOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.373    muxOut[3]
    V19                                                               r  muxOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            muxOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.495ns (56.387%)  route 1.156ns (43.613%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           0.439     0.658    sel_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.703 r  muxOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.420    muxOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.651 r  muxOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.651    muxOut[1]
    E19                                                               r  muxOut[1] (OUT)
  -------------------------------------------------------------------    -------------------





