Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_033.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3342690 heartbeat IPC: 2.9916 cumulative IPC: 2.9916 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6683543 heartbeat IPC: 2.99325 cumulative IPC: 2.99243 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10015247 heartbeat IPC: 3.00147 cumulative IPC: 2.99543 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13356163 heartbeat IPC: 2.99319 cumulative IPC: 2.99487 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16696603 heartbeat IPC: 2.99362 cumulative IPC: 2.99462 (Simulation time: 0 hr 8 min 14 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16696604 (Simulation time: 0 hr 8 min 14 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23296348 heartbeat IPC: 1.51521 cumulative IPC: 1.51521 (Simulation time: 0 hr 9 min 52 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29880636 heartbeat IPC: 1.51877 cumulative IPC: 1.51699 (Simulation time: 0 hr 11 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37235013 heartbeat IPC: 1.35973 cumulative IPC: 1.46068 (Simulation time: 0 hr 13 min 17 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 43860674 heartbeat IPC: 1.50928 cumulative IPC: 1.47253 (Simulation time: 0 hr 14 min 48 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50435131 heartbeat IPC: 1.52104 cumulative IPC: 1.48199 (Simulation time: 0 hr 16 min 7 sec) 
Finished CPU 0 instructions: 50000003 cycles: 33738528 cumulative IPC: 1.48199 (Simulation time: 0 hr 16 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48199 instructions: 50000003 cycles: 33738528
L1D TOTAL     ACCESS:   18216141  HIT:   16733972  MISS:    1482169
L1D LOAD      ACCESS:    6134728  HIT:    5451185  MISS:     683543
L1D RFO       ACCESS:    6159937  HIT:    6010682  MISS:     149255
L1D PREFETCH  ACCESS:    5921476  HIT:    5272105  MISS:     649371
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6177778  ISSUED:    6057674  USEFUL:     141234  USELESS:     508143
L1D AVERAGE MISS LATENCY: 24.4711 cycles
L1I TOTAL     ACCESS:   18605075  HIT:   14561518  MISS:    4043557
L1I LOAD      ACCESS:    9713991  HIT:    9669376  MISS:      44615
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8891084  HIT:    4892142  MISS:    3998942
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9481630  ISSUED:    9343275  USEFUL:    3328008  USELESS:     670914
L1I AVERAGE MISS LATENCY: 16.0461 cycles
L2C TOTAL     ACCESS:    7592235  HIT:    7165229  MISS:     427006
L2C LOAD      ACCESS:     716452  HIT:     584019  MISS:     132433
L2C RFO       ACCESS:     147876  HIT:     121857  MISS:      26019
L2C PREFETCH  ACCESS:    6361398  HIT:    6100107  MISS:     261291
L2C WRITEBACK ACCESS:     366509  HIT:     359246  MISS:       7263
L2C PREFETCH  REQUESTED:    6128394  ISSUED:    6105410  USEFUL:       8656  USELESS:     252296
L2C AVERAGE MISS LATENCY: 45.2112 cycles
LLC TOTAL     ACCESS:    2337240  HIT:    2273664  MISS:      63576
LLC LOAD      ACCESS:     132404  HIT:     118049  MISS:      14355
LLC RFO       ACCESS:      25968  HIT:      22748  MISS:       3220
LLC PREFETCH  ACCESS:    2063464  HIT:    2017766  MISS:      45698
LLC WRITEBACK ACCESS:     115404  HIT:     115101  MISS:        303
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       6698  USELESS:      37633
LLC AVERAGE MISS LATENCY: 174.762 cycles
Major fault: 0 Minor fault: 2486
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9803  ROW_BUFFER_MISS:      53466
 DBUS_CONGESTED:      25481
 WQ ROW_BUFFER_HIT:       4067  ROW_BUFFER_MISS:      17364  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9029% MPKI: 0.19006 Average ROB Occupancy at Mispredict: 256.679

Branch types
NOT_BRANCH: 40217181 80.4344%
BRANCH_DIRECT_JUMP: 774600 1.5492%
BRANCH_INDIRECT: 108806 0.217612%
BRANCH_CONDITIONAL: 6379339 12.7587%
BRANCH_DIRECT_CALL: 1048812 2.09762%
BRANCH_INDIRECT_CALL: 211109 0.422218%
BRANCH_RETURN: 1259927 2.51985%
BRANCH_OTHER: 0 0%

