Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/yang/Desktop/ForJiZu/P6/P6_test_isim_beh.exe" -prj "C:/Users/yang/Desktop/ForJiZu/P6/P6_test_beh.prj" "work.P6_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/reg_WB.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/reg_Mem.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/reg_E.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/reg_D.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_npc.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_mux.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_mult.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_ifu.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_grf.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_extender.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_dmtender.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_dm.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_controller.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_be.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_alu.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mod_hazard.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/line_W.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/line_M.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/line_F.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/line_E.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/line_D.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/mips.v" into library work
Analyzing Verilog file "C:/Users/yang/Desktop/ForJiZu/P6/P6_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_D.v" Line 218: Port grf_dst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_D.v" Line 242: Port in_4 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_D.v" Line 250: Port in_5 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_D.v" Line 260: Port in_5 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_E.v" Line 112: Port grf_dst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_E.v" Line 132: Port in_4 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_E.v" Line 140: Port in_4 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_E.v" Line 148: Port in_4 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_M.v" Line 88: Port grf_dst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_W.v" Line 72: Port extender_type is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/yang/Desktop/ForJiZu/P6/line_W.v" Line 80: Port in_4 is not connected to this instance
Completed static elaboration
Compiling module mod_ifu
Compiling module line_F
Compiling module reg_D
Compiling module mod_grf
Compiling module mod_extender
Compiling module mod_npc
Compiling module mod_controller
Compiling module mod_mux_4_5bit
Compiling module mod_mux_8_32bit
Compiling module line_D
Compiling module reg_E
Compiling module mod_alu
Compiling module mod_mux_2_32bit
Compiling module mod_mux_4_32bit
Compiling module mod_mult
Compiling module line_E
Compiling module reg_MEM
Compiling module mod_dm
Compiling module mod_be
Compiling module line_M
Compiling module reg_WB
Compiling module mod_dmtender
Compiling module line_W
Compiling module mod_hazard
Compiling module mips
Compiling module P6_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\P6_test_isim_beh.exe.sim\libPortability.dll".
Compiled 27 Verilog Units
Built simulation executable C:/Users/yang/Desktop/ForJiZu/P6/P6_test_isim_beh.exe
Fuse Memory Usage: 41968 KB
Fuse CPU Usage: 1234 ms
