# creating a make file with lot of variables

CC = gcc
SRC = main.c school.c
OBJ = ${SRC:%.c=%.o}
NAME = school
RM = rm -f

all:
	${CC} ${OBJ} -o ${NAME}

clean:
	${RM} *~ ${NAME}

oclean:
	${RM} ${OBJ}

fclean: clean oclean

rm: fclean all

