// Seed: 252597894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  localparam id_7 = -1'b0;
  parameter id_8 = id_7;
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd55,
    parameter id_9 = 32'd19
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  output logic [7:0] id_4;
  input wire _id_3;
  input wire _id_2;
  output wire id_1;
  assign id_1 = -1 ? id_3 : -1 == id_2 - id_2;
  bit id_6;
  assign id_4[id_3] = -1 + -1;
  parameter id_7 = -1;
  always @* begin : LABEL_0
    id_6 = -1;
  end
  integer id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_1,
      id_1
  );
  parameter id_9 = -1'h0;
  assign id_4[id_9==id_2-1'b0] = 1;
  assign id_6 = id_5;
  wire id_10;
endmodule
