// Seed: 844706261
module module_0;
  wire id_1;
  wire id_4;
  supply0 id_5 = 1, id_6;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3
    , id_19,
    input tri id_4,
    output wand id_5,
    input wor id_6,
    input tri id_7,
    output wire id_8,
    output logic id_9,
    input tri0 id_10,
    output supply1 id_11,
    output logic id_12,
    input wand id_13,
    output uwire id_14,
    input supply0 id_15,
    input uwire id_16,
    output tri id_17
);
  initial id_8 = 1;
  reg id_20;
  always @(*)
    if (1) id_9 <= id_19[1 : 1];
    else if (1) id_0 = id_16;
    else if (id_2) id_12 <= id_20;
  and primCall (id_0, id_10, id_13, id_15, id_16, id_19, id_2, id_20, id_3, id_4, id_6, id_7);
  module_0 modCall_1 ();
endmodule
