// Seed: 1590059353
module module_0 (
    id_1
);
  output uwire id_1;
  assign id_1 = -1 == -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd16,
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout supply0 id_2;
  output wire id_1;
  assign id_2 = id_2 === !id_3;
  wire [{  id_3  }  ==  -1 'b0 : "" &&  id_3] id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  wire [-1 'b0 : id_3] id_5, _id_6, id_7, id_8;
  wire id_9, id_10, id_11, id_12["" : id_6];
endmodule
