# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib" --include "../../../../" \
"../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/MUX_2x1_32.v" \
"../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/REG_DRE_32.v" \
"../../../../design_sources/alu.v" \
"../../../../design_sources/ctrl.v" \
"../../../../design_sources/imm_gen.v" \
"../../../../design_sources/pc.v" \
"../../../../design_sources/proc.v" \
"../../../../design_sources/regset.v" \

sv xil_defaultlib  --include "../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib" --include "../../../../" \
"../../../../riscv.srcs/sim_1/new/memory_sim.sv" \

verilog xil_defaultlib  --include "../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib" --include "../../../../" \
"../../../../riscv.srcs/sim_1/new/system_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
