Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ
COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,29,9,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_ApbAddrData/Primitives,19,88,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0/Primitives,0,0,0,0,0,0,0,0,0,0,3,0,0,0
COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/Primitives,93,16,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,76,44,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/Primitives,49,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,36,11,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/Primitives,46,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,9,6,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/Primitives,121,55,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/address_decode/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/Primitives,35,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/Primitives,40,3,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/u_mux_p_to_b3/Primitives,124,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_IN/Primitives,11,44,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_OUT/Primitives,1,32,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_0/Primitives,132,118,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_1/Primitives,132,118,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/Primitives,27,24,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/Primitives,5,9,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_RX/Primitives,77,41,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_TX/Primitives,30,21,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/Primitives,465,122,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,79,76,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,11,39,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,11,9,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,9,12,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7/Primitives,7,5,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_8/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/Primitives,69,69,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/Primitives,41,40,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,143,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,46,79,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,11,5,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,12,13,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Primitives,144,13,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER/Primitives,27,33,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,25,19,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Primitives,118,33,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/Primitives,53,23,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,87,81,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Primitives,174,117,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/PeripheryBus/Primitives,407,9,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/Primitives,10,7,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus/Primitives,219,17,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus_TLBuffer/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,94,161,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus_TLBuffer/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,58,93,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus_TLBuffer/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,14,7,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/Primitives,67,127,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/clint/Primitives,277,129,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/converter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,92,83,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/converter/Primitives,213,120,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,11,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,41,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,2,32,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1622,562,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,1,11,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,4,32,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,0,41,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,28,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,32,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,8,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,1,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,5,5,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,13,11,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,6,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/Primitives,75,47,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/dmiAccessChain/Primitives,63,41,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/dtmInfoChain/Primitives,33,32,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/dtm/idcodeChain/Primitives,34,32,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error/Primitives,111,42,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error/a/Primitives,3,9,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error/c/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error_TLBuffer/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,5,9,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error_TLBuffer/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,3,12,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/error_TLBuffer/Queue_3/Primitives,3,5,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/plic/LevelGateway_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/plic/LevelGateway_31/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/plic/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,6,70,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/plic/Primitives,281,69,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/Primitives,259,432,72,72,0,0,2,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/alu/Primitives,473,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/bpu/Primitives,777,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/Primitives,971,420,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/div/Primitives,977,120,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU/Primitives,238,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/Primitives,446,379,108,108,0,0,3,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/data/Primitives,22,11,144,144,0,0,0,4,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/dataArb/Primitives,112,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/metaArb/Primitives,98,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/dcache/tlb/Primitives,30,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/Primitives,134,68,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/Primitives,347,325,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/Primitives,492,183,252,252,0,0,3,4,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/tileBus/Primitives,128,13,0,0,0,0,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/xing/Primitives,0,4,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0,0,0
MSS_SUBSYSTEM_sb_0_sb_0/CORECONFIGP_0/Primitives,44,74,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/Primitives,36,59,0,0,0,0,0,0,0,0,3,0,0,0
MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,1
MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/Primitives,0,0,0,0,48,1,0,0,0,0,2,1,0,0
Primitives/Primitives,1,0,0,0,10,0,0,0,0,0,0,0,0,0
