-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_16_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_7_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_7_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_7_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_7_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_6_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_6_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_6_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_6_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_5_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_5_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_5_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_5_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_4_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_4_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_4_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_4_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_3_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_3_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_3_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_3_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_2_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_2_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_2_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_2_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_1_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_1_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_1_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_1_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_ce0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_we0 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buffer1_1_24_16x16_p_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buffer1_1_24_16x16_p_ce1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_we1 : OUT STD_LOGIC;
    buffer1_1_24_16x16_p_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_16_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv13_1800 : STD_LOGIC_VECTOR (12 downto 0) := "1100000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten7_reg_553 : STD_LOGIC_VECTOR (12 downto 0);
    signal co_reg_564 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_576 : STD_LOGIC_VECTOR (9 downto 0);
    signal h_reg_587 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_reg_599 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten8_reg_656 : STD_LOGIC_VECTOR (12 downto 0);
    signal co4_reg_667 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten9_reg_679 : STD_LOGIC_VECTOR (9 downto 0);
    signal h5_reg_690 : STD_LOGIC_VECTOR (4 downto 0);
    signal w6_reg_702 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_flatten_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_3232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_3232 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_719_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten11_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten11_reg_3241 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond44_mid_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond44_mid_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_mid2_fu_755_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_mid2_reg_3252 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter1_w_mid2_reg_3252 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_next_fu_769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_mid2_v_fu_790_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_reg_3263 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_461_fu_802_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_461_reg_3268 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_196_mid2_fu_852_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_196_mid2_reg_3272 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_330_fu_863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_330_reg_3277 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_22_fu_869_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond17_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_cast5_fu_925_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_cast5_reg_3297 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_cast_fu_929_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_cast_reg_3302 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_197_cast1_fu_939_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_197_cast1_reg_3310 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond18_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_cast_fu_943_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_cast_reg_3315 : STD_LOGIC_VECTOR (13 downto 0);
    signal h_1_fu_947_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci_6_fu_959_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci_6_reg_3328 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_200_cast_fu_965_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_200_cast_reg_3333 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond19_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_3338 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_23_fu_1040_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_349_fu_1092_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_349_reg_3351 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond20_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_355_fu_1158_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_355_reg_3356 : STD_LOGIC_VECTOR (10 downto 0);
    signal co_24_7_fu_1163_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal co_24_7_reg_3361 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal buffer1_1_24_16x16_p_31_reg_3406 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_32_reg_3411 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_33_reg_3416 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_34_reg_3421 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_35_reg_3426 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_36_reg_3431 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_37_reg_3436 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_38_reg_3441 : STD_LOGIC_VECTOR (9 downto 0);
    signal input_V_load_reg_3446 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_3451 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal buffer1_1_24_16x16_p_39_reg_3456 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_469_reg_3461 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_1_fu_1216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_1_reg_3466 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_40_reg_3471 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_474_reg_3476 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_2_fu_1234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_2_reg_3481 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_41_reg_3486 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_479_reg_3491 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_3_fu_1252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_3_reg_3496 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_42_reg_3501 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_484_reg_3506 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_4_fu_1270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_4_reg_3511 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_43_reg_3516 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_489_reg_3521 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_5_fu_1288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_5_reg_3526 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_44_reg_3531 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_494_reg_3536 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_6_fu_1306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_6_reg_3541 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_45_reg_3546 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_499_reg_3551 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_7_fu_1324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_7_reg_3556 : STD_LOGIC_VECTOR (15 downto 0);
    signal buffer1_1_24_16x16_p_46_reg_3561 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_504_reg_3566 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_reg_3571 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_468_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1383_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_3583 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_471_fu_1389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_471_reg_3589 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_s_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_s_reg_3595 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_reg_3602 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_1_fu_1430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_1_reg_3608 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_473_reg_3613 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_1_fu_1464_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_1_reg_3620 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_476_fu_1470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_476_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_1_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_1_reg_3632 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_reg_3639 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_2_fu_1511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_2_reg_3645 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_478_reg_3650 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_2_fu_1545_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_2_reg_3657 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_481_fu_1551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_481_reg_3663 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_2_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_2_reg_3669 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_reg_3676 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_3_fu_1592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_3_reg_3682 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_483_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_3_fu_1626_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_3_reg_3694 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_486_fu_1632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_reg_3700 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_3_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_3_reg_3706 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_212_reg_3713 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_4_fu_1673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_4_reg_3719 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_488_reg_3724 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_4_fu_1707_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_4_reg_3731 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_491_fu_1713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_491_reg_3737 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_4_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_4_reg_3743 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_reg_3750 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_5_fu_1754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_5_reg_3756 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_493_reg_3761 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_5_fu_1788_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_5_reg_3768 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_496_fu_1794_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_496_reg_3774 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_5_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_5_reg_3780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_214_reg_3787 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_6_fu_1835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_6_reg_3793 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_498_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_6_fu_1869_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_6_reg_3805 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_501_fu_1875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_501_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_6_fu_1889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_6_reg_3817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_215_reg_3824 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_70_7_fu_1916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_70_7_reg_3830 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_503_reg_3835 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_7_fu_1950_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_7_reg_3842 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_506_fu_1956_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_506_reg_3848 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_7_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_7_reg_3854 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_reg_3861 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_38_i_i_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_3867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_207_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_2055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_3877 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3882 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_reg_3887 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_reg_3892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_1_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_1_reg_3897 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_29_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_29_reg_3902 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_3907 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_reg_3912 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_reg_3917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_2_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_2_reg_3922 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_23_fu_2249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_23_reg_3927 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_3932 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_reg_3937 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_3_fu_2335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_3_reg_3947 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_24_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_24_reg_3952 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_3957 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_reg_3962 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_reg_3967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_4_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_4_reg_3972 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_25_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_25_reg_3977 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_3982 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_reg_3987 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_fu_2513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_reg_3992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_5_fu_2529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_5_reg_3997 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_26_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_26_reg_4002 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_reg_4007 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_reg_4012 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_reg_4017 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_6_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_6_reg_4022 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_27_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_27_reg_4027 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_4032 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_reg_4037 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_reg_4042 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_7_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_330_7_reg_4047 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_28_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_28_reg_4052 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_4057 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten12_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten12_reg_4067 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten12_reg_4067 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_6_fu_3008_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten13_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten13_reg_4076 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_4082 : STD_LOGIC_VECTOR (0 downto 0);
    signal w6_mid2_fu_3044_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal w6_mid2_reg_4087 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp1_iter1_w6_mid2_reg_4087 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_next1_5_fu_3058_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal arrayNo_mid2_v_fu_3079_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal arrayNo_mid2_v_reg_4098 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_463_fu_3086_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_463_reg_4103 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp1_iter2_tmp_463_reg_4103 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_199_mid2_fu_3136_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_199_mid2_reg_4108 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_337_fu_3147_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_337_reg_4113 : STD_LOGIC_VECTOR (6 downto 0);
    signal w_24_fu_3153_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer1_1_24_16x16_p_47_reg_4124 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_48_reg_4130 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_49_reg_4136 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_50_reg_4142 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_51_reg_4148 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_52_reg_4154 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_53_reg_4160 : STD_LOGIC_VECTOR (9 downto 0);
    signal buffer1_1_24_16x16_p_54_reg_4166 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal co_phi_fu_568_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_591_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_phi_fu_603_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal h1_reg_610 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_622 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci_reg_634 : STD_LOGIC_VECTOR (4 downto 0);
    signal co3_reg_645 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal co4_phi_fu_671_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h5_phi_fu_694_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal w6_phi_fu_706_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_fu_797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_388_cast_fu_907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_405_cast_fu_1035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_409_cast_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_417_cast_fu_1180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_397_cast_fu_3191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_assign_1_6_fu_2963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_465_fu_3224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_1_5_fu_2933_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_4_fu_2903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_3_fu_2873_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_2_fu_2843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_1_fu_2813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_fu_2783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_7_fu_2993_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_329_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_op_fu_763_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_21_fu_777_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex10_mid2_v_fu_806_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_816_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_828_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl3_cast_fu_836_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl2_cast_fu_824_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_mid_fu_783_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal h_19_fu_846_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_328_fu_840_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_196_mid2_cast_fu_859_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_462_fu_881_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_cast_fu_888_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_874_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_331_fu_892_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_198_cast_fu_898_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_332_fu_901_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_340_fu_969_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_341_fu_981_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_cast_fu_977_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl7_cast_fu_989_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_342_fu_993_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_343_fu_999_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_466_fu_1012_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_fu_1004_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl5_cast_fu_1020_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_344_fu_1024_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_345_fu_1030_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal newIndex_fu_1052_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_346_fu_1062_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_347_fu_1074_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl12_cast_fu_1070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl13_cast_fu_1082_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_348_fu_1086_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_350_fu_1097_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_351_fu_1109_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl10_cast_fu_1105_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl11_cast_fu_1117_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_352_fu_1121_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_353_fu_1127_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_467_fu_1140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl8_cast_fu_1132_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl9_cast_fu_1148_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_354_fu_1152_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1198_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1198_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP2_V_fu_1195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_1_fu_1216_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_1_fu_1216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_2_fu_1234_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_2_fu_1234_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_3_fu_1252_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_3_fu_1252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_4_fu_1270_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_4_fu_1270_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_5_fu_1288_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_5_fu_1288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_6_fu_1306_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_6_fu_1306_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_7_fu_1324_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_69_7_fu_1324_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_fu_1338_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_221_cast_fu_1345_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_fu_1362_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_204_fu_1372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_470_fu_1375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_1_fu_1419_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_1_cast_fu_1426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_1_fu_1443_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_1_fu_1453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_475_fu_1456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_1_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_2_fu_1500_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_2_cast_fu_1507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_2_fu_1524_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_2_fu_1534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_480_fu_1537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_2_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_3_fu_1581_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_3_cast_fu_1588_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_3_fu_1605_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_3_fu_1615_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_485_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_3_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_4_fu_1662_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_4_cast_fu_1669_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_4_fu_1686_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_4_fu_1696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_490_fu_1699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_4_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_5_fu_1743_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_5_cast_fu_1750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_5_fu_1767_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_5_fu_1777_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_495_fu_1780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_5_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_6_fu_1824_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_6_cast_fu_1831_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_6_fu_1848_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_6_fu_1858_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_500_fu_1861_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_6_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_317_7_fu_1905_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_317_7_cast_fu_1912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_7_fu_1929_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_7_fu_1939_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_505_fu_1942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_325_7_fu_1964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_472_fu_1986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_2003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_2021_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_demorgan_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_477_fu_2083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_1_fu_2107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_1_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_demorgan_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_482_fu_2180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_2_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_2_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_2197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_2215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_demorgan_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_487_fu_2277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_3_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_3_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_2294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_3_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_3_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_2312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_demorgan_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_492_fu_2374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_4_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_4_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_4_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_2409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_demorgan_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_497_fu_2471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_5_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_5_fu_2501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_5_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_5_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_demorgan_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_fu_2568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_6_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_6_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_2585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_6_fu_2615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_6_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_demorgan_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_507_fu_2665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_328_7_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_7_fu_2695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_2682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_7_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_7_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_demorgan_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_fu_2771_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_142_fu_2777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_1_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_1_fu_2801_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_1_143_fu_2807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_2_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_2_fu_2831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_2_144_fu_2837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_3_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_3_fu_2861_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_3_145_fu_2867_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_4_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_4_fu_2891_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_4_146_fu_2897_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp12_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_5_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_5_fu_2921_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_5_147_fu_2927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_2942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_6_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_6_fu_2951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_6_148_fu_2957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp16_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_7_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_72_mux_7_fu_2981_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_72_7_149_fu_2987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond21_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_2_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_336_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten21_op_fu_3052_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_22_fu_3066_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal newIndex12_mid2_v_fu_3090_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_333_fu_3100_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_334_fu_3112_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl17_cast_fu_3120_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl16_cast_fu_3108_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal h5_mid_fu_3072_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal h_9_fu_3130_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_335_fu_3124_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_199_mid2_cast_fu_3143_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_464_fu_3165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl15_cast_fu_3172_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl14_cast_fu_3158_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_338_fu_3176_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_201_cast_fu_3182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_339_fu_3185_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_208_fu_3203_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component ShuffleNetV2_mux_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ShuffleNetV2_mux_jbC_x_U55 : component ShuffleNetV2_mux_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => buffer1_1_24_16x16_p_7_q0,
        din2 => buffer1_1_24_16x16_p_6_q0,
        din3 => buffer1_1_24_16x16_p_5_q0,
        din4 => buffer1_1_24_16x16_p_4_q0,
        din5 => buffer1_1_24_16x16_p_3_q0,
        din6 => buffer1_1_24_16x16_p_2_q0,
        din7 => buffer1_1_24_16x16_p_1_q0,
        din8 => buffer1_1_24_16x16_p_q0,
        din9 => ap_reg_pp1_iter2_tmp_463_reg_4103,
        dout => tmp_208_fu_3203_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state15 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci_reg_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond20_fu_1046_p2))) then 
                ci_reg_634 <= ci_6_reg_3328;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond18_fu_933_p2))) then 
                ci_reg_634 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    co3_reg_645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond19_fu_953_p2))) then 
                co3_reg_645 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                co3_reg_645 <= co_24_7_reg_3361;
            end if; 
        end if;
    end process;

    co4_reg_667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                co4_reg_667 <= ap_const_lv5_0;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                co4_reg_667 <= arrayNo_mid2_v_reg_4098;
            end if; 
        end if;
    end process;

    co_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 = ap_const_lv1_0))) then 
                co_reg_564 <= tmp_mid2_v_reg_3263;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_564 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    h1_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_610 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond18_fu_933_p2 = ap_const_lv1_1))) then 
                h1_reg_610 <= h_1_fu_947_p2;
            end if; 
        end if;
    end process;

    h5_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                h5_reg_690 <= ap_const_lv5_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h5_reg_690 <= tmp_199_mid2_reg_4108;
            end if; 
        end if;
    end process;

    h_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 = ap_const_lv1_0))) then 
                h_reg_587 <= tmp_196_mid2_reg_3272;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_587 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_713_p2 = ap_const_lv1_0))) then 
                indvar_flatten7_reg_553 <= indvar_flatten_next1_fu_719_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten7_reg_553 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten8_reg_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                indvar_flatten8_reg_656 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten12_fu_3002_p2))) then 
                indvar_flatten8_reg_656 <= indvar_flatten_next1_6_fu_3008_p2;
            end if; 
        end if;
    end process;

    indvar_flatten9_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                indvar_flatten9_reg_679 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten12_fu_3002_p2))) then 
                indvar_flatten9_reg_679 <= indvar_flatten_next1_5_fu_3058_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_713_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_576 <= indvar_flatten_next_fu_769_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_576 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    w2_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond17_fu_919_p2))) then 
                w2_reg_622 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond19_fu_953_p2))) then 
                w2_reg_622 <= w_23_fu_1040_p2;
            end if; 
        end if;
    end process;

    w6_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then 
                w6_reg_702 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten12_reg_4067))) then 
                w6_reg_702 <= w_24_fu_3153_p2;
            end if; 
        end if;
    end process;

    w_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_3232 = ap_const_lv1_0))) then 
                w_reg_599 <= w_22_fu_869_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_599 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_3232 <= exitcond_flatten_reg_3232;
                ap_reg_pp0_iter1_w_mid2_reg_3252 <= w_mid2_reg_3252;
                exitcond_flatten_reg_3232 <= exitcond_flatten_fu_713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten12_reg_4067 <= exitcond_flatten12_reg_4067;
                ap_reg_pp1_iter1_w6_mid2_reg_4087 <= w6_mid2_reg_4087;
                exitcond_flatten12_reg_4067 <= exitcond_flatten12_fu_3002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_tmp_463_reg_4103 <= tmp_463_reg_4103;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten12_reg_4067))) then
                arrayNo_mid2_v_reg_4098 <= arrayNo_mid2_v_fu_3079_p3;
                tmp_199_mid2_reg_4108 <= tmp_199_mid2_fu_3136_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                brmerge40_demorgan_i_23_reg_3927 <= brmerge40_demorgan_i_23_fu_2249_p2;
                brmerge40_demorgan_i_24_reg_3952 <= brmerge40_demorgan_i_24_fu_2346_p2;
                brmerge40_demorgan_i_25_reg_3977 <= brmerge40_demorgan_i_25_fu_2443_p2;
                brmerge40_demorgan_i_26_reg_4002 <= brmerge40_demorgan_i_26_fu_2540_p2;
                brmerge40_demorgan_i_27_reg_4027 <= brmerge40_demorgan_i_27_fu_2637_p2;
                brmerge40_demorgan_i_28_reg_4052 <= brmerge40_demorgan_i_28_fu_2734_p2;
                brmerge40_demorgan_i_29_reg_3902 <= brmerge40_demorgan_i_29_fu_2152_p2;
                brmerge40_demorgan_i_reg_3877 <= brmerge40_demorgan_i_fu_2055_p2;
                brmerge_i_i_i_1_reg_3912 <= brmerge_i_i_i_1_fu_2174_p2;
                brmerge_i_i_i_2_reg_3937 <= brmerge_i_i_i_2_fu_2271_p2;
                brmerge_i_i_i_3_reg_3962 <= brmerge_i_i_i_3_fu_2368_p2;
                brmerge_i_i_i_4_reg_3987 <= brmerge_i_i_i_4_fu_2465_p2;
                brmerge_i_i_i_5_reg_4012 <= brmerge_i_i_i_5_fu_2562_p2;
                brmerge_i_i_i_6_reg_4037 <= brmerge_i_i_i_6_fu_2659_p2;
                brmerge_i_i_i_7_reg_4062 <= brmerge_i_i_i_7_fu_2756_p2;
                brmerge_i_i_i_reg_3887 <= brmerge_i_i_i_fu_2077_p2;
                p_38_i_i_1_reg_3892 <= p_38_i_i_1_fu_2125_p2;
                p_38_i_i_2_reg_3917 <= p_38_i_i_2_fu_2222_p2;
                p_38_i_i_3_reg_3942 <= p_38_i_i_3_fu_2319_p2;
                p_38_i_i_4_reg_3967 <= p_38_i_i_4_fu_2416_p2;
                p_38_i_i_5_reg_3992 <= p_38_i_i_5_fu_2513_p2;
                p_38_i_i_6_reg_4017 <= p_38_i_i_6_fu_2610_p2;
                p_38_i_i_7_reg_4042 <= p_38_i_i_7_fu_2707_p2;
                p_38_i_i_reg_3867 <= p_38_i_i_fu_2028_p2;
                tmp_207_reg_3872 <= tmp_207_fu_2044_p2;
                tmp_330_1_reg_3897 <= tmp_330_1_fu_2141_p2;
                tmp_330_2_reg_3922 <= tmp_330_2_fu_2238_p2;
                tmp_330_3_reg_3947 <= tmp_330_3_fu_2335_p2;
                tmp_330_4_reg_3972 <= tmp_330_4_fu_2432_p2;
                tmp_330_5_reg_3997 <= tmp_330_5_fu_2529_p2;
                tmp_330_6_reg_4022 <= tmp_330_6_fu_2626_p2;
                tmp_330_7_reg_4047 <= tmp_330_7_fu_2723_p2;
                underflow_1_reg_3907 <= underflow_1_fu_2169_p2;
                underflow_2_reg_3932 <= underflow_2_fu_2266_p2;
                underflow_3_reg_3957 <= underflow_3_fu_2363_p2;
                underflow_4_reg_3982 <= underflow_4_fu_2460_p2;
                underflow_5_reg_4007 <= underflow_5_fu_2557_p2;
                underflow_6_reg_4032 <= underflow_6_fu_2654_p2;
                underflow_7_reg_4057 <= underflow_7_fu_2751_p2;
                underflow_reg_3882 <= underflow_fu_2072_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                buffer1_1_24_16x16_p_31_reg_3406 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_32_reg_3411 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_33_reg_3416 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_34_reg_3421 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_35_reg_3426 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_36_reg_3431 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_37_reg_3436 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_38_reg_3441 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
                input_V_load_reg_3446 <= input_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                buffer1_1_24_16x16_p_39_reg_3456 <= buffer1_1_24_16x16_p_7_q0;
                buffer1_1_24_16x16_p_40_reg_3471 <= buffer1_1_24_16x16_p_6_q0;
                buffer1_1_24_16x16_p_41_reg_3486 <= buffer1_1_24_16x16_p_5_q0;
                buffer1_1_24_16x16_p_42_reg_3501 <= buffer1_1_24_16x16_p_4_q0;
                buffer1_1_24_16x16_p_43_reg_3516 <= buffer1_1_24_16x16_p_3_q0;
                buffer1_1_24_16x16_p_44_reg_3531 <= buffer1_1_24_16x16_p_2_q0;
                buffer1_1_24_16x16_p_45_reg_3546 <= buffer1_1_24_16x16_p_1_q0;
                buffer1_1_24_16x16_p_46_reg_3561 <= buffer1_1_24_16x16_p_q0;
                p_Val2_69_1_reg_3466 <= p_Val2_69_1_fu_1216_p2;
                p_Val2_69_2_reg_3481 <= p_Val2_69_2_fu_1234_p2;
                p_Val2_69_3_reg_3496 <= p_Val2_69_3_fu_1252_p2;
                p_Val2_69_4_reg_3511 <= p_Val2_69_4_fu_1270_p2;
                p_Val2_69_5_reg_3526 <= p_Val2_69_5_fu_1288_p2;
                p_Val2_69_6_reg_3541 <= p_Val2_69_6_fu_1306_p2;
                p_Val2_69_7_reg_3556 <= p_Val2_69_7_fu_1324_p2;
                p_Val2_s_reg_3451 <= p_Val2_s_fu_1198_p2;
                tmp_469_reg_3461 <= p_Val2_s_fu_1198_p2(5 downto 5);
                tmp_474_reg_3476 <= p_Val2_69_1_fu_1216_p2(5 downto 5);
                tmp_479_reg_3491 <= p_Val2_69_2_fu_1234_p2(5 downto 5);
                tmp_484_reg_3506 <= p_Val2_69_3_fu_1252_p2(5 downto 5);
                tmp_489_reg_3521 <= p_Val2_69_4_fu_1270_p2(5 downto 5);
                tmp_494_reg_3536 <= p_Val2_69_5_fu_1288_p2(5 downto 5);
                tmp_499_reg_3551 <= p_Val2_69_6_fu_1306_p2(5 downto 5);
                tmp_504_reg_3566 <= p_Val2_69_7_fu_1324_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten12_reg_4067))) then
                buffer1_1_24_16x16_p_47_reg_4124 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_48_reg_4130 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_49_reg_4136 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_50_reg_4142 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_51_reg_4148 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_52_reg_4154 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_53_reg_4160 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
                buffer1_1_24_16x16_p_54_reg_4166 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                carry_12_1_reg_3632 <= carry_12_1_fu_1484_p2;
                carry_12_2_reg_3669 <= carry_12_2_fu_1565_p2;
                carry_12_3_reg_3706 <= carry_12_3_fu_1646_p2;
                carry_12_4_reg_3743 <= carry_12_4_fu_1727_p2;
                carry_12_5_reg_3780 <= carry_12_5_fu_1808_p2;
                carry_12_6_reg_3817 <= carry_12_6_fu_1889_p2;
                carry_12_7_reg_3854 <= carry_12_7_fu_1970_p2;
                carry_s_reg_3595 <= carry_s_fu_1403_p2;
                p_Val2_70_1_reg_3608 <= p_Val2_70_1_fu_1430_p2;
                p_Val2_70_2_reg_3645 <= p_Val2_70_2_fu_1511_p2;
                p_Val2_70_3_reg_3682 <= p_Val2_70_3_fu_1592_p2;
                p_Val2_70_4_reg_3719 <= p_Val2_70_4_fu_1673_p2;
                p_Val2_70_5_reg_3756 <= p_Val2_70_5_fu_1754_p2;
                p_Val2_70_6_reg_3793 <= p_Val2_70_6_fu_1835_p2;
                p_Val2_70_7_reg_3830 <= p_Val2_70_7_fu_1916_p2;
                p_Val2_72_1_reg_3620 <= p_Val2_72_1_fu_1464_p2;
                p_Val2_72_2_reg_3657 <= p_Val2_72_2_fu_1545_p2;
                p_Val2_72_3_reg_3694 <= p_Val2_72_3_fu_1626_p2;
                p_Val2_72_4_reg_3731 <= p_Val2_72_4_fu_1707_p2;
                p_Val2_72_5_reg_3768 <= p_Val2_72_5_fu_1788_p2;
                p_Val2_72_6_reg_3805 <= p_Val2_72_6_fu_1869_p2;
                p_Val2_72_7_reg_3842 <= p_Val2_72_7_fu_1950_p2;
                p_Val2_7_reg_3571 <= p_Val2_7_fu_1349_p2;
                p_Val2_9_reg_3583 <= p_Val2_9_fu_1383_p2;
                tmp_209_reg_3602 <= p_Val2_7_fu_1349_p2(15 downto 14);
                tmp_210_reg_3639 <= p_Val2_70_1_fu_1430_p2(15 downto 14);
                tmp_211_reg_3676 <= p_Val2_70_2_fu_1511_p2(15 downto 14);
                tmp_212_reg_3713 <= p_Val2_70_3_fu_1592_p2(15 downto 14);
                tmp_213_reg_3750 <= p_Val2_70_4_fu_1673_p2(15 downto 14);
                tmp_214_reg_3787 <= p_Val2_70_5_fu_1754_p2(15 downto 14);
                tmp_215_reg_3824 <= p_Val2_70_6_fu_1835_p2(15 downto 14);
                tmp_216_reg_3861 <= p_Val2_70_7_fu_1916_p2(15 downto 14);
                tmp_468_reg_3576 <= p_Val2_7_fu_1349_p2(15 downto 15);
                tmp_471_reg_3589 <= p_Val2_9_fu_1383_p2(7 downto 7);
                tmp_473_reg_3613 <= p_Val2_70_1_fu_1430_p2(15 downto 15);
                tmp_476_reg_3626 <= p_Val2_72_1_fu_1464_p2(7 downto 7);
                tmp_478_reg_3650 <= p_Val2_70_2_fu_1511_p2(15 downto 15);
                tmp_481_reg_3663 <= p_Val2_72_2_fu_1545_p2(7 downto 7);
                tmp_483_reg_3687 <= p_Val2_70_3_fu_1592_p2(15 downto 15);
                tmp_486_reg_3700 <= p_Val2_72_3_fu_1626_p2(7 downto 7);
                tmp_488_reg_3724 <= p_Val2_70_4_fu_1673_p2(15 downto 15);
                tmp_491_reg_3737 <= p_Val2_72_4_fu_1707_p2(7 downto 7);
                tmp_493_reg_3761 <= p_Val2_70_5_fu_1754_p2(15 downto 15);
                tmp_496_reg_3774 <= p_Val2_72_5_fu_1788_p2(7 downto 7);
                tmp_498_reg_3798 <= p_Val2_70_6_fu_1835_p2(15 downto 15);
                tmp_501_reg_3811 <= p_Val2_72_6_fu_1869_p2(7 downto 7);
                tmp_503_reg_3835 <= p_Val2_70_7_fu_1916_p2(15 downto 15);
                tmp_506_reg_3848 <= p_Val2_72_7_fu_1950_p2(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_6_reg_3328 <= ci_6_fu_959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = exitcond20_fu_1046_p2))) then
                co_24_7_reg_3361 <= co_24_7_fu_1163_p2;
                tmp_349_reg_3351 <= tmp_349_fu_1092_p2;
                tmp_355_reg_3356 <= tmp_355_fu_1158_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_fu_713_p2 = ap_const_lv1_0))) then
                exitcond44_mid_reg_3247 <= exitcond44_mid_fu_743_p2;
                exitcond_flatten11_reg_3241 <= exitcond_flatten11_fu_725_p2;
                w_mid2_reg_3252 <= w_mid2_fu_755_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten12_fu_3002_p2))) then
                exitcond_flatten13_reg_4076 <= exitcond_flatten13_fu_3014_p2;
                exitcond_mid_reg_4082 <= exitcond_mid_fu_3032_p2;
                w6_mid2_reg_4087 <= w6_mid2_fu_3044_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond19_fu_953_p2))) then
                input_V_addr_reg_3338 <= tmp_405_cast_fu_1035_p1(13 - 1 downto 0);
                    tmp_200_cast_reg_3333(4 downto 0) <= tmp_200_cast_fu_965_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_3232 = ap_const_lv1_0))) then
                tmp_196_mid2_reg_3272 <= tmp_196_mid2_fu_852_p3;
                tmp_mid2_v_reg_3263 <= tmp_mid2_v_fu_790_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond18_fu_933_p2))) then
                    tmp_197_cast1_reg_3310(4 downto 0) <= tmp_197_cast1_fu_939_p1(4 downto 0);
                    tmp_197_cast_reg_3315(4 downto 0) <= tmp_197_cast_fu_943_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_reg_3232 = ap_const_lv1_0))) then
                tmp_330_reg_3277 <= tmp_330_fu_863_p2;
                tmp_461_reg_3268 <= tmp_461_fu_802_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten12_reg_4067))) then
                tmp_337_reg_4113 <= tmp_337_fu_3147_p2;
                tmp_463_reg_4103 <= tmp_463_fu_3086_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond17_fu_919_p2))) then
                    tmp_cast5_reg_3297(4 downto 0) <= tmp_cast5_fu_925_p1(4 downto 0);
                    tmp_cast_reg_3302(4 downto 0) <= tmp_cast_fu_929_p1(4 downto 0);
            end if;
        end if;
    end process;
    tmp_cast5_reg_3297(6 downto 5) <= "00";
    tmp_cast_reg_3302(9 downto 5) <= "00000";
    tmp_197_cast1_reg_3310(10 downto 5) <= "000000";
    tmp_197_cast_reg_3315(13 downto 5) <= "000000000";
    tmp_200_cast_reg_3333(7 downto 5) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten_fu_713_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond17_fu_919_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, exitcond18_fu_933_p2, ap_CS_fsm_state8, exitcond19_fu_953_p2, ap_CS_fsm_state9, exitcond20_fu_1046_p2, exitcond_flatten12_fu_3002_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0_flag00011011, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_713_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_713_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond17_fu_919_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond18_fu_933_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond19_fu_953_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond20_fu_1046_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten12_fu_3002_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten12_fu_3002_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
        OP2_V_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_V_load_reg_3446),16));

    Range1_all_ones_1_fu_2090_p2 <= "1" when (tmp_210_reg_3639 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_2187_p2 <= "1" when (tmp_211_reg_3676 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_2284_p2 <= "1" when (tmp_212_reg_3713 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_2381_p2 <= "1" when (tmp_213_reg_3750 = ap_const_lv2_3) else "0";
    Range1_all_ones_5_fu_2478_p2 <= "1" when (tmp_214_reg_3787 = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_2575_p2 <= "1" when (tmp_215_reg_3824 = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_2672_p2 <= "1" when (tmp_216_reg_3861 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_1993_p2 <= "1" when (tmp_209_reg_3602 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_fu_2095_p2 <= "1" when (tmp_210_reg_3639 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_2192_p2 <= "1" when (tmp_211_reg_3676 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_2289_p2 <= "1" when (tmp_212_reg_3713 = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_2386_p2 <= "1" when (tmp_213_reg_3750 = ap_const_lv2_0) else "0";
    Range1_all_zeros_5_fu_2483_p2 <= "1" when (tmp_214_reg_3787 = ap_const_lv2_0) else "0";
    Range1_all_zeros_6_fu_2580_p2 <= "1" when (tmp_215_reg_3824 = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_2677_p2 <= "1" when (tmp_216_reg_3861 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_1998_p2 <= "1" when (tmp_209_reg_3602 = ap_const_lv2_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(13);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_713_p2)
    begin
        if ((exitcond_flatten_fu_713_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(exitcond_flatten12_fu_3002_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten12_fu_3002_p2)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo_mid2_v_fu_3079_p3 <= 
        co_22_fu_3066_p2 when (exitcond_flatten13_reg_4076(0) = '1') else 
        co4_phi_fu_671_p4;
    bias_V_address0 <= tmp_mid2_fu_797_p1(5 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_23_fu_2249_p2 <= (tmp_481_reg_3663 and deleted_ones_2_fu_2215_p3);
    brmerge40_demorgan_i_24_fu_2346_p2 <= (tmp_486_reg_3700 and deleted_ones_3_fu_2312_p3);
    brmerge40_demorgan_i_25_fu_2443_p2 <= (tmp_491_reg_3737 and deleted_ones_4_fu_2409_p3);
    brmerge40_demorgan_i_26_fu_2540_p2 <= (tmp_496_reg_3774 and deleted_ones_5_fu_2506_p3);
    brmerge40_demorgan_i_27_fu_2637_p2 <= (tmp_501_reg_3811 and deleted_ones_6_fu_2603_p3);
    brmerge40_demorgan_i_28_fu_2734_p2 <= (tmp_506_reg_3848 and deleted_ones_7_fu_2700_p3);
    brmerge40_demorgan_i_29_fu_2152_p2 <= (tmp_476_reg_3626 and deleted_ones_1_fu_2118_p3);
    brmerge40_demorgan_i_fu_2055_p2 <= (tmp_471_reg_3589 and deleted_ones_fu_2021_p3);
    brmerge_i_i_1_fu_2136_p2 <= (tmp_476_reg_3626 or p_not_i_i_1_fu_2130_p2);
    brmerge_i_i_2_fu_2233_p2 <= (tmp_481_reg_3663 or p_not_i_i_2_fu_2227_p2);
    brmerge_i_i_3_fu_2330_p2 <= (tmp_486_reg_3700 or p_not_i_i_3_fu_2324_p2);
    brmerge_i_i_4_fu_2427_p2 <= (tmp_491_reg_3737 or p_not_i_i_4_fu_2421_p2);
    brmerge_i_i_5_fu_2524_p2 <= (tmp_496_reg_3774 or p_not_i_i_5_fu_2518_p2);
    brmerge_i_i_6_fu_2621_p2 <= (tmp_501_reg_3811 or p_not_i_i_6_fu_2615_p2);
    brmerge_i_i_7_fu_2718_p2 <= (tmp_506_reg_3848 or p_not_i_i_7_fu_2712_p2);
    brmerge_i_i_fu_2039_p2 <= (tmp_471_reg_3589 or p_not_i_i_fu_2033_p2);
    brmerge_i_i_i_1_fu_2174_p2 <= (underflow_1_fu_2169_p2 or overflow_1_fu_2146_p2);
    brmerge_i_i_i_2_fu_2271_p2 <= (underflow_2_fu_2266_p2 or overflow_2_fu_2243_p2);
    brmerge_i_i_i_3_fu_2368_p2 <= (underflow_3_fu_2363_p2 or overflow_3_fu_2340_p2);
    brmerge_i_i_i_4_fu_2465_p2 <= (underflow_4_fu_2460_p2 or overflow_4_fu_2437_p2);
    brmerge_i_i_i_5_fu_2562_p2 <= (underflow_5_fu_2557_p2 or overflow_5_fu_2534_p2);
    brmerge_i_i_i_6_fu_2659_p2 <= (underflow_6_fu_2654_p2 or overflow_6_fu_2631_p2);
    brmerge_i_i_i_7_fu_2756_p2 <= (underflow_7_fu_2751_p2 or overflow_7_fu_2728_p2);
    brmerge_i_i_i_fu_2077_p2 <= (underflow_fu_2072_p2 or overflow_fu_2049_p2);

    buffer1_1_24_16x16_p_1_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_33_reg_3416, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_1_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_1_address0 <= buffer1_1_24_16x16_p_33_reg_3416;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_1_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_1_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_1_address1 <= buffer1_1_24_16x16_p_49_reg_4136;

    buffer1_1_24_16x16_p_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_1_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_1_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_6_fu_2963_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_1_d0 <= this_assign_1_6_fu_2963_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_1_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_1_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_6)))) then 
            buffer1_1_24_16x16_p_1_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_6))) then 
            buffer1_1_24_16x16_p_1_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_2_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_32_reg_3411, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_2_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_2_address0 <= buffer1_1_24_16x16_p_32_reg_3411;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_2_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_2_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_2_address1 <= buffer1_1_24_16x16_p_48_reg_4130;

    buffer1_1_24_16x16_p_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_2_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_2_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_5_fu_2933_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_2_d0 <= this_assign_1_5_fu_2933_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_2_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_2_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_5)))) then 
            buffer1_1_24_16x16_p_2_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_5))) then 
            buffer1_1_24_16x16_p_2_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_3_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_35_reg_3426, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_3_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_3_address0 <= buffer1_1_24_16x16_p_35_reg_3426;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_3_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_3_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_3_address1 <= buffer1_1_24_16x16_p_51_reg_4148;

    buffer1_1_24_16x16_p_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_3_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_3_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_4_fu_2903_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_3_d0 <= this_assign_1_4_fu_2903_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_3_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_3_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_4)))) then 
            buffer1_1_24_16x16_p_3_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_4))) then 
            buffer1_1_24_16x16_p_3_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_4_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_36_reg_3431, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_4_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_4_address0 <= buffer1_1_24_16x16_p_36_reg_3431;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_4_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_4_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_4_address1 <= buffer1_1_24_16x16_p_52_reg_4154;

    buffer1_1_24_16x16_p_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_4_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_4_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_3_fu_2873_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_4_d0 <= this_assign_1_3_fu_2873_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_4_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_4_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_3)))) then 
            buffer1_1_24_16x16_p_4_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_3))) then 
            buffer1_1_24_16x16_p_4_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_5_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_34_reg_3421, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_5_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_5_address0 <= buffer1_1_24_16x16_p_34_reg_3421;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_5_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_5_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_5_address1 <= buffer1_1_24_16x16_p_50_reg_4142;

    buffer1_1_24_16x16_p_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_5_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_5_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_2_fu_2843_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_5_d0 <= this_assign_1_2_fu_2843_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_5_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_5_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_2)))) then 
            buffer1_1_24_16x16_p_5_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_2))) then 
            buffer1_1_24_16x16_p_5_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_6_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_31_reg_3406, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_6_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_6_address0 <= buffer1_1_24_16x16_p_31_reg_3406;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_6_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_6_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_6_address1 <= buffer1_1_24_16x16_p_47_reg_4124;

    buffer1_1_24_16x16_p_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_6_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_6_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_1_fu_2813_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_6_d0 <= this_assign_1_1_fu_2813_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_6_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_6_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_1)))) then 
            buffer1_1_24_16x16_p_6_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_1))) then 
            buffer1_1_24_16x16_p_6_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_7_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_38_reg_3441, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_7_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_7_address0 <= buffer1_1_24_16x16_p_38_reg_3441;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_7_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_7_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_7_address1 <= buffer1_1_24_16x16_p_54_reg_4166;

    buffer1_1_24_16x16_p_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_7_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_7_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_fu_2783_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_7_d0 <= this_assign_1_fu_2783_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_7_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_7_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_0)))) then 
            buffer1_1_24_16x16_p_7_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_0))) then 
            buffer1_1_24_16x16_p_7_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_address0_assign_proc : process(ap_CS_fsm_state10, buffer1_1_24_16x16_p_37_reg_3436, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_388_cast_fu_907_p1, tmp_417_cast_fu_1180_p1, tmp_397_cast_fu_3191_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_address0 <= tmp_397_cast_fu_3191_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_address0 <= buffer1_1_24_16x16_p_37_reg_3436;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer1_1_24_16x16_p_address0 <= tmp_417_cast_fu_1180_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_address0 <= tmp_388_cast_fu_907_p1(10 - 1 downto 0);
        else 
            buffer1_1_24_16x16_p_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_address1 <= buffer1_1_24_16x16_p_53_reg_4160;

    buffer1_1_24_16x16_p_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            buffer1_1_24_16x16_p_ce0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            buffer1_1_24_16x16_p_ce1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_7_fu_2993_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buffer1_1_24_16x16_p_d0 <= this_assign_1_7_fu_2993_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            buffer1_1_24_16x16_p_d0 <= bias_V_q0;
        else 
            buffer1_1_24_16x16_p_d0 <= "XXXXXXXX";
        end if; 
    end process;

    buffer1_1_24_16x16_p_d1 <= ap_const_lv8_0;

    buffer1_1_24_16x16_p_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_461_reg_3268, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_461_reg_3268 = ap_const_lv3_7)))) then 
            buffer1_1_24_16x16_p_we0 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer1_1_24_16x16_p_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_463_reg_4103, ap_enable_reg_pp1_iter3, tmp_465_fu_3224_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_465_fu_3224_p3) and (ap_reg_pp1_iter2_tmp_463_reg_4103 = ap_const_lv3_7))) then 
            buffer1_1_24_16x16_p_we1 <= ap_const_logic_1;
        else 
            buffer1_1_24_16x16_p_we1 <= ap_const_logic_0;
        end if; 
    end process;

    carry_12_1_fu_1484_p2 <= (tmp_475_fu_1456_p3 and tmp_325_1_fu_1478_p2);
    carry_12_2_fu_1565_p2 <= (tmp_480_fu_1537_p3 and tmp_325_2_fu_1559_p2);
    carry_12_3_fu_1646_p2 <= (tmp_485_fu_1618_p3 and tmp_325_3_fu_1640_p2);
    carry_12_4_fu_1727_p2 <= (tmp_490_fu_1699_p3 and tmp_325_4_fu_1721_p2);
    carry_12_5_fu_1808_p2 <= (tmp_495_fu_1780_p3 and tmp_325_5_fu_1802_p2);
    carry_12_6_fu_1889_p2 <= (tmp_500_fu_1861_p3 and tmp_325_6_fu_1883_p2);
    carry_12_7_fu_1970_p2 <= (tmp_505_fu_1942_p3 and tmp_325_7_fu_1964_p2);
    carry_s_fu_1403_p2 <= (tmp_470_fu_1375_p3 and tmp_205_fu_1397_p2);
    ci_6_fu_959_p2 <= std_logic_vector(unsigned(ci_reg_634) + unsigned(ap_const_lv5_1));

    co4_phi_fu_671_p4_assign_proc : process(co4_reg_667, ap_reg_pp1_iter1_exitcond_flatten12_reg_4067, arrayNo_mid2_v_reg_4098, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co4_phi_fu_671_p4 <= arrayNo_mid2_v_reg_4098;
        else 
            co4_phi_fu_671_p4 <= co4_reg_667;
        end if; 
    end process;

    co_21_fu_777_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(co_phi_fu_568_p4));
    co_22_fu_3066_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(co4_phi_fu_671_p4));
    co_24_7_fu_1163_p2 <= std_logic_vector(unsigned(co3_reg_645) + unsigned(ap_const_lv5_8));

    co_phi_fu_568_p4_assign_proc : process(co_reg_564, ap_reg_pp0_iter1_exitcond_flatten_reg_3232, tmp_mid2_v_reg_3263, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_568_p4 <= tmp_mid2_v_reg_3263;
        else 
            co_phi_fu_568_p4 <= co_reg_564;
        end if; 
    end process;

    deleted_ones_1_fu_2118_p3 <= 
        p_41_i_i_1_fu_2113_p2 when (carry_12_1_reg_3632(0) = '1') else 
        Range1_all_ones_1_fu_2090_p2;
    deleted_ones_2_fu_2215_p3 <= 
        p_41_i_i_2_fu_2210_p2 when (carry_12_2_reg_3669(0) = '1') else 
        Range1_all_ones_2_fu_2187_p2;
    deleted_ones_3_fu_2312_p3 <= 
        p_41_i_i_3_fu_2307_p2 when (carry_12_3_reg_3706(0) = '1') else 
        Range1_all_ones_3_fu_2284_p2;
    deleted_ones_4_fu_2409_p3 <= 
        p_41_i_i_4_fu_2404_p2 when (carry_12_4_reg_3743(0) = '1') else 
        Range1_all_ones_4_fu_2381_p2;
    deleted_ones_5_fu_2506_p3 <= 
        p_41_i_i_5_fu_2501_p2 when (carry_12_5_reg_3780(0) = '1') else 
        Range1_all_ones_5_fu_2478_p2;
    deleted_ones_6_fu_2603_p3 <= 
        p_41_i_i_6_fu_2598_p2 when (carry_12_6_reg_3817(0) = '1') else 
        Range1_all_ones_6_fu_2575_p2;
    deleted_ones_7_fu_2700_p3 <= 
        p_41_i_i_7_fu_2695_p2 when (carry_12_7_reg_3854(0) = '1') else 
        Range1_all_ones_7_fu_2672_p2;
    deleted_ones_fu_2021_p3 <= 
        p_41_i_i_fu_2016_p2 when (carry_s_reg_3595(0) = '1') else 
        Range1_all_ones_fu_1993_p2;
    deleted_zeros_1_fu_2100_p3 <= 
        Range1_all_ones_1_fu_2090_p2 when (carry_12_1_reg_3632(0) = '1') else 
        Range1_all_zeros_1_fu_2095_p2;
    deleted_zeros_2_fu_2197_p3 <= 
        Range1_all_ones_2_fu_2187_p2 when (carry_12_2_reg_3669(0) = '1') else 
        Range1_all_zeros_2_fu_2192_p2;
    deleted_zeros_3_fu_2294_p3 <= 
        Range1_all_ones_3_fu_2284_p2 when (carry_12_3_reg_3706(0) = '1') else 
        Range1_all_zeros_3_fu_2289_p2;
    deleted_zeros_4_fu_2391_p3 <= 
        Range1_all_ones_4_fu_2381_p2 when (carry_12_4_reg_3743(0) = '1') else 
        Range1_all_zeros_4_fu_2386_p2;
    deleted_zeros_5_fu_2488_p3 <= 
        Range1_all_ones_5_fu_2478_p2 when (carry_12_5_reg_3780(0) = '1') else 
        Range1_all_zeros_5_fu_2483_p2;
    deleted_zeros_6_fu_2585_p3 <= 
        Range1_all_ones_6_fu_2575_p2 when (carry_12_6_reg_3817(0) = '1') else 
        Range1_all_zeros_6_fu_2580_p2;
    deleted_zeros_7_fu_2682_p3 <= 
        Range1_all_ones_7_fu_2672_p2 when (carry_12_7_reg_3854(0) = '1') else 
        Range1_all_zeros_7_fu_2677_p2;
    deleted_zeros_fu_2003_p3 <= 
        Range1_all_ones_fu_1993_p2 when (carry_s_reg_3595(0) = '1') else 
        Range1_all_zeros_fu_1998_p2;
    exitcond17_fu_919_p2 <= "1" when (h1_reg_610 = ap_const_lv5_11) else "0";
    exitcond18_fu_933_p2 <= "1" when (w2_reg_622 = ap_const_lv5_11) else "0";
    exitcond19_fu_953_p2 <= "1" when (ci_reg_634 = ap_const_lv5_18) else "0";
    exitcond20_fu_1046_p2 <= "1" when (co3_reg_645 = ap_const_lv5_18) else "0";
    exitcond21_fu_3026_p2 <= "1" when (w6_phi_fu_706_p4 = ap_const_lv5_11) else "0";
    exitcond44_mid_fu_743_p2 <= (exitcond_fu_737_p2 and not_exitcond_flatten_fu_731_p2);
    exitcond_flatten11_fu_725_p2 <= "1" when (indvar_flatten_reg_576 = ap_const_lv10_100) else "0";
    exitcond_flatten12_fu_3002_p2 <= "1" when (indvar_flatten8_reg_656 = ap_const_lv13_1800) else "0";
    exitcond_flatten13_fu_3014_p2 <= "1" when (indvar_flatten9_reg_679 = ap_const_lv10_100) else "0";
    exitcond_flatten_fu_713_p2 <= "1" when (indvar_flatten7_reg_553 = ap_const_lv13_1800) else "0";
    exitcond_fu_737_p2 <= "1" when (w_phi_fu_603_p4 = ap_const_lv5_11) else "0";
    exitcond_mid_fu_3032_p2 <= (exitcond21_fu_3026_p2 and not_exitcond_flatten_2_fu_3020_p2);
    h5_mid_fu_3072_p3 <= 
        ap_const_lv5_1 when (exitcond_flatten13_reg_4076(0) = '1') else 
        h5_phi_fu_694_p4;

    h5_phi_fu_694_p4_assign_proc : process(h5_reg_690, ap_reg_pp1_iter1_exitcond_flatten12_reg_4067, tmp_199_mid2_reg_4108, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            h5_phi_fu_694_p4 <= tmp_199_mid2_reg_4108;
        else 
            h5_phi_fu_694_p4 <= h5_reg_690;
        end if; 
    end process;

    h_19_fu_846_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(h_mid_fu_783_p3));
    h_1_fu_947_p2 <= std_logic_vector(unsigned(h1_reg_610) + unsigned(ap_const_lv5_1));
    h_9_fu_3130_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(h5_mid_fu_3072_p3));
    h_mid_fu_783_p3 <= 
        ap_const_lv5_1 when (exitcond_flatten11_reg_3241(0) = '1') else 
        h_phi_fu_591_p4;

    h_phi_fu_591_p4_assign_proc : process(h_reg_587, ap_reg_pp0_iter1_exitcond_flatten_reg_3232, tmp_196_mid2_reg_3272, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            h_phi_fu_591_p4 <= tmp_196_mid2_reg_3272;
        else 
            h_phi_fu_591_p4 <= h_reg_587;
        end if; 
    end process;

    indvar_flatten21_op_fu_3052_p2 <= std_logic_vector(unsigned(indvar_flatten9_reg_679) + unsigned(ap_const_lv10_1));
    indvar_flatten_next1_5_fu_3058_p3 <= 
        ap_const_lv10_1 when (exitcond_flatten13_fu_3014_p2(0) = '1') else 
        indvar_flatten21_op_fu_3052_p2;
    indvar_flatten_next1_6_fu_3008_p2 <= std_logic_vector(unsigned(indvar_flatten8_reg_656) + unsigned(ap_const_lv13_1));
    indvar_flatten_next1_fu_719_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_553) + unsigned(ap_const_lv13_1));
    indvar_flatten_next_fu_769_p3 <= 
        ap_const_lv10_1 when (exitcond_flatten11_fu_725_p2(0) = '1') else 
        indvar_flatten_op_fu_763_p2;
    indvar_flatten_op_fu_763_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_576) + unsigned(ap_const_lv10_1));
    input_V_address0 <= input_V_addr_reg_3338;

    input_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex10_mid2_v_fu_806_p4 <= tmp_mid2_v_fu_790_p3(4 downto 3);
    newIndex12_mid2_v_fu_3090_p4 <= arrayNo_mid2_v_fu_3079_p3(4 downto 3);
    newIndex_fu_1052_p4 <= co3_reg_645(4 downto 3);
    not_exitcond_flatten_2_fu_3020_p2 <= (exitcond_flatten13_fu_3014_p2 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_731_p2 <= (exitcond_flatten11_fu_725_p2 xor ap_const_lv1_1);
    overflow_1_fu_2146_p2 <= (brmerge_i_i_1_fu_2136_p2 and tmp_330_1_fu_2141_p2);
    overflow_2_fu_2243_p2 <= (brmerge_i_i_2_fu_2233_p2 and tmp_330_2_fu_2238_p2);
    overflow_3_fu_2340_p2 <= (brmerge_i_i_3_fu_2330_p2 and tmp_330_3_fu_2335_p2);
    overflow_4_fu_2437_p2 <= (brmerge_i_i_4_fu_2427_p2 and tmp_330_4_fu_2432_p2);
    overflow_5_fu_2534_p2 <= (brmerge_i_i_5_fu_2524_p2 and tmp_330_5_fu_2529_p2);
    overflow_6_fu_2631_p2 <= (brmerge_i_i_6_fu_2621_p2 and tmp_330_6_fu_2626_p2);
    overflow_7_fu_2728_p2 <= (brmerge_i_i_7_fu_2718_p2 and tmp_330_7_fu_2723_p2);
    overflow_fu_2049_p2 <= (brmerge_i_i_fu_2039_p2 and tmp_207_fu_2044_p2);
    p_38_i_i_1_fu_2125_p2 <= (carry_12_1_reg_3632 and Range1_all_ones_1_fu_2090_p2);
    p_38_i_i_2_fu_2222_p2 <= (carry_12_2_reg_3669 and Range1_all_ones_2_fu_2187_p2);
    p_38_i_i_3_fu_2319_p2 <= (carry_12_3_reg_3706 and Range1_all_ones_3_fu_2284_p2);
    p_38_i_i_4_fu_2416_p2 <= (carry_12_4_reg_3743 and Range1_all_ones_4_fu_2381_p2);
    p_38_i_i_5_fu_2513_p2 <= (carry_12_5_reg_3780 and Range1_all_ones_5_fu_2478_p2);
    p_38_i_i_6_fu_2610_p2 <= (carry_12_6_reg_3817 and Range1_all_ones_6_fu_2575_p2);
    p_38_i_i_7_fu_2707_p2 <= (carry_12_7_reg_3854 and Range1_all_ones_7_fu_2672_p2);
    p_38_i_i_fu_2028_p2 <= (carry_s_reg_3595 and Range1_all_ones_fu_1993_p2);
    p_41_i_i_1_fu_2113_p2 <= (tmp_473_reg_3613 and tmp_328_1_fu_2107_p2);
    p_41_i_i_2_fu_2210_p2 <= (tmp_478_reg_3650 and tmp_328_2_fu_2204_p2);
    p_41_i_i_3_fu_2307_p2 <= (tmp_483_reg_3687 and tmp_328_3_fu_2301_p2);
    p_41_i_i_4_fu_2404_p2 <= (tmp_488_reg_3724 and tmp_328_4_fu_2398_p2);
    p_41_i_i_5_fu_2501_p2 <= (tmp_493_reg_3761 and tmp_328_5_fu_2495_p2);
    p_41_i_i_6_fu_2598_p2 <= (tmp_498_reg_3798 and tmp_328_6_fu_2592_p2);
    p_41_i_i_7_fu_2695_p2 <= (tmp_503_reg_3835 and tmp_328_7_fu_2689_p2);
    p_41_i_i_fu_2016_p2 <= (tmp_468_reg_3576 and tmp_206_fu_2010_p2);
    p_Val2_69_1_fu_1216_p0 <= weight_1_V_q0;
    p_Val2_69_1_fu_1216_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_1_fu_1216_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_1_fu_1216_p0) * signed(p_Val2_69_1_fu_1216_p1))), 16));
    p_Val2_69_2_fu_1234_p0 <= weight_2_V_q0;
    p_Val2_69_2_fu_1234_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_2_fu_1234_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_2_fu_1234_p0) * signed(p_Val2_69_2_fu_1234_p1))), 16));
    p_Val2_69_3_fu_1252_p0 <= weight_3_V_q0;
    p_Val2_69_3_fu_1252_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_3_fu_1252_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_3_fu_1252_p0) * signed(p_Val2_69_3_fu_1252_p1))), 16));
    p_Val2_69_4_fu_1270_p0 <= weight_4_V_q0;
    p_Val2_69_4_fu_1270_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_4_fu_1270_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_4_fu_1270_p0) * signed(p_Val2_69_4_fu_1270_p1))), 16));
    p_Val2_69_5_fu_1288_p0 <= weight_5_V_q0;
    p_Val2_69_5_fu_1288_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_5_fu_1288_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_5_fu_1288_p0) * signed(p_Val2_69_5_fu_1288_p1))), 16));
    p_Val2_69_6_fu_1306_p0 <= weight_6_V_q0;
    p_Val2_69_6_fu_1306_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_6_fu_1306_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_6_fu_1306_p0) * signed(p_Val2_69_6_fu_1306_p1))), 16));
    p_Val2_69_7_fu_1324_p0 <= weight_7_V_q0;
    p_Val2_69_7_fu_1324_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_69_7_fu_1324_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_69_7_fu_1324_p0) * signed(p_Val2_69_7_fu_1324_p1))), 16));
    p_Val2_70_1_fu_1430_p2 <= std_logic_vector(signed(tmp_317_1_cast_fu_1426_p1) + signed(p_Val2_69_1_reg_3466));
    p_Val2_70_2_fu_1511_p2 <= std_logic_vector(signed(tmp_317_2_cast_fu_1507_p1) + signed(p_Val2_69_2_reg_3481));
    p_Val2_70_3_fu_1592_p2 <= std_logic_vector(signed(tmp_317_3_cast_fu_1588_p1) + signed(p_Val2_69_3_reg_3496));
    p_Val2_70_4_fu_1673_p2 <= std_logic_vector(signed(tmp_317_4_cast_fu_1669_p1) + signed(p_Val2_69_4_reg_3511));
    p_Val2_70_5_fu_1754_p2 <= std_logic_vector(signed(tmp_317_5_cast_fu_1750_p1) + signed(p_Val2_69_5_reg_3526));
    p_Val2_70_6_fu_1835_p2 <= std_logic_vector(signed(tmp_317_6_cast_fu_1831_p1) + signed(p_Val2_69_6_reg_3541));
    p_Val2_70_7_fu_1916_p2 <= std_logic_vector(signed(tmp_317_7_cast_fu_1912_p1) + signed(p_Val2_69_7_reg_3556));
    p_Val2_71_1_fu_1443_p4 <= p_Val2_70_1_fu_1430_p2(13 downto 6);
    p_Val2_71_2_fu_1524_p4 <= p_Val2_70_2_fu_1511_p2(13 downto 6);
    p_Val2_71_3_fu_1605_p4 <= p_Val2_70_3_fu_1592_p2(13 downto 6);
    p_Val2_71_4_fu_1686_p4 <= p_Val2_70_4_fu_1673_p2(13 downto 6);
    p_Val2_71_5_fu_1767_p4 <= p_Val2_70_5_fu_1754_p2(13 downto 6);
    p_Val2_71_6_fu_1848_p4 <= p_Val2_70_6_fu_1835_p2(13 downto 6);
    p_Val2_71_7_fu_1929_p4 <= p_Val2_70_7_fu_1916_p2(13 downto 6);
    p_Val2_72_1_143_fu_2807_p3 <= 
        ap_const_lv8_80 when (underflow_1_reg_3907(0) = '1') else 
        p_Val2_72_1_reg_3620;
    p_Val2_72_1_fu_1464_p2 <= std_logic_vector(unsigned(p_Val2_71_1_fu_1443_p4) + unsigned(tmp_321_1_fu_1453_p1));
    p_Val2_72_2_144_fu_2837_p3 <= 
        ap_const_lv8_80 when (underflow_2_reg_3932(0) = '1') else 
        p_Val2_72_2_reg_3657;
    p_Val2_72_2_fu_1545_p2 <= std_logic_vector(unsigned(p_Val2_71_2_fu_1524_p4) + unsigned(tmp_321_2_fu_1534_p1));
    p_Val2_72_3_145_fu_2867_p3 <= 
        ap_const_lv8_80 when (underflow_3_reg_3957(0) = '1') else 
        p_Val2_72_3_reg_3694;
    p_Val2_72_3_fu_1626_p2 <= std_logic_vector(unsigned(p_Val2_71_3_fu_1605_p4) + unsigned(tmp_321_3_fu_1615_p1));
    p_Val2_72_4_146_fu_2897_p3 <= 
        ap_const_lv8_80 when (underflow_4_reg_3982(0) = '1') else 
        p_Val2_72_4_reg_3731;
    p_Val2_72_4_fu_1707_p2 <= std_logic_vector(unsigned(p_Val2_71_4_fu_1686_p4) + unsigned(tmp_321_4_fu_1696_p1));
    p_Val2_72_5_147_fu_2927_p3 <= 
        ap_const_lv8_80 when (underflow_5_reg_4007(0) = '1') else 
        p_Val2_72_5_reg_3768;
    p_Val2_72_5_fu_1788_p2 <= std_logic_vector(unsigned(p_Val2_71_5_fu_1767_p4) + unsigned(tmp_321_5_fu_1777_p1));
    p_Val2_72_6_148_fu_2957_p3 <= 
        ap_const_lv8_80 when (underflow_6_reg_4032(0) = '1') else 
        p_Val2_72_6_reg_3805;
    p_Val2_72_6_fu_1869_p2 <= std_logic_vector(unsigned(p_Val2_71_6_fu_1848_p4) + unsigned(tmp_321_6_fu_1858_p1));
    p_Val2_72_7_149_fu_2987_p3 <= 
        ap_const_lv8_80 when (underflow_7_reg_4057(0) = '1') else 
        p_Val2_72_7_reg_3842;
    p_Val2_72_7_fu_1950_p2 <= std_logic_vector(unsigned(p_Val2_71_7_fu_1929_p4) + unsigned(tmp_321_7_fu_1939_p1));
    p_Val2_72_mux_1_fu_2801_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_1_reg_3912(0) = '1') else 
        p_Val2_72_1_reg_3620;
    p_Val2_72_mux_2_fu_2831_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_2_reg_3937(0) = '1') else 
        p_Val2_72_2_reg_3657;
    p_Val2_72_mux_3_fu_2861_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_3_reg_3962(0) = '1') else 
        p_Val2_72_3_reg_3694;
    p_Val2_72_mux_4_fu_2891_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_4_reg_3987(0) = '1') else 
        p_Val2_72_4_reg_3731;
    p_Val2_72_mux_5_fu_2921_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_5_reg_4012(0) = '1') else 
        p_Val2_72_5_reg_3768;
    p_Val2_72_mux_6_fu_2951_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_6_reg_4037(0) = '1') else 
        p_Val2_72_6_reg_3805;
    p_Val2_72_mux_7_fu_2981_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_7_reg_4062(0) = '1') else 
        p_Val2_72_7_reg_3842;
    p_Val2_72_mux_fu_2771_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_reg_3887(0) = '1') else 
        p_Val2_9_reg_3583;
    p_Val2_7_fu_1349_p2 <= std_logic_vector(signed(tmp_221_cast_fu_1345_p1) + signed(p_Val2_s_reg_3451));
    p_Val2_8_fu_1362_p4 <= p_Val2_7_fu_1349_p2(13 downto 6);
    p_Val2_9_fu_1383_p2 <= std_logic_vector(unsigned(p_Val2_8_fu_1362_p4) + unsigned(tmp_204_fu_1372_p1));
    p_Val2_s_142_fu_2777_p3 <= 
        ap_const_lv8_80 when (underflow_reg_3882(0) = '1') else 
        p_Val2_9_reg_3583;
    p_Val2_s_fu_1198_p0 <= weight_0_V_q0;
    p_Val2_s_fu_1198_p1 <= OP2_V_fu_1195_p1(8 - 1 downto 0);
    p_Val2_s_fu_1198_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_fu_1198_p0) * signed(p_Val2_s_fu_1198_p1))), 16));
    p_not_i_i_1_fu_2130_p2 <= (deleted_zeros_1_fu_2100_p3 xor ap_const_lv1_1);
    p_not_i_i_2_fu_2227_p2 <= (deleted_zeros_2_fu_2197_p3 xor ap_const_lv1_1);
    p_not_i_i_3_fu_2324_p2 <= (deleted_zeros_3_fu_2294_p3 xor ap_const_lv1_1);
    p_not_i_i_4_fu_2421_p2 <= (deleted_zeros_4_fu_2391_p3 xor ap_const_lv1_1);
    p_not_i_i_5_fu_2518_p2 <= (deleted_zeros_5_fu_2488_p3 xor ap_const_lv1_1);
    p_not_i_i_6_fu_2615_p2 <= (deleted_zeros_6_fu_2585_p3 xor ap_const_lv1_1);
    p_not_i_i_7_fu_2712_p2 <= (deleted_zeros_7_fu_2682_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_2033_p2 <= (deleted_zeros_fu_2003_p3 xor ap_const_lv1_1);
    p_shl10_cast_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_350_fu_1097_p3),7));
    p_shl11_cast_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_351_fu_1109_p3),7));
    p_shl12_cast_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_346_fu_1062_p3),8));
    p_shl13_cast_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_347_fu_1074_p3),8));
    p_shl14_cast_fu_3158_p3 <= (tmp_337_reg_4113 & ap_const_lv4_0);
    p_shl15_cast_fu_3172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_464_fu_3165_p3),11));
    p_shl16_cast_fu_3108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_333_fu_3100_p3),7));
    p_shl17_cast_fu_3120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_334_fu_3112_p3),7));
    p_shl1_cast_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_462_fu_881_p3),11));
    p_shl2_cast_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_816_p3),7));
    p_shl3_cast_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_828_p3),7));
    p_shl4_cast_fu_1004_p3 <= (tmp_343_fu_999_p2 & ap_const_lv4_0);
    p_shl5_cast_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_466_fu_1012_p3),14));
    p_shl6_cast_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_340_fu_969_p3),10));
    p_shl7_cast_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_341_fu_981_p3),10));
    p_shl8_cast_fu_1132_p3 <= (tmp_353_fu_1127_p2 & ap_const_lv4_0);
    p_shl9_cast_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_467_fu_1140_p3),11));
    p_shl_cast_fu_874_p3 <= (tmp_330_reg_3277 & ap_const_lv4_0);
    this_assign_1_1_fu_2813_p3 <= 
        p_Val2_72_mux_1_fu_2801_p3 when (underflow_not_1_fu_2796_p2(0) = '1') else 
        p_Val2_72_1_143_fu_2807_p3;
    this_assign_1_2_fu_2843_p3 <= 
        p_Val2_72_mux_2_fu_2831_p3 when (underflow_not_2_fu_2826_p2(0) = '1') else 
        p_Val2_72_2_144_fu_2837_p3;
    this_assign_1_3_fu_2873_p3 <= 
        p_Val2_72_mux_3_fu_2861_p3 when (underflow_not_3_fu_2856_p2(0) = '1') else 
        p_Val2_72_3_145_fu_2867_p3;
    this_assign_1_4_fu_2903_p3 <= 
        p_Val2_72_mux_4_fu_2891_p3 when (underflow_not_4_fu_2886_p2(0) = '1') else 
        p_Val2_72_4_146_fu_2897_p3;
    this_assign_1_5_fu_2933_p3 <= 
        p_Val2_72_mux_5_fu_2921_p3 when (underflow_not_5_fu_2916_p2(0) = '1') else 
        p_Val2_72_5_147_fu_2927_p3;
    this_assign_1_6_fu_2963_p3 <= 
        p_Val2_72_mux_6_fu_2951_p3 when (underflow_not_6_fu_2946_p2(0) = '1') else 
        p_Val2_72_6_148_fu_2957_p3;
    this_assign_1_7_fu_2993_p3 <= 
        p_Val2_72_mux_7_fu_2981_p3 when (underflow_not_7_fu_2976_p2(0) = '1') else 
        p_Val2_72_7_149_fu_2987_p3;
    this_assign_1_fu_2783_p3 <= 
        p_Val2_72_mux_fu_2771_p3 when (underflow_not_fu_2766_p2(0) = '1') else 
        p_Val2_s_142_fu_2777_p3;
    tmp10_fu_2882_p2 <= (brmerge40_demorgan_i_25_reg_3977 or tmp_330_4_reg_3972);
    tmp11_demorgan_fu_2545_p2 <= (p_38_i_i_5_fu_2513_p2 or brmerge40_demorgan_i_26_fu_2540_p2);
    tmp11_fu_2551_p2 <= (tmp11_demorgan_fu_2545_p2 xor ap_const_lv1_1);
    tmp12_fu_2912_p2 <= (brmerge40_demorgan_i_26_reg_4002 or tmp_330_5_reg_3997);
    tmp13_demorgan_fu_2642_p2 <= (p_38_i_i_6_fu_2610_p2 or brmerge40_demorgan_i_27_fu_2637_p2);
    tmp13_fu_2648_p2 <= (tmp13_demorgan_fu_2642_p2 xor ap_const_lv1_1);
    tmp14_fu_2942_p2 <= (brmerge40_demorgan_i_27_reg_4027 or tmp_330_6_reg_4022);
    tmp15_demorgan_fu_2739_p2 <= (p_38_i_i_7_fu_2707_p2 or brmerge40_demorgan_i_28_fu_2734_p2);
    tmp15_fu_2745_p2 <= (tmp15_demorgan_fu_2739_p2 xor ap_const_lv1_1);
    tmp16_fu_2972_p2 <= (brmerge40_demorgan_i_28_reg_4052 or tmp_330_7_reg_4047);
    tmp1_demorgan_fu_2060_p2 <= (p_38_i_i_fu_2028_p2 or brmerge40_demorgan_i_fu_2055_p2);
    tmp1_fu_2066_p2 <= (tmp1_demorgan_fu_2060_p2 xor ap_const_lv1_1);
    tmp2_fu_2762_p2 <= (brmerge40_demorgan_i_reg_3877 or tmp_207_reg_3872);
    tmp3_demorgan_fu_2157_p2 <= (p_38_i_i_1_fu_2125_p2 or brmerge40_demorgan_i_29_fu_2152_p2);
    tmp3_fu_2163_p2 <= (tmp3_demorgan_fu_2157_p2 xor ap_const_lv1_1);
    tmp4_fu_2792_p2 <= (brmerge40_demorgan_i_29_reg_3902 or tmp_330_1_reg_3897);
    tmp5_demorgan_fu_2254_p2 <= (p_38_i_i_2_fu_2222_p2 or brmerge40_demorgan_i_23_fu_2249_p2);
    tmp5_fu_2260_p2 <= (tmp5_demorgan_fu_2254_p2 xor ap_const_lv1_1);
    tmp6_fu_2822_p2 <= (brmerge40_demorgan_i_23_reg_3927 or tmp_330_2_reg_3922);
    tmp7_demorgan_fu_2351_p2 <= (p_38_i_i_3_fu_2319_p2 or brmerge40_demorgan_i_24_fu_2346_p2);
    tmp7_fu_2357_p2 <= (tmp7_demorgan_fu_2351_p2 xor ap_const_lv1_1);
    tmp8_fu_2852_p2 <= (brmerge40_demorgan_i_24_reg_3952 or tmp_330_3_reg_3947);
    tmp9_demorgan_fu_2448_p2 <= (p_38_i_i_4_fu_2416_p2 or brmerge40_demorgan_i_25_fu_2443_p2);
    tmp9_fu_2454_p2 <= (tmp9_demorgan_fu_2448_p2 xor ap_const_lv1_1);
    tmp_196_mid2_cast_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_196_mid2_fu_852_p3),7));
    tmp_196_mid2_fu_852_p3 <= 
        h_19_fu_846_p2 when (exitcond44_mid_reg_3247(0) = '1') else 
        h_mid_fu_783_p3;
    tmp_197_cast1_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_622),11));
    tmp_197_cast_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_622),14));
    tmp_198_cast_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter1_w_mid2_reg_3252),11));
    tmp_199_mid2_cast_fu_3143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_199_mid2_fu_3136_p3),7));
    tmp_199_mid2_fu_3136_p3 <= 
        h_9_fu_3130_p2 when (exitcond_mid_reg_4082(0) = '1') else 
        h5_mid_fu_3072_p3;
    tmp_200_cast_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_634),8));
    tmp_201_cast_fu_3182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp1_iter1_w6_mid2_reg_4087),11));
    tmp_203_fu_1338_p3 <= (buffer1_1_24_16x16_p_39_reg_3456 & ap_const_lv6_0);
    tmp_204_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_469_reg_3461),8));
    tmp_205_fu_1397_p2 <= (tmp_471_fu_1389_p3 xor ap_const_lv1_1);
    tmp_206_fu_2010_p2 <= (tmp_472_fu_1986_p3 xor ap_const_lv1_1);
    tmp_207_fu_2044_p2 <= (tmp_468_reg_3576 xor ap_const_lv1_1);
        tmp_221_cast_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_203_fu_1338_p3),16));

        tmp_317_1_cast_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_1_fu_1419_p3),16));

    tmp_317_1_fu_1419_p3 <= (buffer1_1_24_16x16_p_40_reg_3471 & ap_const_lv6_0);
        tmp_317_2_cast_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_2_fu_1500_p3),16));

    tmp_317_2_fu_1500_p3 <= (buffer1_1_24_16x16_p_41_reg_3486 & ap_const_lv6_0);
        tmp_317_3_cast_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_3_fu_1581_p3),16));

    tmp_317_3_fu_1581_p3 <= (buffer1_1_24_16x16_p_42_reg_3501 & ap_const_lv6_0);
        tmp_317_4_cast_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_4_fu_1662_p3),16));

    tmp_317_4_fu_1662_p3 <= (buffer1_1_24_16x16_p_43_reg_3516 & ap_const_lv6_0);
        tmp_317_5_cast_fu_1750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_5_fu_1743_p3),16));

    tmp_317_5_fu_1743_p3 <= (buffer1_1_24_16x16_p_44_reg_3531 & ap_const_lv6_0);
        tmp_317_6_cast_fu_1831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_6_fu_1824_p3),16));

    tmp_317_6_fu_1824_p3 <= (buffer1_1_24_16x16_p_45_reg_3546 & ap_const_lv6_0);
        tmp_317_7_cast_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_317_7_fu_1905_p3),16));

    tmp_317_7_fu_1905_p3 <= (buffer1_1_24_16x16_p_46_reg_3561 & ap_const_lv6_0);
    tmp_321_1_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_474_reg_3476),8));
    tmp_321_2_fu_1534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_479_reg_3491),8));
    tmp_321_3_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_484_reg_3506),8));
    tmp_321_4_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_489_reg_3521),8));
    tmp_321_5_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_494_reg_3536),8));
    tmp_321_6_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_499_reg_3551),8));
    tmp_321_7_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_504_reg_3566),8));
    tmp_325_1_fu_1478_p2 <= (tmp_476_fu_1470_p3 xor ap_const_lv1_1);
    tmp_325_2_fu_1559_p2 <= (tmp_481_fu_1551_p3 xor ap_const_lv1_1);
    tmp_325_3_fu_1640_p2 <= (tmp_486_fu_1632_p3 xor ap_const_lv1_1);
    tmp_325_4_fu_1721_p2 <= (tmp_491_fu_1713_p3 xor ap_const_lv1_1);
    tmp_325_5_fu_1802_p2 <= (tmp_496_fu_1794_p3 xor ap_const_lv1_1);
    tmp_325_6_fu_1883_p2 <= (tmp_501_fu_1875_p3 xor ap_const_lv1_1);
    tmp_325_7_fu_1964_p2 <= (tmp_506_fu_1956_p3 xor ap_const_lv1_1);
    tmp_328_1_fu_2107_p2 <= (tmp_477_fu_2083_p3 xor ap_const_lv1_1);
    tmp_328_2_fu_2204_p2 <= (tmp_482_fu_2180_p3 xor ap_const_lv1_1);
    tmp_328_3_fu_2301_p2 <= (tmp_487_fu_2277_p3 xor ap_const_lv1_1);
    tmp_328_4_fu_2398_p2 <= (tmp_492_fu_2374_p3 xor ap_const_lv1_1);
    tmp_328_5_fu_2495_p2 <= (tmp_497_fu_2471_p3 xor ap_const_lv1_1);
    tmp_328_6_fu_2592_p2 <= (tmp_502_fu_2568_p3 xor ap_const_lv1_1);
    tmp_328_7_fu_2689_p2 <= (tmp_507_fu_2665_p3 xor ap_const_lv1_1);
    tmp_328_fu_840_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_836_p1) + unsigned(p_shl2_cast_fu_824_p1));
    tmp_329_fu_749_p2 <= (exitcond44_mid_fu_743_p2 or exitcond_flatten11_fu_725_p2);
    tmp_330_1_fu_2141_p2 <= (tmp_473_reg_3613 xor ap_const_lv1_1);
    tmp_330_2_fu_2238_p2 <= (tmp_478_reg_3650 xor ap_const_lv1_1);
    tmp_330_3_fu_2335_p2 <= (tmp_483_reg_3687 xor ap_const_lv1_1);
    tmp_330_4_fu_2432_p2 <= (tmp_488_reg_3724 xor ap_const_lv1_1);
    tmp_330_5_fu_2529_p2 <= (tmp_493_reg_3761 xor ap_const_lv1_1);
    tmp_330_6_fu_2626_p2 <= (tmp_498_reg_3798 xor ap_const_lv1_1);
    tmp_330_7_fu_2723_p2 <= (tmp_503_reg_3835 xor ap_const_lv1_1);
    tmp_330_fu_863_p2 <= std_logic_vector(unsigned(tmp_328_fu_840_p2) + unsigned(tmp_196_mid2_cast_fu_859_p1));
    tmp_331_fu_892_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_888_p1) + unsigned(p_shl_cast_fu_874_p3));
    tmp_332_fu_901_p2 <= std_logic_vector(unsigned(tmp_331_fu_892_p2) + unsigned(tmp_198_cast_fu_898_p1));
    tmp_333_fu_3100_p3 <= (newIndex12_mid2_v_fu_3090_p4 & ap_const_lv4_0);
    tmp_334_fu_3112_p3 <= (newIndex12_mid2_v_fu_3090_p4 & ap_const_lv1_0);
    tmp_335_fu_3124_p2 <= std_logic_vector(unsigned(p_shl17_cast_fu_3120_p1) + unsigned(p_shl16_cast_fu_3108_p1));
    tmp_336_fu_3038_p2 <= (exitcond_mid_fu_3032_p2 or exitcond_flatten13_fu_3014_p2);
    tmp_337_fu_3147_p2 <= std_logic_vector(unsigned(tmp_335_fu_3124_p2) + unsigned(tmp_199_mid2_cast_fu_3143_p1));
    tmp_338_fu_3176_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_3172_p1) + unsigned(p_shl14_cast_fu_3158_p3));
    tmp_339_fu_3185_p2 <= std_logic_vector(unsigned(tmp_338_fu_3176_p2) + unsigned(tmp_201_cast_fu_3182_p1));
    tmp_340_fu_969_p3 <= (ci_reg_634 & ap_const_lv4_0);
    tmp_341_fu_981_p3 <= (ci_reg_634 & ap_const_lv1_0);
    tmp_342_fu_993_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_977_p1) + unsigned(p_shl7_cast_fu_989_p1));
    tmp_343_fu_999_p2 <= std_logic_vector(unsigned(tmp_cast_reg_3302) + unsigned(tmp_342_fu_993_p2));
    tmp_344_fu_1024_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_1004_p3) + unsigned(p_shl5_cast_fu_1020_p1));
    tmp_345_fu_1030_p2 <= std_logic_vector(unsigned(tmp_197_cast_reg_3315) + unsigned(tmp_344_fu_1024_p2));
    tmp_346_fu_1062_p3 <= (newIndex_fu_1052_p4 & ap_const_lv5_0);
    tmp_347_fu_1074_p3 <= (newIndex_fu_1052_p4 & ap_const_lv3_0);
    tmp_348_fu_1086_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1070_p1) - unsigned(p_shl13_cast_fu_1082_p1));
    tmp_349_fu_1092_p2 <= std_logic_vector(unsigned(tmp_200_cast_reg_3333) + unsigned(tmp_348_fu_1086_p2));
    tmp_350_fu_1097_p3 <= (newIndex_fu_1052_p4 & ap_const_lv4_0);
    tmp_351_fu_1109_p3 <= (newIndex_fu_1052_p4 & ap_const_lv1_0);
    tmp_352_fu_1121_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1105_p1) + unsigned(p_shl11_cast_fu_1117_p1));
    tmp_353_fu_1127_p2 <= std_logic_vector(unsigned(tmp_cast5_reg_3297) + unsigned(tmp_352_fu_1121_p2));
    tmp_354_fu_1152_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1132_p3) + unsigned(p_shl9_cast_fu_1148_p1));
    tmp_355_fu_1158_p2 <= std_logic_vector(unsigned(tmp_197_cast1_reg_3310) + unsigned(tmp_354_fu_1152_p2));
    tmp_388_cast_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_332_fu_901_p2),64));
    tmp_397_cast_fu_3191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_339_fu_3185_p2),64));
    tmp_405_cast_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_345_fu_1030_p2),64));
        tmp_409_cast_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_349_reg_3351),64));

    tmp_417_cast_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_355_reg_3356),64));
    tmp_461_fu_802_p1 <= tmp_mid2_v_fu_790_p3(3 - 1 downto 0);
    tmp_462_fu_881_p3 <= (tmp_330_reg_3277 & ap_const_lv1_0);
    tmp_463_fu_3086_p1 <= arrayNo_mid2_v_fu_3079_p3(3 - 1 downto 0);
    tmp_464_fu_3165_p3 <= (tmp_337_reg_4113 & ap_const_lv1_0);
    tmp_465_fu_3224_p3 <= tmp_208_fu_3203_p10(7 downto 7);
    tmp_466_fu_1012_p3 <= (tmp_343_fu_999_p2 & ap_const_lv1_0);
    tmp_467_fu_1140_p3 <= (tmp_353_fu_1127_p2 & ap_const_lv1_0);
    tmp_470_fu_1375_p3 <= p_Val2_7_fu_1349_p2(13 downto 13);
    tmp_471_fu_1389_p3 <= p_Val2_9_fu_1383_p2(7 downto 7);
    tmp_472_fu_1986_p3 <= p_Val2_7_reg_3571(14 downto 14);
    tmp_475_fu_1456_p3 <= p_Val2_70_1_fu_1430_p2(13 downto 13);
    tmp_476_fu_1470_p3 <= p_Val2_72_1_fu_1464_p2(7 downto 7);
    tmp_477_fu_2083_p3 <= p_Val2_70_1_reg_3608(14 downto 14);
    tmp_480_fu_1537_p3 <= p_Val2_70_2_fu_1511_p2(13 downto 13);
    tmp_481_fu_1551_p3 <= p_Val2_72_2_fu_1545_p2(7 downto 7);
    tmp_482_fu_2180_p3 <= p_Val2_70_2_reg_3645(14 downto 14);
    tmp_485_fu_1618_p3 <= p_Val2_70_3_fu_1592_p2(13 downto 13);
    tmp_486_fu_1632_p3 <= p_Val2_72_3_fu_1626_p2(7 downto 7);
    tmp_487_fu_2277_p3 <= p_Val2_70_3_reg_3682(14 downto 14);
    tmp_490_fu_1699_p3 <= p_Val2_70_4_fu_1673_p2(13 downto 13);
    tmp_491_fu_1713_p3 <= p_Val2_72_4_fu_1707_p2(7 downto 7);
    tmp_492_fu_2374_p3 <= p_Val2_70_4_reg_3719(14 downto 14);
    tmp_495_fu_1780_p3 <= p_Val2_70_5_fu_1754_p2(13 downto 13);
    tmp_496_fu_1794_p3 <= p_Val2_72_5_fu_1788_p2(7 downto 7);
    tmp_497_fu_2471_p3 <= p_Val2_70_5_reg_3756(14 downto 14);
    tmp_500_fu_1861_p3 <= p_Val2_70_6_fu_1835_p2(13 downto 13);
    tmp_501_fu_1875_p3 <= p_Val2_72_6_fu_1869_p2(7 downto 7);
    tmp_502_fu_2568_p3 <= p_Val2_70_6_reg_3793(14 downto 14);
    tmp_505_fu_1942_p3 <= p_Val2_70_7_fu_1916_p2(13 downto 13);
    tmp_506_fu_1956_p3 <= p_Val2_72_7_fu_1950_p2(7 downto 7);
    tmp_507_fu_2665_p3 <= p_Val2_70_7_reg_3830(14 downto 14);
    tmp_cast5_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_610),7));
    tmp_cast_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_610),10));
    tmp_fu_816_p3 <= (newIndex10_mid2_v_fu_806_p4 & ap_const_lv4_0);
    tmp_mid2_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid2_v_fu_790_p3),64));
    tmp_mid2_v_fu_790_p3 <= 
        co_21_fu_777_p2 when (exitcond_flatten11_reg_3241(0) = '1') else 
        co_phi_fu_568_p4;
    tmp_s_fu_828_p3 <= (newIndex10_mid2_v_fu_806_p4 & ap_const_lv1_0);
    underflow_1_fu_2169_p2 <= (tmp_473_reg_3613 and tmp3_fu_2163_p2);
    underflow_2_fu_2266_p2 <= (tmp_478_reg_3650 and tmp5_fu_2260_p2);
    underflow_3_fu_2363_p2 <= (tmp_483_reg_3687 and tmp7_fu_2357_p2);
    underflow_4_fu_2460_p2 <= (tmp_488_reg_3724 and tmp9_fu_2454_p2);
    underflow_5_fu_2557_p2 <= (tmp_493_reg_3761 and tmp11_fu_2551_p2);
    underflow_6_fu_2654_p2 <= (tmp_498_reg_3798 and tmp13_fu_2648_p2);
    underflow_7_fu_2751_p2 <= (tmp_503_reg_3835 and tmp15_fu_2745_p2);
    underflow_fu_2072_p2 <= (tmp_468_reg_3576 and tmp1_fu_2066_p2);
    underflow_not_1_fu_2796_p2 <= (tmp4_fu_2792_p2 or p_38_i_i_1_reg_3892);
    underflow_not_2_fu_2826_p2 <= (tmp6_fu_2822_p2 or p_38_i_i_2_reg_3917);
    underflow_not_3_fu_2856_p2 <= (tmp8_fu_2852_p2 or p_38_i_i_3_reg_3942);
    underflow_not_4_fu_2886_p2 <= (tmp10_fu_2882_p2 or p_38_i_i_4_reg_3967);
    underflow_not_5_fu_2916_p2 <= (tmp12_fu_2912_p2 or p_38_i_i_5_reg_3992);
    underflow_not_6_fu_2946_p2 <= (tmp14_fu_2942_p2 or p_38_i_i_6_reg_4017);
    underflow_not_7_fu_2976_p2 <= (tmp16_fu_2972_p2 or p_38_i_i_7_reg_4042);
    underflow_not_fu_2766_p2 <= (tmp2_fu_2762_p2 or p_38_i_i_reg_3867);
    w6_mid2_fu_3044_p3 <= 
        ap_const_lv5_1 when (tmp_336_fu_3038_p2(0) = '1') else 
        w6_phi_fu_706_p4;

    w6_phi_fu_706_p4_assign_proc : process(w6_reg_702, exitcond_flatten12_reg_4067, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, w_24_fu_3153_p2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten12_reg_4067) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            w6_phi_fu_706_p4 <= w_24_fu_3153_p2;
        else 
            w6_phi_fu_706_p4 <= w6_reg_702;
        end if; 
    end process;

    w_22_fu_869_p2 <= std_logic_vector(unsigned(w_mid2_reg_3252) + unsigned(ap_const_lv5_1));
    w_23_fu_1040_p2 <= std_logic_vector(unsigned(w2_reg_622) + unsigned(ap_const_lv5_1));
    w_24_fu_3153_p2 <= std_logic_vector(unsigned(w6_mid2_reg_4087) + unsigned(ap_const_lv5_1));
    w_mid2_fu_755_p3 <= 
        ap_const_lv5_1 when (tmp_329_fu_749_p2(0) = '1') else 
        w_phi_fu_603_p4;

    w_phi_fu_603_p4_assign_proc : process(w_reg_599, exitcond_flatten_reg_3232, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, w_22_fu_869_p2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_3232 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            w_phi_fu_603_p4 <= w_22_fu_869_p2;
        else 
            w_phi_fu_603_p4 <= w_reg_599;
        end if; 
    end process;

    weight_0_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= tmp_409_cast_fu_1169_p1(7 - 1 downto 0);

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
