// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resize_nearest_array_ap_fixed_4u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        image_V_data_0_V_dout,
        image_V_data_0_V_empty_n,
        image_V_data_0_V_read,
        image_V_data_1_V_dout,
        image_V_data_1_V_empty_n,
        image_V_data_1_V_read,
        image_V_data_2_V_dout,
        image_V_data_2_V_empty_n,
        image_V_data_2_V_read,
        image_V_data_3_V_dout,
        image_V_data_3_V_empty_n,
        image_V_data_3_V_read,
        resized_V_data_0_V_din,
        resized_V_data_0_V_full_n,
        resized_V_data_0_V_write,
        resized_V_data_1_V_din,
        resized_V_data_1_V_full_n,
        resized_V_data_1_V_write,
        resized_V_data_2_V_din,
        resized_V_data_2_V_full_n,
        resized_V_data_2_V_write,
        resized_V_data_3_V_din,
        resized_V_data_3_V_full_n,
        resized_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] image_V_data_0_V_dout;
input   image_V_data_0_V_empty_n;
output   image_V_data_0_V_read;
input  [31:0] image_V_data_1_V_dout;
input   image_V_data_1_V_empty_n;
output   image_V_data_1_V_read;
input  [31:0] image_V_data_2_V_dout;
input   image_V_data_2_V_empty_n;
output   image_V_data_2_V_read;
input  [31:0] image_V_data_3_V_dout;
input   image_V_data_3_V_empty_n;
output   image_V_data_3_V_read;
output  [31:0] resized_V_data_0_V_din;
input   resized_V_data_0_V_full_n;
output   resized_V_data_0_V_write;
output  [31:0] resized_V_data_1_V_din;
input   resized_V_data_1_V_full_n;
output   resized_V_data_1_V_write;
output  [31:0] resized_V_data_2_V_din;
input   resized_V_data_2_V_full_n;
output   resized_V_data_2_V_write;
output  [31:0] resized_V_data_3_V_din;
input   resized_V_data_3_V_full_n;
output   resized_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg image_V_data_0_V_read;
reg image_V_data_1_V_read;
reg image_V_data_2_V_read;
reg image_V_data_3_V_read;
reg[31:0] resized_V_data_0_V_din;
reg resized_V_data_0_V_write;
reg[31:0] resized_V_data_1_V_din;
reg resized_V_data_1_V_write;
reg[31:0] resized_V_data_2_V_din;
reg resized_V_data_2_V_write;
reg[31:0] resized_V_data_3_V_din;
reg resized_V_data_3_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    image_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln54_reg_127;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg    image_V_data_1_V_blk_n;
reg    image_V_data_2_V_blk_n;
reg    image_V_data_3_V_blk_n;
reg    resized_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    resized_V_data_1_V_blk_n;
reg    resized_V_data_2_V_blk_n;
reg    resized_V_data_3_V_blk_n;
reg   [2:0] h_0_reg_84;
wire   [0:0] icmp_ln54_fu_115_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    io_acc_block_signal_op71;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] h_fu_121_p2;
reg   [2:0] h_reg_131;
reg   [31:0] tmp_data_0_V_reg_136;
wire    io_acc_block_signal_op34;
wire    io_acc_block_signal_op39;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] tmp_data_1_V_reg_141;
reg   [31:0] tmp_data_2_V_reg_146;
reg   [31:0] tmp_data_3_V_reg_151;
reg   [31:0] tmp_data_0_V_23_reg_156;
wire    io_acc_block_signal_op41;
wire    io_acc_block_signal_op46;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] tmp_data_1_V_23_reg_161;
reg   [31:0] tmp_data_2_V_23_reg_166;
reg   [31:0] tmp_data_3_V_23_reg_171;
reg   [31:0] tmp_data_0_V_24_reg_176;
wire    io_acc_block_signal_op48;
wire    io_acc_block_signal_op53;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] tmp_data_1_V_24_reg_181;
reg   [31:0] tmp_data_2_V_24_reg_186;
reg   [31:0] tmp_data_3_V_24_reg_191;
reg   [31:0] tmp_data_0_V_25_reg_196;
wire    io_acc_block_signal_op55;
wire    io_acc_block_signal_op60;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] tmp_data_1_V_25_reg_201;
reg   [31:0] tmp_data_2_V_25_reg_206;
reg   [31:0] tmp_data_3_V_25_reg_211;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    io_acc_block_signal_op68;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_subdone;
reg   [2:0] ap_phi_mux_h_0_phi_fu_88_p4;
reg    ap_block_pp0_stage1_01001;
wire    io_acc_block_signal_op40;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
wire    io_acc_block_signal_op47;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
wire    io_acc_block_signal_op54;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
wire    io_acc_block_signal_op61;
reg    ap_block_state10_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_01001;
wire    io_acc_block_signal_op62;
reg    ap_block_state11_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_01001;
wire    io_acc_block_signal_op63;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_01001;
wire    io_acc_block_signal_op64;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_01001;
wire    io_acc_block_signal_op65;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_01001;
wire    io_acc_block_signal_op66;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_01001;
wire    io_acc_block_signal_op67;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_state19;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0))) begin
        h_0_reg_84 <= h_reg_131;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        h_0_reg_84 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_reg_131 <= h_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln54_reg_127 <= icmp_ln54_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0))) begin
        tmp_data_0_V_23_reg_156 <= image_V_data_0_V_dout;
        tmp_data_1_V_23_reg_161 <= image_V_data_1_V_dout;
        tmp_data_2_V_23_reg_166 <= image_V_data_2_V_dout;
        tmp_data_3_V_23_reg_171 <= image_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0))) begin
        tmp_data_0_V_24_reg_176 <= image_V_data_0_V_dout;
        tmp_data_1_V_24_reg_181 <= image_V_data_1_V_dout;
        tmp_data_2_V_24_reg_186 <= image_V_data_2_V_dout;
        tmp_data_3_V_24_reg_191 <= image_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0))) begin
        tmp_data_0_V_25_reg_196 <= image_V_data_0_V_dout;
        tmp_data_1_V_25_reg_201 <= image_V_data_1_V_dout;
        tmp_data_2_V_25_reg_206 <= image_V_data_2_V_dout;
        tmp_data_3_V_25_reg_211 <= image_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0))) begin
        tmp_data_0_V_reg_136 <= image_V_data_0_V_dout;
        tmp_data_1_V_reg_141 <= image_V_data_1_V_dout;
        tmp_data_2_V_reg_146 <= image_V_data_2_V_dout;
        tmp_data_3_V_reg_151 <= image_V_data_3_V_dout;
    end
end

always @ (*) begin
    if ((icmp_ln54_fu_115_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0))) begin
        ap_phi_mux_h_0_phi_fu_88_p4 = h_reg_131;
    end else begin
        ap_phi_mux_h_0_phi_fu_88_p4 = h_0_reg_84;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_0_V_blk_n = image_V_data_0_V_empty_n;
    end else begin
        image_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_0_V_read = 1'b1;
    end else begin
        image_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_1_V_blk_n = image_V_data_1_V_empty_n;
    end else begin
        image_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_1_V_read = 1'b1;
    end else begin
        image_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_2_V_blk_n = image_V_data_2_V_empty_n;
    end else begin
        image_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_2_V_read = 1'b1;
    end else begin
        image_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_3_V_blk_n = image_V_data_3_V_empty_n;
    end else begin
        image_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        image_V_data_3_V_read = 1'b1;
    end else begin
        image_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_blk_n = resized_V_data_0_V_full_n;
    end else begin
        resized_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_din = tmp_data_0_V_25_reg_196;
    end else if ((((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_din = tmp_data_0_V_24_reg_176;
    end else if ((((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_din = tmp_data_0_V_23_reg_156;
    end else if ((((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_din = tmp_data_0_V_reg_136;
    end else if ((((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_din = image_V_data_0_V_dout;
    end else begin
        resized_V_data_0_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_0_V_write = 1'b1;
    end else begin
        resized_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_blk_n = resized_V_data_1_V_full_n;
    end else begin
        resized_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_din = tmp_data_1_V_25_reg_201;
    end else if ((((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_din = tmp_data_1_V_24_reg_181;
    end else if ((((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_din = tmp_data_1_V_23_reg_161;
    end else if ((((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_din = tmp_data_1_V_reg_141;
    end else if ((((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_din = image_V_data_1_V_dout;
    end else begin
        resized_V_data_1_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_1_V_write = 1'b1;
    end else begin
        resized_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_blk_n = resized_V_data_2_V_full_n;
    end else begin
        resized_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_din = tmp_data_2_V_25_reg_206;
    end else if ((((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_din = tmp_data_2_V_24_reg_186;
    end else if ((((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_din = tmp_data_2_V_23_reg_166;
    end else if ((((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_din = tmp_data_2_V_reg_146;
    end else if ((((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_din = image_V_data_2_V_dout;
    end else begin
        resized_V_data_2_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_2_V_write = 1'b1;
    end else begin
        resized_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_blk_n = resized_V_data_3_V_full_n;
    end else begin
        resized_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_din = tmp_data_3_V_25_reg_211;
    end else if ((((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_din = tmp_data_3_V_24_reg_191;
    end else if ((((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_din = tmp_data_3_V_23_reg_171;
    end else if ((((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_din = tmp_data_3_V_reg_151;
    end else if ((((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_din = image_V_data_3_V_dout;
    end else begin
        resized_V_data_3_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln54_reg_127 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln54_reg_127 == 1'd0)))) begin
        resized_V_data_3_V_write = 1'b1;
    end else begin
        resized_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln54_fu_115_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln54_fu_115_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((io_acc_block_signal_op71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((io_acc_block_signal_op71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((io_acc_block_signal_op71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((io_acc_block_signal_op63 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((io_acc_block_signal_op63 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((io_acc_block_signal_op63 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((io_acc_block_signal_op64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((io_acc_block_signal_op64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((io_acc_block_signal_op64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((io_acc_block_signal_op65 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((io_acc_block_signal_op65 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((io_acc_block_signal_op65 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = ((io_acc_block_signal_op66 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((io_acc_block_signal_op66 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((io_acc_block_signal_op66 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((io_acc_block_signal_op67 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((io_acc_block_signal_op67 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((io_acc_block_signal_op67 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = ((io_acc_block_signal_op68 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((io_acc_block_signal_op68 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((io_acc_block_signal_op68 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op39 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op34 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op39 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op34 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op39 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op34 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((io_acc_block_signal_op40 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((io_acc_block_signal_op40 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((io_acc_block_signal_op40 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op46 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op41 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op46 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op41 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op46 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op41 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((io_acc_block_signal_op47 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((io_acc_block_signal_op47 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((io_acc_block_signal_op47 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op53 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op48 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op53 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op48 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op53 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op48 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((io_acc_block_signal_op54 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((io_acc_block_signal_op54 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((io_acc_block_signal_op54 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op60 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op55 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op60 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op55 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((io_acc_block_signal_op60 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op55 == 1'b0) & (icmp_ln54_reg_127 == 1'd0))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((io_acc_block_signal_op61 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((io_acc_block_signal_op61 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((io_acc_block_signal_op61 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((io_acc_block_signal_op62 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((io_acc_block_signal_op62 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((io_acc_block_signal_op62 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = ((io_acc_block_signal_op61 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = ((io_acc_block_signal_op62 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = ((io_acc_block_signal_op63 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((io_acc_block_signal_op64 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((io_acc_block_signal_op65 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((io_acc_block_signal_op66 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((io_acc_block_signal_op67 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((io_acc_block_signal_op68 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = ((io_acc_block_signal_op71 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((io_acc_block_signal_op39 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op34 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((io_acc_block_signal_op40 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((io_acc_block_signal_op46 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op41 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = ((io_acc_block_signal_op47 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((io_acc_block_signal_op53 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op48 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = ((io_acc_block_signal_op54 == 1'b0) & (icmp_ln54_reg_127 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((io_acc_block_signal_op60 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)) | ((io_acc_block_signal_op55 == 1'b0) & (icmp_ln54_reg_127 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign h_fu_121_p2 = (ap_phi_mux_h_0_phi_fu_88_p4 + 3'd1);

assign icmp_ln54_fu_115_p2 = ((ap_phi_mux_h_0_phi_fu_88_p4 == 3'd4) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op34 = (image_V_data_3_V_empty_n & image_V_data_2_V_empty_n & image_V_data_1_V_empty_n & image_V_data_0_V_empty_n);

assign io_acc_block_signal_op39 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op40 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op41 = (image_V_data_3_V_empty_n & image_V_data_2_V_empty_n & image_V_data_1_V_empty_n & image_V_data_0_V_empty_n);

assign io_acc_block_signal_op46 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op47 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op48 = (image_V_data_3_V_empty_n & image_V_data_2_V_empty_n & image_V_data_1_V_empty_n & image_V_data_0_V_empty_n);

assign io_acc_block_signal_op53 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op54 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op55 = (image_V_data_3_V_empty_n & image_V_data_2_V_empty_n & image_V_data_1_V_empty_n & image_V_data_0_V_empty_n);

assign io_acc_block_signal_op60 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op61 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op62 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op63 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op64 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op65 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op66 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op67 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op68 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign io_acc_block_signal_op71 = (resized_V_data_3_V_full_n & resized_V_data_2_V_full_n & resized_V_data_1_V_full_n & resized_V_data_0_V_full_n);

assign start_out = real_start;

endmodule //resize_nearest_array_ap_fixed_4u_config13_s
