<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Python-on-a-chip: src/platform/pic24/common/pic24_clockfreq.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_ff1f71d793b0515fd7dbd2b1cc3fec2f.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_2c625301b0ca3cea9e351d6d9d508db6.html">platform</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c9bf31d8fd1519586bf3b2a638186d26.html">pic24</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_9c17c7b69ed2a6918c13a936796c722f.html">common</a>
  </div>
</div>
<div class="contents">
<h1>pic24_clockfreq.c</h1><a href="pic24__clockfreq_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * "Copyright (c) 2008 Robert B. Reese, Bryan A. Jones, J. W. Bruce ("AUTHORS")"</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> * (R. Reese, reese_AT_ece.msstate.edu, Mississippi State University)</span>
<a name="l00005"></a>00005 <span class="comment"> * (B. A. Jones, bjones_AT_ece.msstate.edu, Mississippi State University)</span>
<a name="l00006"></a>00006 <span class="comment"> * (J. W. Bruce, jwbruce_AT_ece.msstate.edu, Mississippi State University)</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * Permission to use, copy, modify, and distribute this software and its</span>
<a name="l00009"></a>00009 <span class="comment"> * documentation for any purpose, without fee, and without written agreement is</span>
<a name="l00010"></a>00010 <span class="comment"> * hereby granted, provided that the above copyright notice, the following</span>
<a name="l00011"></a>00011 <span class="comment"> * two paragraphs and the authors appear in all copies of this software.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> * IN NO EVENT SHALL THE "AUTHORS" BE LIABLE TO ANY PARTY FOR</span>
<a name="l00014"></a>00014 <span class="comment"> * DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT</span>
<a name="l00015"></a>00015 <span class="comment"> * OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF THE "AUTHORS"</span>
<a name="l00016"></a>00016 <span class="comment"> * HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * THE "AUTHORS" SPECIFICALLY DISCLAIMS ANY WARRANTIES,</span>
<a name="l00019"></a>00019 <span class="comment"> * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY</span>
<a name="l00020"></a>00020 <span class="comment"> * AND FITNESS FOR A PARTICULAR PURPOSE.  THE SOFTWARE PROVIDED HEREUNDER IS</span>
<a name="l00021"></a>00021 <span class="comment"> * ON AN "AS IS" BASIS, AND THE "AUTHORS" HAS NO OBLIGATION TO</span>
<a name="l00022"></a>00022 <span class="comment"> * PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS."</span>
<a name="l00023"></a>00023 <span class="comment"> *</span>
<a name="l00024"></a>00024 <span class="comment"> * Please maintain this header in its entirety when copying/modifying</span>
<a name="l00025"></a>00025 <span class="comment"> * these files.</span>
<a name="l00026"></a>00026 <span class="comment"> *</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="comment">// Documentation for this file. If the \file tag isn't present,</span>
<a name="l00033"></a>00033 <span class="comment">// this file won't be documented.</span>
<a name="l00067"></a>00067 <span class="comment"></span><span class="preprocessor">#include "<a class="code" href="pic24__all_8h.html">pic24_all.h</a>"</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="preprocessor">#if !USE_CLOCK_TIMEOUT</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="comment">//empty functions</span>
<a name="l00071"></a>00071 <span class="keywordtype">void</span> checkClockTimeout(<span class="keywordtype">void</span>) {
<a name="l00072"></a>00072 }
<a name="l00073"></a>00073 <span class="preprocessor">#else</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/* </span>
<a name="l00075"></a>00075 <span class="comment">The purpose of the clock timeout functions is</span>
<a name="l00076"></a>00076 <span class="comment">output a meaningful error in case the clock switch</span>
<a name="l00077"></a>00077 <span class="comment">does not occur.  </span>
<a name="l00078"></a>00078 <span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment">*/</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define CLOCKTIMEOUT_MAX 200000L</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if  ( defined(__PIC24H__) || defined(__dsPIC33F__) )</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define FRC_FCY 40000000L</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#elif ( defined(__PIC24F__) || defined(__PIC24FK__) )</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define FRC_FCY 16000000L</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#error Unknown processor.</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define FRC_BRGH 0</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="keyword">static</span> <span class="keywordtype">void</span> configFrcUART(<span class="keywordtype">void</span>) {
<a name="l00092"></a>00092   <span class="keywordtype">float</span> f_brg;
<a name="l00093"></a>00093   <a class="code" href="pic24__generic_8h.html#4a2b22a29dec0305e3f9cbc69d0ff414">uint16</a> UxBRG;
<a name="l00094"></a>00094   <span class="comment">// First, switch to a known-good clock</span>
<a name="l00095"></a>00095 <span class="preprocessor">#if ( defined(__PIC24H__) || defined(__dsPIC33F__) )</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>  configClockFRCPLL_FCY40MHz();
<a name="l00097"></a>00097 <span class="preprocessor">#elif ( defined(__PIC24F__) || defined(__PIC24FK__) )</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>  <span class="comment">//safe choice: FCY=16 MHz, FRC+PLL</span>
<a name="l00099"></a>00099   configClockFRCPLL_FCY16MHz();
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#error Unknown processor</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104   <span class="comment">// Second, get UART I/O pins mapped and general config done.</span>
<a name="l00105"></a>00105   <a class="code" href="pic24__serial_8c.html#64b4e643717872e6947c9da58a3831d2">configDefaultUART</a>(<a class="code" href="pic24__libconfig_8h.html#ffa2c3ad646ea14cf1a034c341caf19c">DEFAULT_BAUDRATE</a>);
<a name="l00106"></a>00106   <span class="comment">// BRG register is probably wrong since not using defined FCY. Fix it.</span>
<a name="l00107"></a>00107 <span class="preprocessor">#if (FRC_BRGH == 0)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>  f_brg = (((float) FRC_FCY)/((float) <a class="code" href="pic24__libconfig_8h.html#ffa2c3ad646ea14cf1a034c341caf19c">DEFAULT_BAUDRATE</a>)/16.0) - 1.0;
<a name="l00109"></a>00109 <span class="preprocessor">#else</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>  f_brg = (((float) FRC_FCY)/((float) DEFAULT_BAUDRATE)/4.0) - 1.0;
<a name="l00111"></a>00111 <span class="preprocessor">#endif</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>  UxBRG = <a class="code" href="pic24__util_8c.html#768576a14e44aa07e8c6494b4382150d">roundFloatToUint16</a>(f_brg);
<a name="l00113"></a>00113   <span class="keywordflow">switch</span> (<a class="code" href="pic24__libconfig_8h.html#3d5c14a91059d513dc60ade2b0039e47">DEFAULT_UART</a>) {
<a name="l00114"></a>00114 <span class="preprocessor">#if (NUM_UART_MODS &gt;= 1)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>    <span class="keywordflow">case</span> 1 :
<a name="l00116"></a>00116       U1BRG = UxBRG;
<a name="l00117"></a>00117       U1MODEbits.BRGH = FRC_BRGH;
<a name="l00118"></a>00118       <span class="keywordflow">break</span>;
<a name="l00119"></a>00119 <span class="preprocessor">#endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#if (NUM_UART_MODS &gt;= 2)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>    <span class="keywordflow">case</span> 2 :
<a name="l00122"></a>00122       U2BRG = UxBRG;
<a name="l00123"></a>00123       U2MODEbits.BRGH = FRC_BRGH;
<a name="l00124"></a>00124       <span class="keywordflow">break</span>;
<a name="l00125"></a>00125 <span class="preprocessor">#endif</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#if (NUM_UART_MODS &gt;= 3)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>    <span class="keywordflow">case</span> 3 :
<a name="l00128"></a>00128       U3BRG = UxBRG;
<a name="l00129"></a>00129       U3MODEbits.BRGH = FRC_BRGH;
<a name="l00130"></a>00130       <span class="keywordflow">break</span>;
<a name="l00131"></a>00131 <span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if (NUM_UART_MODS &gt;= 4)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>    <span class="keywordflow">case</span> 4 :
<a name="l00134"></a>00134       U4BRG = UxBRG;
<a name="l00135"></a>00135       U4MODEbits.BRGH = FRC_BRGH;
<a name="l00136"></a>00136       <span class="keywordflow">break</span>;
<a name="l00137"></a>00137 <span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>    <span class="keywordflow">default</span> : <a class="code" href="pic24__unittest_8h.html#dfa099cd1929d48210fc4a1584b84519">ASSERT</a>(0);
<a name="l00139"></a>00139  }
<a name="l00140"></a>00140 }
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 <span class="keyword">static</span> <span class="keywordtype">void</span> checkClockTimeout(<span class="keywordtype">void</span>) {
<a name="l00143"></a>00143   <span class="keyword">static</span> <a class="code" href="pic24__generic_8h.html#4b435a49c74bb91f284f075e63416cb6">uint32</a> u32_timeoutCount = 0;
<a name="l00144"></a>00144   
<a name="l00145"></a>00145   <span class="comment">// See if the clock has already failed. If so, return to allow</span>
<a name="l00146"></a>00146   <span class="comment">// diagnostic code to perform (hopefully safe) clock switches</span>
<a name="l00147"></a>00147   <span class="comment">// in order to report errors.</span>
<a name="l00148"></a>00148   <span class="keywordflow">if</span> (u32_timeoutCount == 0xFFFFFFFF) <span class="keywordflow">return</span>;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150   <span class="comment">// Otherwise, update timeout. If we the switch hasn't failed,</span>
<a name="l00151"></a>00151   <span class="comment">// simple return to wait for the switch a bit more.</span>
<a name="l00152"></a>00152   u32_timeoutCount++;
<a name="l00153"></a>00153   <span class="keywordflow">if</span> (u32_timeoutCount &lt; CLOCKTIMEOUT_MAX) <span class="keywordflow">return</span>;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155   <span class="comment">// Clock switch failed. Mark this in the timeout.</span>
<a name="l00156"></a>00156   u32_timeoutCount = 0xFFFFFFFF;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158   configFrcUART();
<a name="l00159"></a>00159   <a class="code" href="pic24__serial_8c.html#7a3a7f46bd5abfcb1ff2956face4d2c7">outString</a>(<span class="stringliteral">"\n\n"</span>
<a name="l00160"></a>00160             <span class="stringliteral">"Your clock choice failed to initialize, have switched to internal Fast RC oscillator +PLL.\n"</span>
<a name="l00161"></a>00161             <span class="stringliteral">"Check your setting for the 'CLOCK_CONFIG' macro.\n"</span>
<a name="l00162"></a>00162             <span class="stringliteral">"Watch the compiler output window when pic24_clockfreq.c is compiled, a warning message\n"</span>
<a name="l00163"></a>00163             <span class="stringliteral">"will tell you the selected value for 'CLOCK_CONFIG'.\n"</span>
<a name="l00164"></a>00164             <span class="stringliteral">"In MPLAB, use Project-&gt;Build Options-&gt;Project, then click on MPLAB C30 tab to see if \n"</span>
<a name="l00165"></a>00165             <span class="stringliteral">"the macro is defined there. If the macro is selecting an external crystal (the primary oscillator),\n"</span>
<a name="l00166"></a>00166             <span class="stringliteral">"and your board does not have a crystal, you will get this message.\n"</span>
<a name="l00167"></a>00167             <span class="stringliteral">"Delete the macro definition from the MPLAB project if you want to use the default \n"</span>
<a name="l00168"></a>00168             <span class="stringliteral">"clock choice of FRC + PLL.\n"</span>
<a name="l00169"></a>00169             <span class="stringliteral">"You must recompile and reprogram with an appropriate CLOCK_CONFIG choice for this code to execute.\n"</span>);
<a name="l00170"></a>00170 
<a name="l00171"></a>00171   <span class="keywordflow">while</span>(1) {
<a name="l00172"></a>00172     <a class="code" href="pic24__util_8c.html#6ec988b2aa566e75a8c7bdff4be72865">doHeartbeat</a>();  <span class="comment">// never return.</span>
<a name="l00173"></a>00173   }
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 <span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 
<a name="l00178"></a><a class="code" href="pic24__clockfreq_8h.html#f30f27105b2dafe4262806b6d0fefe05">00178</a> <span class="keywordtype">void</span> <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="data_xfer_impl_8h.html#dde6aaee8457bee49c2a92621fe22b79" title="An abbreviation for an 8-bit unsigned integer.">uint8</a> u8_source) {
<a name="l00179"></a>00179   <span class="comment">// Create a union that mirrors the OSCCON structure</span>
<a name="l00180"></a>00180   <span class="comment">// with all its bit names but is also byte-accessable.</span>
<a name="l00181"></a>00181   OSCCONBITS OSCCONBITS_copy;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183   <span class="comment">// Switch clock to use new choice specified by u8_choice.</span>
<a name="l00184"></a>00184   <span class="comment">// Valid values are 0-7.</span>
<a name="l00185"></a>00185   <span class="comment">// Throw an error if the source isn't in the list above.</span>
<a name="l00186"></a>00186   <a class="code" href="pic24__unittest_8h.html#dfa099cd1929d48210fc4a1584b84519">ASSERT</a>(u8_source &lt; 8);
<a name="l00187"></a>00187   <span class="comment">// 1. Disable interrupts per 7.11.2 FRM rev B under</span>
<a name="l00188"></a>00188   <span class="comment">//    "A recommended code sequence for a clock switch</span>
<a name="l00189"></a>00189   <span class="comment">//     includes the following:" heading.</span>
<a name="l00190"></a>00190   <span class="comment">//    Assumes there are no priority 7 interrupts enabled.</span>
<a name="l00191"></a>00191   <span class="keyword">asm</span>(<span class="stringliteral">"DISI #0x3FFF"</span>); <span class="comment">// Disable interrupts for a long time</span>
<a name="l00192"></a>00192   <span class="comment">// 2. Switch to the PLL. Use compiler built-ins to unlock</span>
<a name="l00193"></a>00193   <span class="comment">//    clock switch registers. See 7.11.1 of the FRM rev B.</span>
<a name="l00194"></a>00194   OSCCONBITS_copy = OSCCONbits;      <span class="comment">// Copy OSCCON bits</span>
<a name="l00195"></a>00195   OSCCONBITS_copy.NOSC = u8_source;  <span class="comment">// Select new clock source</span>
<a name="l00196"></a>00196   OSCCONBITS_copy.OSWEN = 1;         <span class="comment">// Request clock switch</span>
<a name="l00197"></a>00197   <span class="comment">// First write high byte, containing new clock source NOSC</span>
<a name="l00198"></a>00198   __builtin_write_OSCCONH(<a class="code" href="pic24__util_8h.html#fafb3bcec758fdbb7344e44c54662880" title="Return the high byte (as a uint8) of a bitfield.">BITS2BYTEH</a>(OSCCONBITS_copy));
<a name="l00199"></a>00199   <span class="comment">// Then write low byte, requesting clock switch with OSWEN</span>
<a name="l00200"></a>00200   __builtin_write_OSCCONL(<a class="code" href="pic24__util_8h.html#de4e4a1897fac595ea2204088845a4ff" title="Return the low byte (as a uint8) of a bitfield.">BITS2BYTEL</a>(OSCCONBITS_copy));
<a name="l00201"></a>00201   <span class="keyword">asm</span>(<span class="stringliteral">"DISI #0"</span>);     <span class="comment">// Re-enable them at the next instruction</span>
<a name="l00202"></a>00202 
<a name="l00203"></a>00203 <span class="preprocessor">#ifndef SIM</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>  <span class="comment">// 3. Wait for switch to complete.</span>
<a name="l00205"></a>00205   <span class="comment">//    Note that oscillator switching is not supported by</span>
<a name="l00206"></a>00206   <span class="comment">//    the simulator, causing the statements below to</span>
<a name="l00207"></a>00207   <span class="comment">//    run forever.</span>
<a name="l00208"></a>00208   <span class="keywordflow">while</span> (_OSWEN == 1) {
<a name="l00209"></a>00209     checkClockTimeout();
<a name="l00210"></a>00210   }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212   <span class="comment">// 4. Wait for the PLL to lock if using the PLL.</span>
<a name="l00213"></a>00213   <span class="comment">// (Is this really necessary? It certainly can't hurt.)</span>
<a name="l00214"></a>00214   <span class="keywordflow">if</span> ( (u8_source == <a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRCPLL)) ||
<a name="l00215"></a>00215        (u8_source == <a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRIPLL)) ) {
<a name="l00216"></a>00216     <span class="keywordflow">while</span> (_LOCK == 0) {
<a name="l00217"></a>00217       checkClockTimeout();
<a name="l00218"></a>00218     }
<a name="l00219"></a>00219   }
<a name="l00220"></a>00220 
<a name="l00221"></a>00221   <span class="comment">// 5. Make sure clock switch worked</span>
<a name="l00222"></a>00222   <span class="keywordflow">while</span> (_COSC != u8_source) checkClockTimeout();
<a name="l00223"></a>00223 <span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>}
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="preprocessor">#if IS_CLOCK_CONFIG(SIM_CLOCK)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for simulation, FCY = 1 Mhz</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(SIM_CLOCK)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="pic24__clockfreq_8h.html#5e5ed5e34c011f06dc271b7bedf0acf9">configClockSim</a>(<span class="keywordtype">void</span>) { }
<a name="l00231"></a>00231 <span class="preprocessor">#endif</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span>
<a name="l00233"></a>00233 
<a name="l00234"></a>00234 <span class="preprocessor">#if IS_CLOCK_CONFIG(FRCPLL_FCY16MHz)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for FRCPLL, FCY = 16 MHz</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(FRCPLL_FCY16MHz)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockFRCPLL_FCY16MHz(<span class="keywordtype">void</span>) {
<a name="l00239"></a>00239   <span class="comment">// To be safe: if this was run by a bootloader that chose FRCPLL mode,</span>
<a name="l00240"></a>00240   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00241"></a>00241   <span class="comment">// change bits, then switch back to FRCPLL.</span>
<a name="l00242"></a>00242   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00243"></a>00243   <span class="comment">// Two cases:</span>
<a name="l00244"></a>00244   <span class="comment">//   1. Non-USB parts just have a FRC postscaler that feeds</span>
<a name="l00245"></a>00245   <span class="comment">//      the 4x PLL block. Set this postscaler to 1 since the</span>
<a name="l00246"></a>00246   <span class="comment">//      FRC runs at 8 MHz to get a 32 MHz FOSC = 16 MHz FCY.</span>
<a name="l00247"></a>00247   _RCDIV = 0;
<a name="l00248"></a>00248 <span class="preprocessor">#ifdef _CPDIV</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>  <span class="comment">//      The PLL multiplies this 4 MHz input to 96 MHz then</span>
<a name="l00250"></a>00250   <span class="comment">//      divides it by 3 to 32 MHz. A second PLL prescaler</span>
<a name="l00251"></a>00251   <span class="comment">//      then selects the final FOSC. Choose a prescale of</span>
<a name="l00252"></a>00252   <span class="comment">//      1 so FOSC = 32 MHz, giving FCY = 16 MHz.</span>
<a name="l00253"></a>00253   _CPDIV = 0;  <span class="comment">// 0 means a prescale of 1</span>
<a name="l00254"></a>00254 <span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#ifdef _PLLDIV</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>  <span class="comment">//   2. USB parts have a more complex clocking scheme. The</span>
<a name="l00257"></a>00257   <span class="comment">//      FRC postscaler feeds a PLL prescaler rather than</span>
<a name="l00258"></a>00258   <span class="comment">//      directly determining FOSC. The</span>
<a name="l00259"></a>00259   <span class="comment">//      PLL input must be 4 MHz, so choose a PLL prescaler</span>
<a name="l00260"></a>00260   <span class="comment">//      of 2 since the FRC runs at 8 MHz.</span>
<a name="l00261"></a>00261   _PLLDIV = 1;  <span class="comment">// 1 means a prescale of 2</span>
<a name="l00262"></a>00262 <span class="preprocessor">#elif defined(PLLDIV_NODIV)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#warning Ensure that the PLLDIV value is set to divide by 2 in the configuration bits for FRCPLL_FCY16MHz clock option!!</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#ifdef _PLLEN</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>  _PLLEN = 1;
<a name="l00267"></a>00267 <span class="preprocessor">#warning PLL Enabled</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>  <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRCPLL));
<a name="l00270"></a>00270 }
<a name="l00271"></a>00271 <span class="preprocessor">#endif</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a>00273 
<a name="l00274"></a>00274 <span class="preprocessor">#if IS_CLOCK_CONFIG(FRC_FCY4MHz)</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for FRC, FCY = 4 MHz.</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#warning Baud rates of 19200 or lower recommended for this clock choice.</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(FRC_FCY4MHz)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockFRC_FCY4MHz(<span class="keywordtype">void</span>) {
<a name="l00280"></a>00280   <span class="comment">// Ensure that the FRC postscaler is at '1' and not its reset default of '2' (PIC24F family)</span>
<a name="l00281"></a>00281   _RCDIV = 0;
<a name="l00282"></a>00282   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00283"></a>00283 }
<a name="l00284"></a>00284 <span class="preprocessor">#endif</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a>00286 
<a name="l00287"></a>00287 <span class="preprocessor">#if IS_CLOCK_CONFIG(PRI_NO_PLL_7372KHzCrystal)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for a 7.372 MHz crystal primary oscillator, no PLL</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(PRI_NO_PLL_7372KHzCrystal)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockPRI_NO_PLL_7372KHzCrystal(<span class="keywordtype">void</span>) {
<a name="l00292"></a>00292   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRI));
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#endif</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="preprocessor">#if IS_CLOCK_CONFIG(FRC_FCY3685KHz)</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for FRC, FCY = 3.685 MHz</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#warning Baud rates of 9600 or lower recommended for this clock choice.</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(FRC_FCY3685KHz)</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockFRC_FCY3685KHz(<span class="keywordtype">void</span>) {
<a name="l00303"></a>00303   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00304"></a>00304   <span class="comment">// Choose no tuning on FRC to get 7.37 MHz nominal FOSC.</span>
<a name="l00305"></a>00305   <span class="comment">// Do after clock switch in case FRCPLL was in use, since</span>
<a name="l00306"></a>00306   <span class="comment">// that would alter PLL input frequency. (Might be OK, but</span>
<a name="l00307"></a>00307   <span class="comment">// this is perhaps safer.)</span>
<a name="l00308"></a>00308   _TUN = 0;
<a name="l00309"></a>00309 }
<a name="l00310"></a>00310 <span class="preprocessor">#endif</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span>
<a name="l00312"></a>00312 
<a name="l00313"></a>00313 <span class="preprocessor">#if IS_CLOCK_CONFIG(FRCPLL_FCY40MHz)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for FRCPLL, FCY = 40 MHz</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(FRCPLL_FCY40MHz)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockFRCPLL_FCY40MHz(<span class="keywordtype">void</span>) {
<a name="l00318"></a>00318   <span class="comment">// To be safe: if this was run by a bootloader that chose FRCPLL mode,</span>
<a name="l00319"></a>00319   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00320"></a>00320   <span class="comment">// change bits, then switch back to FRCPLL.</span>
<a name="l00321"></a>00321   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00322"></a>00322   <span class="comment">//settings for Cycle time = 40 MHz, internal oscillator with PLL</span>
<a name="l00323"></a>00323   <span class="comment">// Tune the internal oscialltor to 6.85 MHz. Each unit</span>
<a name="l00324"></a>00324   <span class="comment">// in the register below = 0.375% of the 7.37 MHz</span>
<a name="l00325"></a>00325   <span class="comment">// nominal frequency in 2's complement per register 7-6</span>
<a name="l00326"></a>00326   <span class="comment">// in section 7.4 of the FRM rev B. So:</span>
<a name="l00327"></a>00327   <span class="comment">// Sanity check: -32*0.375% = -12% -&gt; 6.4856 MHz per data sheet.</span>
<a name="l00328"></a>00328   <span class="comment">//               +30*0.375% = 11.25% -&gt; 8.1991 Mhz not 8.23 MHz</span>
<a name="l00329"></a>00329   <span class="comment">//                                      given in the data sheet!</span>
<a name="l00330"></a>00330   <span class="comment">//      However, +31*0.375% = 11.625% -&gt; 8.2268 MHz, so the above</span>
<a name="l00331"></a>00331   <span class="comment">//      is a typo. This error has been reported to Microchip and</span>
<a name="l00332"></a>00332   <span class="comment">//      confirmed. It should be fixed in next rev of data sheet.</span>
<a name="l00333"></a>00333   <span class="comment">// Another concern: since the clock is +/- 2%, we could end</span>
<a name="l00334"></a>00334   <span class="comment">// up with a &gt; 8.0 MHz processor clock! At 8 MHz, this would</span>
<a name="l00335"></a>00335   <span class="comment">// be 8.16 MHz, so the processor would run at 81.6 MHz.</span>
<a name="l00336"></a>00336   <span class="comment">// Ignore this for now; probably, the chip will still run.</span>
<a name="l00337"></a>00337 
<a name="l00338"></a>00338   _TUN = -19;  <span class="comment">// Correct setting assuming the RC oscillator is exactly 7.37MHz.</span>
<a name="l00339"></a>00339   <span class="comment">// It may need to be tweaked however. Use the echo.c program, and a baud rate</span>
<a name="l00340"></a>00340   <span class="comment">// of 115,200 and increase/decrease TUN until you get no framing errors</span>
<a name="l00341"></a>00341 
<a name="l00342"></a>00342   <span class="comment">// Choose PLL factors: Fref after first prescale must be</span>
<a name="l00343"></a>00343   <span class="comment">// between 0.8 and 8.0 MHz. Choose a prescale of 8</span>
<a name="l00344"></a>00344   <span class="comment">// for Fref of 0.856 MHz.</span>
<a name="l00345"></a>00345   _PLLPRE = 6; <span class="comment">// Prescale = PLLPRE + 2</span>
<a name="l00346"></a>00346   <span class="comment">// Fvco after multiply must be between 100 and 200 MHz.</span>
<a name="l00347"></a>00347   <span class="comment">// Pick 160 MHz, so multiply by 187.</span>
<a name="l00348"></a>00348   _PLLDIV = 185; <span class="comment">// Multiply = PLLDIV + 2</span>
<a name="l00349"></a>00349   <span class="comment">// Final desired Fosc = 80 MHz for an Fcy = 40 MHz.</span>
<a name="l00350"></a>00350   <span class="comment">// (See 7.7 of the FRM rev B). Pick 80 MHz, so postscale by 2.</span>
<a name="l00351"></a>00351   _PLLPOST = 0; <span class="comment">// Postscale = 2 * (PLLPOST + 1)</span>
<a name="l00352"></a>00352   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRCPLL));
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 <span class="preprocessor">#endif</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>
<a name="l00356"></a>00356 <span class="preprocessor">#if IS_CLOCK_CONFIG(PRIPLL_7372KHzCrystal_40MHzFCY)</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for PRIPLL using a 7.3727 Mhz primary oscillator, FCY = 40 MHz</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(PRIPLL_7372KHzCrystal_40MHzFCY)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockPRIPLL_7372KHzCrystal_40MHzFCY(<span class="keywordtype">void</span>) {
<a name="l00361"></a>00361   <span class="comment">// To be safe: if this was run by a bootloader that chose PRIPLL mode,</span>
<a name="l00362"></a>00362   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00363"></a>00363   <span class="comment">// change bits, then switch back to PRIPLL.</span>
<a name="l00364"></a>00364   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00365"></a>00365   <span class="comment">//settings for Cycle time = 40 MHz, primary oscillator with PLL</span>
<a name="l00366"></a>00366   _PLLPRE = 4; <span class="comment">// Prescale = PLLPRE + 2</span>
<a name="l00367"></a>00367   _PLLDIV = 128; <span class="comment">// Multiply = PLLDIV + 2</span>
<a name="l00368"></a>00368   _PLLPOST = 0; <span class="comment">// Postscale = 2 * (PLLPOST + 1)</span>
<a name="l00369"></a>00369   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRIPLL));
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#endif</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a>00373 <span class="preprocessor">#if IS_CLOCK_CONFIG(PRIPLL_8MHzCrystal_40MHzFCY)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for PRIPLL using an 8.0 Mhz primary oscillator, FCY = 40 MHz</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(PRIPLL_8MHzCrystal_40MHzFCY)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockPRIPLL_8MHzCrystal_40MHzFCY(<span class="keywordtype">void</span>) {
<a name="l00378"></a>00378   <span class="comment">//settings for Cycle time = 40 MHz, primary oscillator with PLL</span>
<a name="l00379"></a>00379   <span class="comment">//These PLL settings will give an FCY == Crystal Freq * 10/2, or FOSC = Crystal Freq * 10</span>
<a name="l00380"></a>00380   <span class="comment">/*</span>
<a name="l00381"></a>00381 <span class="comment">  This settings assumes the external crystal on is 8.0MHz</span>
<a name="l00382"></a>00382 <span class="comment">  */</span>
<a name="l00383"></a>00383   <span class="comment">// To be safe: if this was run by a bootloader that chose PRIPLL mode,</span>
<a name="l00384"></a>00384   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00385"></a>00385   <span class="comment">// change bits, then switch back to PRIPLL.</span>
<a name="l00386"></a>00386   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00387"></a>00387   _PLLPRE = 0; <span class="comment">// Prescale = PLLPRE + 2</span>
<a name="l00388"></a>00388   _PLLDIV = 38; <span class="comment">// Multiply = PLLDIV + 2</span>
<a name="l00389"></a>00389   _PLLPOST = 0; <span class="comment">// Postscale = 2 * (PLLPOST + 1)</span>
<a name="l00390"></a>00390   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRIPLL));
<a name="l00391"></a>00391 }
<a name="l00392"></a>00392 <span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 <span class="preprocessor">#if IS_CLOCK_CONFIG(PRIPLL_8MHzCrystal_16MHzFCY)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for PRIPLL using a 8.0 Mhz primary oscillator, FCY = 16 MHz</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(PRIPLL_8MHzCrystal_16MHzFCY)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockPRIPLL_8MHzCrystal_16MHzFCY(<span class="keywordtype">void</span>) {
<a name="l00399"></a>00399   <span class="comment">// To be safe: if this was run by a bootloader that chose FRCPLL mode,</span>
<a name="l00400"></a>00400   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00401"></a>00401   <span class="comment">// change bits, then switch back to FRCPLL.</span>
<a name="l00402"></a>00402   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_FRC));
<a name="l00403"></a>00403   <span class="comment">// Two cases:</span>
<a name="l00404"></a>00404   <span class="comment">//   1. Non-USB parts just have a FRC postscaler that feeds</span>
<a name="l00405"></a>00405   <span class="comment">//      the 4x PLL block. Set this postscaler to 1 since the</span>
<a name="l00406"></a>00406   <span class="comment">//      FRC runs at 8 MHz to get a 32 MHz FOSC = 16 MHz FCY.</span>
<a name="l00407"></a>00407   _RCDIV = 0;
<a name="l00408"></a>00408 <span class="preprocessor">#ifdef _CPDIV</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>  <span class="comment">//      The PLL multiplies this 4 MHz input to 96 MHz then</span>
<a name="l00410"></a>00410   <span class="comment">//      divides it by 3 to 32 MHz. A second PLL prescaler</span>
<a name="l00411"></a>00411   <span class="comment">//      then selects the final FOSC. Choose a prescale of</span>
<a name="l00412"></a>00412   <span class="comment">//      1 so FOSC = 32 MHz, giving FCY = 16 MHz.</span>
<a name="l00413"></a>00413   _CPDIV = 0;  <span class="comment">// 0 means a prescale of 1</span>
<a name="l00414"></a>00414 <span class="preprocessor">#endif</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#ifdef _PLLDIV</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>  <span class="comment">//   2. USB parts have a more complex clocking scheme. The</span>
<a name="l00417"></a>00417   <span class="comment">//      FRC postscaler feeds a PLL prescaler rather than</span>
<a name="l00418"></a>00418   <span class="comment">//      directly determining FOSC. The</span>
<a name="l00419"></a>00419   <span class="comment">//      PLL input must be 4 MHz, so choose a PLL prescaler</span>
<a name="l00420"></a>00420   <span class="comment">//      of 2 since the FRC runs at 8 MHz.</span>
<a name="l00421"></a>00421   _PLLDIV = 1;  <span class="comment">// 1 means a prescale of 2</span>
<a name="l00422"></a>00422 <span class="preprocessor">#elif defined(PLLDIV_NODIV)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#warning Ensure that the PLLDIV value is set to divide by 2 in the configuration bits for PRIPLL_8MHzCrystal_16MHzFCY clock option!!</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#ifdef _PLLEN</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>  _PLLEN = 1;
<a name="l00427"></a>00427 <span class="preprocessor">#warning PLL Enabled</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>
<a name="l00430"></a>00430   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRIPLL));
<a name="l00431"></a>00431 }
<a name="l00432"></a>00432 <span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span>
<a name="l00434"></a>00434 <span class="preprocessor">#if IS_CLOCK_CONFIG(PRI_8MHzCrystal_4MHzFCY)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#warning Clock configured for PRI using a 8.0 Mhz primary oscillator, FCY = 4 MHz</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#if GET_IS_SUPPORTED(PRI_8MHzCrystal_4MHzFCY)</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="keywordtype">void</span> configClockPRI_8MHzCrystal_4MHzFCY(<span class="keywordtype">void</span>) {
<a name="l00439"></a>00439   <span class="comment">// To be safe: if this was run by a bootloader that chose FRCPLL mode,</span>
<a name="l00440"></a>00440   <span class="comment">// then we can't change the bits below. To do so, first switch to FRC,</span>
<a name="l00441"></a>00441   <span class="comment">// change bits, then switch back to FRCPLL.</span>
<a name="l00442"></a>00442   <a class="code" href="pic24__clockfreq_8c.html#f30f27105b2dafe4262806b6d0fefe05">switchClock</a>(<a class="code" href="pic24__clockfreq_8h.html#5fbef09c59f551f99c1a79e3dff1b72f">GET_OSC_SEL_BITS</a>(FNOSC_PRI));
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Oct 18 07:40:46 2010 for Python-on-a-chip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
