/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: 672dc4c2345c17ff1a519434c56c1680cbc538c5 $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        cmicm.h
 * Purpose:     CMICM registers include file.
 * Supports:    bcm88650_a0
 *              bcm88650_b0
 *              bcm88660_a0
 *              bcm2801pm_a0
 *              bcm88202_a0
 *              bcm88670_a0
 *              bcm88850_p3
 *              bcm56440_a0
 *              bcm56440_b0
 *              bcm88030_a0
 *              bcm88030_a1
 *              bcm88030_b0
 *              bcm56640_a0
 *              bcm56850_a0
 *              bcm56450_a0
 *              bcm56450_b0
 *              bcm56340_a0
 *              bcm56150_a0
 *              bcm53400_a0
 */

/* This array is sorted on address. Don't modify */
#define CMICM_REG_INIT { \
    { 0x00000000, "CMIC_I2CM_SMBUS_CONFIG", CMIC_I2CM_SMBUS_CONFIGr }, \
    { 0x00000004, "CMIC_I2CM_SMBUS_TIMING_CONFIG", CMIC_I2CM_SMBUS_TIMING_CONFIGr }, \
    { 0x00000008, "CMIC_I2CM_SMBUS_ADDRESS", CMIC_I2CM_SMBUS_ADDRESSr }, \
    { 0x0000000c, "CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL", CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr }, \
    { 0x00000010, "CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL", CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr }, \
    { 0x00000014, "CMIC_I2CM_SMBUS_BIT_BANG_CONTROL", CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr }, \
    { 0x00000030, "CMIC_I2CM_SMBUS_MASTER_COMMAND", CMIC_I2CM_SMBUS_MASTER_COMMANDr }, \
    { 0x00000034, "CMIC_I2CM_SMBUS_SLAVE_COMMAND", CMIC_I2CM_SMBUS_SLAVE_COMMANDr }, \
    { 0x00000038, "CMIC_I2CM_SMBUS_EVENT_ENABLE", CMIC_I2CM_SMBUS_EVENT_ENABLEr }, \
    { 0x0000003c, "CMIC_I2CM_SMBUS_EVENT_STATUS", CMIC_I2CM_SMBUS_EVENT_STATUSr }, \
    { 0x00000040, "CMIC_I2CM_SMBUS_MASTER_DATA_WRITE", CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr }, \
    { 0x00000044, "CMIC_I2CM_SMBUS_MASTER_DATA_READ", CMIC_I2CM_SMBUS_MASTER_DATA_READr }, \
    { 0x00000048, "CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE", CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr }, \
    { 0x0000004c, "CMIC_I2CM_SMBUS_SLAVE_DATA_READ", CMIC_I2CM_SMBUS_SLAVE_DATA_READr }, \
    { 0x000000b0, "SMBUS_TIMING_CONFIG_2", SMBUS_TIMING_CONFIG_2r }, \
    { 0x00001500, "MSPI_SPCR0_LSB", MSPI_SPCR0_LSBr }, \
    { 0x00001504, "MSPI_SPCR0_MSB", MSPI_SPCR0_MSBr }, \
    { 0x00001508, "MSPI_SPCR1_LSB", MSPI_SPCR1_LSBr }, \
    { 0x0000150c, "MSPI_SPCR1_MSB", MSPI_SPCR1_MSBr }, \
    { 0x00001510, "MSPI_NEWQP", MSPI_NEWQPr }, \
    { 0x00001514, "MSPI_ENDQP", MSPI_ENDQPr }, \
    { 0x00001518, "MSPI_SPCR2", MSPI_SPCR2r }, \
    { 0x00001520, "MSPI_STATUS", MSPI_STATUSr }, \
    { 0x00001524, "MSPI_CPTQP", MSPI_CPTQPr }, \
    { 0x00001540, "MSPI_TXRAM_00", MSPI_TXRAM_00r }, \
    { 0x00001544, "MSPI_TXRAM_01", MSPI_TXRAM_01r }, \
    { 0x00001548, "MSPI_TXRAM_02", MSPI_TXRAM_02r }, \
    { 0x0000154c, "MSPI_TXRAM_03", MSPI_TXRAM_03r }, \
    { 0x00001550, "MSPI_TXRAM_04", MSPI_TXRAM_04r }, \
    { 0x00001554, "MSPI_TXRAM_05", MSPI_TXRAM_05r }, \
    { 0x00001558, "MSPI_TXRAM_06", MSPI_TXRAM_06r }, \
    { 0x0000155c, "MSPI_TXRAM_07", MSPI_TXRAM_07r }, \
    { 0x00001560, "MSPI_TXRAM_08", MSPI_TXRAM_08r }, \
    { 0x00001564, "MSPI_TXRAM_09", MSPI_TXRAM_09r }, \
    { 0x00001568, "MSPI_TXRAM_10", MSPI_TXRAM_10r }, \
    { 0x0000156c, "MSPI_TXRAM_11", MSPI_TXRAM_11r }, \
    { 0x00001570, "MSPI_TXRAM_12", MSPI_TXRAM_12r }, \
    { 0x00001574, "MSPI_TXRAM_13", MSPI_TXRAM_13r }, \
    { 0x00001578, "MSPI_TXRAM_14", MSPI_TXRAM_14r }, \
    { 0x0000157c, "MSPI_TXRAM_15", MSPI_TXRAM_15r }, \
    { 0x00001580, "MSPI_TXRAM_16", MSPI_TXRAM_16r }, \
    { 0x00001584, "MSPI_TXRAM_17", MSPI_TXRAM_17r }, \
    { 0x00001588, "MSPI_TXRAM_18", MSPI_TXRAM_18r }, \
    { 0x0000158c, "MSPI_TXRAM_19", MSPI_TXRAM_19r }, \
    { 0x00001590, "MSPI_TXRAM_20", MSPI_TXRAM_20r }, \
    { 0x00001594, "MSPI_TXRAM_21", MSPI_TXRAM_21r }, \
    { 0x00001598, "MSPI_TXRAM_22", MSPI_TXRAM_22r }, \
    { 0x0000159c, "MSPI_TXRAM_23", MSPI_TXRAM_23r }, \
    { 0x000015a0, "MSPI_TXRAM_24", MSPI_TXRAM_24r }, \
    { 0x000015a4, "MSPI_TXRAM_25", MSPI_TXRAM_25r }, \
    { 0x000015a8, "MSPI_TXRAM_26", MSPI_TXRAM_26r }, \
    { 0x000015ac, "MSPI_TXRAM_27", MSPI_TXRAM_27r }, \
    { 0x000015b0, "MSPI_TXRAM_28", MSPI_TXRAM_28r }, \
    { 0x000015b4, "MSPI_TXRAM_29", MSPI_TXRAM_29r }, \
    { 0x000015b8, "MSPI_TXRAM_30", MSPI_TXRAM_30r }, \
    { 0x000015bc, "MSPI_TXRAM_31", MSPI_TXRAM_31r }, \
    { 0x000015c0, "MSPI_RXRAM_00", MSPI_RXRAM_00r }, \
    { 0x000015c4, "MSPI_RXRAM_01", MSPI_RXRAM_01r }, \
    { 0x000015c8, "MSPI_RXRAM_02", MSPI_RXRAM_02r }, \
    { 0x000015cc, "MSPI_RXRAM_03", MSPI_RXRAM_03r }, \
    { 0x000015d0, "MSPI_RXRAM_04", MSPI_RXRAM_04r }, \
    { 0x000015d4, "MSPI_RXRAM_05", MSPI_RXRAM_05r }, \
    { 0x000015d8, "MSPI_RXRAM_06", MSPI_RXRAM_06r }, \
    { 0x000015dc, "MSPI_RXRAM_07", MSPI_RXRAM_07r }, \
    { 0x000015e0, "MSPI_RXRAM_08", MSPI_RXRAM_08r }, \
    { 0x000015e4, "MSPI_RXRAM_09", MSPI_RXRAM_09r }, \
    { 0x000015e8, "MSPI_RXRAM_10", MSPI_RXRAM_10r }, \
    { 0x000015ec, "MSPI_RXRAM_11", MSPI_RXRAM_11r }, \
    { 0x000015f0, "MSPI_RXRAM_12", MSPI_RXRAM_12r }, \
    { 0x000015f4, "MSPI_RXRAM_13", MSPI_RXRAM_13r }, \
    { 0x000015f8, "MSPI_RXRAM_14", MSPI_RXRAM_14r }, \
    { 0x000015fc, "MSPI_RXRAM_15", MSPI_RXRAM_15r }, \
    { 0x00001600, "MSPI_RXRAM_16", MSPI_RXRAM_16r }, \
    { 0x00001604, "MSPI_RXRAM_17", MSPI_RXRAM_17r }, \
    { 0x00001608, "MSPI_RXRAM_18", MSPI_RXRAM_18r }, \
    { 0x0000160c, "MSPI_RXRAM_19", MSPI_RXRAM_19r }, \
    { 0x00001610, "MSPI_RXRAM_20", MSPI_RXRAM_20r }, \
    { 0x00001614, "MSPI_RXRAM_21", MSPI_RXRAM_21r }, \
    { 0x00001618, "MSPI_RXRAM_22", MSPI_RXRAM_22r }, \
    { 0x0000161c, "MSPI_RXRAM_23", MSPI_RXRAM_23r }, \
    { 0x00001620, "MSPI_RXRAM_24", MSPI_RXRAM_24r }, \
    { 0x00001624, "MSPI_RXRAM_25", MSPI_RXRAM_25r }, \
    { 0x00001628, "MSPI_RXRAM_26", MSPI_RXRAM_26r }, \
    { 0x0000162c, "MSPI_RXRAM_27", MSPI_RXRAM_27r }, \
    { 0x00001630, "MSPI_RXRAM_28", MSPI_RXRAM_28r }, \
    { 0x00001634, "MSPI_RXRAM_29", MSPI_RXRAM_29r }, \
    { 0x00001638, "MSPI_RXRAM_30", MSPI_RXRAM_30r }, \
    { 0x0000163c, "MSPI_RXRAM_31", MSPI_RXRAM_31r }, \
    { 0x00001640, "MSPI_CDRAM_00", MSPI_CDRAM_00r }, \
    { 0x00001644, "MSPI_CDRAM_01", MSPI_CDRAM_01r }, \
    { 0x00001648, "MSPI_CDRAM_02", MSPI_CDRAM_02r }, \
    { 0x0000164c, "MSPI_CDRAM_03", MSPI_CDRAM_03r }, \
    { 0x00001650, "MSPI_CDRAM_04", MSPI_CDRAM_04r }, \
    { 0x00001654, "MSPI_CDRAM_05", MSPI_CDRAM_05r }, \
    { 0x00001658, "MSPI_CDRAM_06", MSPI_CDRAM_06r }, \
    { 0x0000165c, "MSPI_CDRAM_07", MSPI_CDRAM_07r }, \
    { 0x00001660, "MSPI_CDRAM_08", MSPI_CDRAM_08r }, \
    { 0x00001664, "MSPI_CDRAM_09", MSPI_CDRAM_09r }, \
    { 0x00001668, "MSPI_CDRAM_10", MSPI_CDRAM_10r }, \
    { 0x0000166c, "MSPI_CDRAM_11", MSPI_CDRAM_11r }, \
    { 0x00001670, "MSPI_CDRAM_12", MSPI_CDRAM_12r }, \
    { 0x00001674, "MSPI_CDRAM_13", MSPI_CDRAM_13r }, \
    { 0x00001678, "MSPI_CDRAM_14", MSPI_CDRAM_14r }, \
    { 0x0000167c, "MSPI_CDRAM_15", MSPI_CDRAM_15r }, \
    { 0x00001680, "CMICM_BSPI_MAST_N_BOOT", CMICM_BSPI_MAST_N_BOOTr }, \
    { 0x00001684, "CMICM_BSPI_BUSY_STATUS", CMICM_BSPI_BUSY_STATUSr }, \
    { 0x00001688, "CMICM_BSPI_INTR_STATUS", CMICM_BSPI_INTR_STATUSr }, \
    { 0x0000168c, "CMICM_BSPI_B0_STATUS", CMICM_BSPI_B0_STATUSr }, \
    { 0x00001690, "CMICM_BSPI_B0_CNTRL", CMICM_BSPI_B0_CNTRLr }, \
    { 0x00001694, "CMICM_BSPI_B1_STATUS", CMICM_BSPI_B1_STATUSr }, \
    { 0x00001698, "CMICM_BSPI_B1_CNTRL", CMICM_BSPI_B1_CNTRLr }, \
    { 0x00002000, "CMIC_GP_DATA_IN", CMIC_GP_DATA_INr }, \
    { 0x00002004, "CMIC_GP_DATA_OUT", CMIC_GP_DATA_OUTr }, \
    { 0x00002008, "CMIC_GP_OUT_EN", CMIC_GP_OUT_ENr }, \
    { 0x0000200c, "CMIC_GP_INT_TYPE", CMIC_GP_INT_TYPEr }, \
    { 0x00002010, "CMIC_GP_INT_DE", CMIC_GP_INT_DEr }, \
    { 0x00002014, "CMIC_GP_INT_EDGE", CMIC_GP_INT_EDGEr }, \
    { 0x00002018, "CMIC_GP_INT_MSK", CMIC_GP_INT_MSKr }, \
    { 0x0000201c, "CMIC_GP_INT_STAT", CMIC_GP_INT_STATr }, \
    { 0x00002020, "CMIC_GP_INT_MSTAT", CMIC_GP_INT_MSTATr }, \
    { 0x00002024, "CMIC_GP_INT_CLR", CMIC_GP_INT_CLRr }, \
    { 0x00002028, "CMIC_GP_AUX_SEL", CMIC_GP_AUX_SELr }, \
    { 0x00002030, "CMIC_GP_INIT_VAL", CMIC_GP_INIT_VALr }, \
    { 0x00002034, "CMIC_GP_PAD_RES", CMIC_GP_PAD_RESr }, \
    { 0x00002038, "CMIC_GP_RES_EN", CMIC_GP_RES_ENr }, \
    { 0x0000203c, "CMIC_GP_TEST_INPUT", CMIC_GP_TEST_INPUTr }, \
    { 0x00002040, "CMIC_GP_TEST_OUTPUT", CMIC_GP_TEST_OUTPUTr }, \
    { 0x00002044, "CMIC_GP_TEST_ENABLE", CMIC_GP_TEST_ENABLEr }, \
    { 0x00002048, "CMIC_GP_PRB_ENABLE", CMIC_GP_PRB_ENABLEr }, \
    { 0x0000204c, "CMIC_GP_PRB_OE", CMIC_GP_PRB_OEr }, \
    { 0x00003000, "CMIC_UART0_RBR_THR_DLL", CMIC_UART0_RBR_THR_DLLr }, \
    { 0x00003004, "CMIC_UART0_DLH_IER", CMIC_UART0_DLH_IERr }, \
    { 0x00003008, "CMIC_UART0_IIR_FCR", CMIC_UART0_IIR_FCRr }, \
    { 0x0000300c, "CMIC_UART0_LCR", CMIC_UART0_LCRr }, \
    { 0x00003010, "CMIC_UART0_MCR", CMIC_UART0_MCRr }, \
    { 0x00003014, "CMIC_UART0_LSR", CMIC_UART0_LSRr }, \
    { 0x00003018, "CMIC_UART0_MSR", CMIC_UART0_MSRr }, \
    { 0x0000301c, "CMIC_UART0_SCR", CMIC_UART0_SCRr }, \
    { 0x00003020, "CMIC_UART0_LPDLL", CMIC_UART0_LPDLLr }, \
    { 0x00003024, "CMIC_UART0_LPDLH", CMIC_UART0_LPDLHr }, \
    { 0x00003030, "CMIC_UART0_SRBR_STHR", CMIC_UART0_SRBR_STHRr }, \
    { 0x00003070, "CMIC_UART0_FAR", CMIC_UART0_FARr }, \
    { 0x00003074, "CMIC_UART0_TFR", CMIC_UART0_TFRr }, \
    { 0x00003078, "CMIC_UART0_RFW", CMIC_UART0_RFWr }, \
    { 0x0000307c, "CMIC_UART0_USR", CMIC_UART0_USRr }, \
    { 0x00003080, "CMIC_UART0_TFL", CMIC_UART0_TFLr }, \
    { 0x00003084, "CMIC_UART0_RFL", CMIC_UART0_RFLr }, \
    { 0x00003088, "CMIC_UART0_SRR", CMIC_UART0_SRRr }, \
    { 0x0000308c, "CMIC_UART0_SRTS", CMIC_UART0_SRTSr }, \
    { 0x00003090, "CMIC_UART0_SBCR", CMIC_UART0_SBCRr }, \
    { 0x00003094, "CMIC_UART0_SDMAM", CMIC_UART0_SDMAMr }, \
    { 0x00003098, "CMIC_UART0_SFE", CMIC_UART0_SFEr }, \
    { 0x0000309c, "CMIC_UART0_SRT", CMIC_UART0_SRTr }, \
    { 0x000030a0, "CMIC_UART0_STET", CMIC_UART0_STETr }, \
    { 0x000030a4, "CMIC_UART0_HTX", CMIC_UART0_HTXr }, \
    { 0x000030a8, "CMIC_UART0_DMASA", CMIC_UART0_DMASAr }, \
    { 0x000030f4, "CMIC_UART0_CPR", CMIC_UART0_CPRr }, \
    { 0x000030f8, "CMIC_UART0_UCV", CMIC_UART0_UCVr }, \
    { 0x000030fc, "CMIC_UART0_CTR", CMIC_UART0_CTRr }, \
    { 0x00004000, "CMIC_UART1_RBR_THR_DLL", CMIC_UART1_RBR_THR_DLLr }, \
    { 0x00004004, "CMIC_UART1_DLH_IER", CMIC_UART1_DLH_IERr }, \
    { 0x00004008, "CMIC_UART1_IIR_FCR", CMIC_UART1_IIR_FCRr }, \
    { 0x0000400c, "CMIC_UART1_LCR", CMIC_UART1_LCRr }, \
    { 0x00004010, "CMIC_UART1_MCR", CMIC_UART1_MCRr }, \
    { 0x00004014, "CMIC_UART1_LSR", CMIC_UART1_LSRr }, \
    { 0x00004018, "CMIC_UART1_MSR", CMIC_UART1_MSRr }, \
    { 0x0000401c, "CMIC_UART1_SCR", CMIC_UART1_SCRr }, \
    { 0x00004020, "CMIC_UART1_LPDLL", CMIC_UART1_LPDLLr }, \
    { 0x00004024, "CMIC_UART1_LPDLH", CMIC_UART1_LPDLHr }, \
    { 0x00004030, "CMIC_UART1_SRBR_STHR", CMIC_UART1_SRBR_STHRr }, \
    { 0x00004070, "CMIC_UART1_FAR", CMIC_UART1_FARr }, \
    { 0x00004074, "CMIC_UART1_TFR", CMIC_UART1_TFRr }, \
    { 0x00004078, "CMIC_UART1_RFW", CMIC_UART1_RFWr }, \
    { 0x0000407c, "CMIC_UART1_USR", CMIC_UART1_USRr }, \
    { 0x00004080, "CMIC_UART1_TFL", CMIC_UART1_TFLr }, \
    { 0x00004084, "CMIC_UART1_RFL", CMIC_UART1_RFLr }, \
    { 0x00004088, "CMIC_UART1_SRR", CMIC_UART1_SRRr }, \
    { 0x0000408c, "CMIC_UART1_SRTS", CMIC_UART1_SRTSr }, \
    { 0x00004090, "CMIC_UART1_SBCR", CMIC_UART1_SBCRr }, \
    { 0x00004094, "CMIC_UART1_SDMAM", CMIC_UART1_SDMAMr }, \
    { 0x00004098, "CMIC_UART1_SFE", CMIC_UART1_SFEr }, \
    { 0x0000409c, "CMIC_UART1_SRT", CMIC_UART1_SRTr }, \
    { 0x000040a0, "CMIC_UART1_STET", CMIC_UART1_STETr }, \
    { 0x000040a4, "CMIC_UART1_HTX", CMIC_UART1_HTXr }, \
    { 0x000040a8, "CMIC_UART1_DMASA", CMIC_UART1_DMASAr }, \
    { 0x000040f4, "CMIC_UART1_CPR", CMIC_UART1_CPRr }, \
    { 0x000040f8, "CMIC_UART1_UCV", CMIC_UART1_UCVr }, \
    { 0x000040fc, "CMIC_UART1_CTR", CMIC_UART1_CTRr }, \
    { 0x00010000, "CMIC_COMMON_SCHAN_CTRL", CMIC_COMMON_SCHAN_CTRLr }, \
    { 0x00010004, "CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010008, "CMIC_COMMON_SCHAN_ERR", CMIC_COMMON_SCHAN_ERRr }, \
    { 0x0001000c, "CMIC_COMMON_SCHAN_MESSAGE0", CMIC_COMMON_SCHAN_MESSAGE0r }, \
    { 0x0001000c, "CMIC_COMMON_SCHAN_MESSAGE", CMIC_COMMON_SCHAN_MESSAGEr }, \
    { 0x00010010, "CMIC_COMMON_SCHAN_MESSAGE1", CMIC_COMMON_SCHAN_MESSAGE1r }, \
    { 0x00010014, "CMIC_COMMON_SCHAN_MESSAGE2", CMIC_COMMON_SCHAN_MESSAGE2r }, \
    { 0x00010018, "CMIC_COMMON_SCHAN_MESSAGE3", CMIC_COMMON_SCHAN_MESSAGE3r }, \
    { 0x0001001c, "CMIC_COMMON_SCHAN_MESSAGE4", CMIC_COMMON_SCHAN_MESSAGE4r }, \
    { 0x00010020, "CMIC_COMMON_SCHAN_MESSAGE5", CMIC_COMMON_SCHAN_MESSAGE5r }, \
    { 0x00010024, "CMIC_COMMON_SCHAN_MESSAGE6", CMIC_COMMON_SCHAN_MESSAGE6r }, \
    { 0x00010028, "CMIC_COMMON_SCHAN_MESSAGE7", CMIC_COMMON_SCHAN_MESSAGE7r }, \
    { 0x0001002c, "CMIC_COMMON_SCHAN_MESSAGE8", CMIC_COMMON_SCHAN_MESSAGE8r }, \
    { 0x00010030, "CMIC_COMMON_SCHAN_MESSAGE9", CMIC_COMMON_SCHAN_MESSAGE9r }, \
    { 0x00010034, "CMIC_COMMON_SCHAN_MESSAGE10", CMIC_COMMON_SCHAN_MESSAGE10r }, \
    { 0x00010038, "CMIC_COMMON_SCHAN_MESSAGE11", CMIC_COMMON_SCHAN_MESSAGE11r }, \
    { 0x0001003c, "CMIC_COMMON_SCHAN_MESSAGE12", CMIC_COMMON_SCHAN_MESSAGE12r }, \
    { 0x00010040, "CMIC_COMMON_SCHAN_MESSAGE13", CMIC_COMMON_SCHAN_MESSAGE13r }, \
    { 0x00010044, "CMIC_COMMON_SCHAN_MESSAGE14", CMIC_COMMON_SCHAN_MESSAGE14r }, \
    { 0x00010048, "CMIC_COMMON_SCHAN_MESSAGE15", CMIC_COMMON_SCHAN_MESSAGE15r }, \
    { 0x0001004c, "CMIC_COMMON_SCHAN_MESSAGE16", CMIC_COMMON_SCHAN_MESSAGE16r }, \
    { 0x00010050, "CMIC_COMMON_SCHAN_MESSAGE17", CMIC_COMMON_SCHAN_MESSAGE17r }, \
    { 0x00010054, "CMIC_COMMON_SCHAN_MESSAGE18", CMIC_COMMON_SCHAN_MESSAGE18r }, \
    { 0x00010058, "CMIC_COMMON_SCHAN_MESSAGE19", CMIC_COMMON_SCHAN_MESSAGE19r }, \
    { 0x0001005c, "CMIC_COMMON_SCHAN_MESSAGE20", CMIC_COMMON_SCHAN_MESSAGE20r }, \
    { 0x00010060, "CMIC_COMMON_SCHAN_MESSAGE21", CMIC_COMMON_SCHAN_MESSAGE21r }, \
    { 0x00010080, "CMIC_COMMON_MIIM_PARAM", CMIC_COMMON_MIIM_PARAMr }, \
    { 0x00010084, "CMIC_COMMON_MIIM_READ_DATA", CMIC_COMMON_MIIM_READ_DATAr }, \
    { 0x00010088, "CMIC_COMMON_MIIM_ADDRESS", CMIC_COMMON_MIIM_ADDRESSr }, \
    { 0x0001008c, "CMIC_COMMON_MIIM_CTRL", CMIC_COMMON_MIIM_CTRLr }, \
    { 0x00010090, "CMIC_COMMON_MIIM_STAT", CMIC_COMMON_MIIM_STATr }, \
    { 0x00010094, "CMIC_SBUS_TIMEOUT", CMIC_SBUS_TIMEOUTr }, \
    { 0x00010098, "CMIC_SBUS_RING_MAP_0_7", CMIC_SBUS_RING_MAP_0_7r }, \
    { 0x0001009c, "CMIC_SBUS_RING_MAP_8_15", CMIC_SBUS_RING_MAP_8_15r }, \
    { 0x000100a0, "CMIC_SBUS_RING_MAP_16_23", CMIC_SBUS_RING_MAP_16_23r }, \
    { 0x000100a4, "CMIC_SBUS_RING_MAP_24_31", CMIC_SBUS_RING_MAP_24_31r }, \
    { 0x000100a8, "CMIC_SBUS_RING_MAP_32_39", CMIC_SBUS_RING_MAP_32_39r }, \
    { 0x000100ac, "CMIC_SBUS_RING_MAP_40_47", CMIC_SBUS_RING_MAP_40_47r }, \
    { 0x000100b0, "CMIC_SBUS_RING_MAP_48_55", CMIC_SBUS_RING_MAP_48_55r }, \
    { 0x000100b4, "CMIC_SBUS_RING_MAP_56_63", CMIC_SBUS_RING_MAP_56_63r }, \
    { 0x000100b8, "CMIC_STAT_DMA_PORT_TYPE_MAP_0", CMIC_STAT_DMA_PORT_TYPE_MAP_0r }, \
    { 0x000100b8, "CMIC_SBUS_RING_MAP_64_71", CMIC_SBUS_RING_MAP_64_71r }, \
    { 0x000100bc, "CMIC_SBUS_RING_MAP_72_79", CMIC_SBUS_RING_MAP_72_79r }, \
    { 0x000100bc, "CMIC_STAT_DMA_PORT_TYPE_MAP_1", CMIC_STAT_DMA_PORT_TYPE_MAP_1r }, \
    { 0x000100c0, "CMIC_SBUS_RING_MAP_80_87", CMIC_SBUS_RING_MAP_80_87r }, \
    { 0x000100c0, "CMIC_STAT_DMA_PORT_TYPE_MAP_2", CMIC_STAT_DMA_PORT_TYPE_MAP_2r }, \
    { 0x000100c4, "CMIC_STAT_DMA_BLKNUM_MAP_4_0", CMIC_STAT_DMA_BLKNUM_MAP_4_0r }, \
    { 0x000100c4, "CMIC_SBUS_RING_MAP_88_95", CMIC_SBUS_RING_MAP_88_95r }, \
    { 0x000100c8, "CMIC_STAT_DMA_BLKNUM_MAP_9_5", CMIC_STAT_DMA_BLKNUM_MAP_9_5r }, \
    { 0x000100c8, "CMIC_SBUS_RING_MAP_96_103", CMIC_SBUS_RING_MAP_96_103r }, \
    { 0x000100cc, "CMIC_SBUS_RING_MAP_104_111", CMIC_SBUS_RING_MAP_104_111r }, \
    { 0x000100cc, "CMIC_STAT_DMA_BLKNUM_MAP_14_10", CMIC_STAT_DMA_BLKNUM_MAP_14_10r }, \
    { 0x000100d0, "CMIC_SBUS_RING_MAP_112_119", CMIC_SBUS_RING_MAP_112_119r }, \
    { 0x000100d0, "CMIC_STAT_DMA_BLKNUM_MAP_19_15", CMIC_STAT_DMA_BLKNUM_MAP_19_15r }, \
    { 0x000100d4, "CMIC_STAT_DMA_BLKNUM_MAP_24_20", CMIC_STAT_DMA_BLKNUM_MAP_24_20r }, \
    { 0x000100d4, "CMIC_SBUS_RING_MAP_120_127", CMIC_SBUS_RING_MAP_120_127r }, \
    { 0x000100d8, "CMIC_STAT_DMA_BLKNUM_MAP_29_25", CMIC_STAT_DMA_BLKNUM_MAP_29_25r }, \
    { 0x000100dc, "CMIC_STAT_DMA_BLKNUM_MAP_34_30", CMIC_STAT_DMA_BLKNUM_MAP_34_30r }, \
    { 0x000100e0, "CMIC_STAT_DMA_BLKNUM_MAP_39_35", CMIC_STAT_DMA_BLKNUM_MAP_39_35r }, \
    { 0x000100e4, "CMIC_STAT_DMA_BLKNUM_MAP_44_40", CMIC_STAT_DMA_BLKNUM_MAP_44_40r }, \
    { 0x000100e8, "CMIC_STAT_DMA_BLKNUM_MAP_49_45", CMIC_STAT_DMA_BLKNUM_MAP_49_45r }, \
    { 0x000100ec, "CMIC_STAT_DMA_BLKNUM_MAP_54_50", CMIC_STAT_DMA_BLKNUM_MAP_54_50r }, \
    { 0x000100f0, "CMIC_STAT_DMA_BLKNUM_MAP_59_55", CMIC_STAT_DMA_BLKNUM_MAP_59_55r }, \
    { 0x000100f4, "CMIC_STAT_DMA_BLKNUM_MAP_64_60", CMIC_STAT_DMA_BLKNUM_MAP_64_60r }, \
    { 0x000100f8, "CMIC_STAT_DMA_BLKNUM_MAP_69_65", CMIC_STAT_DMA_BLKNUM_MAP_69_65r }, \
    { 0x000100fc, "CMIC_STAT_DMA_BLKNUM_MAP_74_70", CMIC_STAT_DMA_BLKNUM_MAP_74_70r }, \
    { 0x00010100, "CMIC_STAT_DMA_BLKNUM_MAP_79_75", CMIC_STAT_DMA_BLKNUM_MAP_79_75r }, \
    { 0x00010104, "CMIC_STAT_DMA_BLKNUM_MAP_84_80", CMIC_STAT_DMA_BLKNUM_MAP_84_80r }, \
    { 0x00010108, "CMIC_STAT_DMA_BLKNUM_MAP_89_85", CMIC_STAT_DMA_BLKNUM_MAP_89_85r }, \
    { 0x0001010c, "CMIC_STAT_DMA_BLKNUM_MAP_94_90", CMIC_STAT_DMA_BLKNUM_MAP_94_90r }, \
    { 0x00010110, "CMIC_STAT_DMA_BLKNUM_MAP_95", CMIC_STAT_DMA_BLKNUM_MAP_95r }, \
    { 0x00010114, "CMIC_STAT_DMA_ING_STATS_CFG", CMIC_STAT_DMA_ING_STATS_CFGr }, \
    { 0x00010118, "CMIC_STAT_DMA_EGR_STATS_CFG", CMIC_STAT_DMA_EGR_STATS_CFGr }, \
    { 0x0001011c, "CMIC_STAT_DMA_MAC_STATS_CFG", CMIC_STAT_DMA_MAC_STATS_CFGr }, \
    { 0x00010120, "CMIC_STAT_DMA_PORTNUM_MAP_3_0", CMIC_STAT_DMA_PORTNUM_MAP_3_0r }, \
    { 0x00010124, "CMIC_STAT_DMA_PORTNUM_MAP_7_4", CMIC_STAT_DMA_PORTNUM_MAP_7_4r }, \
    { 0x00010128, "CMIC_STAT_DMA_PORTNUM_MAP_11_8", CMIC_STAT_DMA_PORTNUM_MAP_11_8r }, \
    { 0x0001012c, "CMIC_STAT_DMA_PORTNUM_MAP_15_12", CMIC_STAT_DMA_PORTNUM_MAP_15_12r }, \
    { 0x00010130, "CMIC_STAT_DMA_PORTNUM_MAP_19_16", CMIC_STAT_DMA_PORTNUM_MAP_19_16r }, \
    { 0x00010134, "CMIC_STAT_DMA_PORTNUM_MAP_23_20", CMIC_STAT_DMA_PORTNUM_MAP_23_20r }, \
    { 0x00010138, "CMIC_STAT_DMA_PORTNUM_MAP_27_24", CMIC_STAT_DMA_PORTNUM_MAP_27_24r }, \
    { 0x0001013c, "CMIC_STAT_DMA_PORTNUM_MAP_31_28", CMIC_STAT_DMA_PORTNUM_MAP_31_28r }, \
    { 0x00010140, "CMIC_STAT_DMA_PORTNUM_MAP_35_32", CMIC_STAT_DMA_PORTNUM_MAP_35_32r }, \
    { 0x00010144, "CMIC_STAT_DMA_PORTNUM_MAP_39_36", CMIC_STAT_DMA_PORTNUM_MAP_39_36r }, \
    { 0x00010148, "CMIC_STAT_DMA_PORTNUM_MAP_43_40", CMIC_STAT_DMA_PORTNUM_MAP_43_40r }, \
    { 0x0001014c, "CMIC_STAT_DMA_PORTNUM_MAP_47_44", CMIC_STAT_DMA_PORTNUM_MAP_47_44r }, \
    { 0x00010150, "CMIC_STAT_DMA_PORTNUM_MAP_51_48", CMIC_STAT_DMA_PORTNUM_MAP_51_48r }, \
    { 0x00010154, "CMIC_STAT_DMA_PORTNUM_MAP_55_52", CMIC_STAT_DMA_PORTNUM_MAP_55_52r }, \
    { 0x00010158, "CMIC_STAT_DMA_PORTNUM_MAP_59_56", CMIC_STAT_DMA_PORTNUM_MAP_59_56r }, \
    { 0x0001015c, "CMIC_STAT_DMA_PORTNUM_MAP_63_60", CMIC_STAT_DMA_PORTNUM_MAP_63_60r }, \
    { 0x00010160, "CMIC_STAT_DMA_PORTNUM_MAP_67_64", CMIC_STAT_DMA_PORTNUM_MAP_67_64r }, \
    { 0x00010164, "CMIC_STAT_DMA_PORTNUM_MAP_71_68", CMIC_STAT_DMA_PORTNUM_MAP_71_68r }, \
    { 0x00010168, "CMIC_STAT_DMA_PORTNUM_MAP_75_72", CMIC_STAT_DMA_PORTNUM_MAP_75_72r }, \
    { 0x0001016c, "CMIC_STAT_DMA_PORTNUM_MAP_79_76", CMIC_STAT_DMA_PORTNUM_MAP_79_76r }, \
    { 0x00010170, "CMIC_STAT_DMA_PORTNUM_MAP_83_80", CMIC_STAT_DMA_PORTNUM_MAP_83_80r }, \
    { 0x00010174, "CMIC_STAT_DMA_PORTNUM_MAP_87_84", CMIC_STAT_DMA_PORTNUM_MAP_87_84r }, \
    { 0x00010178, "CMIC_STAT_DMA_PORTNUM_MAP_91_88", CMIC_STAT_DMA_PORTNUM_MAP_91_88r }, \
    { 0x0001017c, "CMIC_STAT_DMA_PORTNUM_MAP_95_92", CMIC_STAT_DMA_PORTNUM_MAP_95_92r }, \
    { 0x00010188, "CMIC_SRAM_TM0_CONTROL", CMIC_SRAM_TM0_CONTROLr }, \
    { 0x0001018c, "CMIC_SRAM_TM1_CONTROL", CMIC_SRAM_TM1_CONTROLr }, \
    { 0x00010190, "CMIC_SRAM_TM2_CONTROL", CMIC_SRAM_TM2_CONTROLr }, \
    { 0x00010194, "CMICM_COMMON_CONFIG", CMICM_COMMON_CONFIGr }, \
    { 0x00010198, "CMIC_MISC_CONTROL", CMIC_MISC_CONTROLr }, \
    { 0x0001019c, "CMIC_MISC_STATUS", CMIC_MISC_STATUSr }, \
    { 0x000101a0, "CMIC_SRAM_TM3_CONTROL", CMIC_SRAM_TM3_CONTROLr }, \
    { 0x000101ec, "CMIC_COMMON_PCIE_PIO_ENDIANESS", CMIC_COMMON_PCIE_PIO_ENDIANESSr }, \
    { 0x000101f0, "CMIC_COMMON_UC0_PIO_ENDIANESS", CMIC_COMMON_UC0_PIO_ENDIANESSr }, \
    { 0x000101f4, "CMIC_COMMON_UC1_PIO_ENDIANESS", CMIC_COMMON_UC1_PIO_ENDIANESSr }, \
    { 0x000101f8, "CMIC_COMMON_SPI_PIO_ENDIANESS", CMIC_COMMON_SPI_PIO_ENDIANESSr }, \
    { 0x000101fc, "CMIC_COMMON_I2C_PIO_ENDIANESS", CMIC_COMMON_I2C_PIO_ENDIANESSr }, \
    { 0x00010200, "CMIC_COMMON_RPE_PIO_ENDIANESS", CMIC_COMMON_RPE_PIO_ENDIANESSr }, \
    { 0x00010204, "CMIC_PIO_MCS_ACCESS_PAGE", CMIC_PIO_MCS_ACCESS_PAGEr }, \
    { 0x00010208, "CMIC_PCIE_CONFIG", CMIC_PCIE_CONFIGr }, \
    { 0x0001020c, "CMIC_UC0_CONFIG", CMIC_UC0_CONFIGr }, \
    { 0x00010210, "CMIC_UC1_CONFIG", CMIC_UC1_CONFIGr }, \
    { 0x00010214, "CMIC_PCIE_ERROR_STATUS", CMIC_PCIE_ERROR_STATUSr }, \
    { 0x00010218, "CMIC_PCIE_ERROR_STATUS_CLR", CMIC_PCIE_ERROR_STATUS_CLRr }, \
    { 0x0001021c, "CMIC_SW_RST", CMIC_SW_RSTr }, \
    { 0x00010220, "CMIC_CPS_RESET", CMIC_CPS_RESETr }, \
    { 0x00010224, "CMIC_DEV_REV_ID", CMIC_DEV_REV_IDr }, \
    { 0x00010228, "CMICM_REVID", CMICM_REVIDr }, \
    { 0x00010230, "PCIE_RST_CONTROL", PCIE_RST_CONTROLr }, \
    { 0x00010234, "CMIC_OVERRIDE_STRAP", CMIC_OVERRIDE_STRAPr }, \
    { 0x00010238, "CMIC_COMMON_BSPI_BIGENDIAN", CMIC_COMMON_BSPI_BIGENDIANr }, \
    { 0x00010240, "CMIC_COMMON_STRAP_STATUS_0", CMIC_COMMON_STRAP_STATUS_0r }, \
    { 0x00010244, "CMIC_COMMON_STRAP_STATUS_1", CMIC_COMMON_STRAP_STATUS_1r }, \
    { 0x00010248, "CMIC_FSRF_STBY_CONTROL", CMIC_FSRF_STBY_CONTROLr }, \
    { 0x00010250, "CMIC_PCIE_USERIF_TIMEOUT", CMIC_PCIE_USERIF_TIMEOUTr }, \
    { 0x00010254, "CMIC_PCIE_USERIF_STATUS", CMIC_PCIE_USERIF_STATUSr }, \
    { 0x00010258, "CMIC_PCIE_USERIF_STATUS_CLR", CMIC_PCIE_USERIF_STATUS_CLRr }, \
    { 0x0001025c, "CMIC_PCIE_USERIF_STATUS_MASK", CMIC_PCIE_USERIF_STATUS_MASKr }, \
    { 0x00010260, "CMIC_PCIE_USERIF_PURGE_CONTROL", CMIC_PCIE_USERIF_PURGE_CONTROLr }, \
    { 0x00010264, "CMIC_PCIE_USERIF_PURGE_STATUS", CMIC_PCIE_USERIF_PURGE_STATUSr }, \
    { 0x00010300, "CMIC_SEMAPHORE_1", CMIC_SEMAPHORE_1r }, \
    { 0x00010304, "CMIC_SEMAPHORE_1_SHADOW", CMIC_SEMAPHORE_1_SHADOWr }, \
    { 0x00010308, "CMIC_SEMAPHORE_2", CMIC_SEMAPHORE_2r }, \
    { 0x0001030c, "CMIC_SEMAPHORE_2_SHADOW", CMIC_SEMAPHORE_2_SHADOWr }, \
    { 0x00010310, "CMIC_SEMAPHORE_3", CMIC_SEMAPHORE_3r }, \
    { 0x00010314, "CMIC_SEMAPHORE_3_SHADOW", CMIC_SEMAPHORE_3_SHADOWr }, \
    { 0x00010318, "CMIC_SEMAPHORE_4", CMIC_SEMAPHORE_4r }, \
    { 0x0001031c, "CMIC_SEMAPHORE_4_SHADOW", CMIC_SEMAPHORE_4_SHADOWr }, \
    { 0x00010320, "CMIC_SEMAPHORE_5", CMIC_SEMAPHORE_5r }, \
    { 0x00010324, "CMIC_SEMAPHORE_5_SHADOW", CMIC_SEMAPHORE_5_SHADOWr }, \
    { 0x00010328, "CMIC_SEMAPHORE_6", CMIC_SEMAPHORE_6r }, \
    { 0x0001032c, "CMIC_SEMAPHORE_6_SHADOW", CMIC_SEMAPHORE_6_SHADOWr }, \
    { 0x00010330, "CMIC_SEMAPHORE_7", CMIC_SEMAPHORE_7r }, \
    { 0x00010334, "CMIC_SEMAPHORE_7_SHADOW", CMIC_SEMAPHORE_7_SHADOWr }, \
    { 0x00010338, "CMIC_SEMAPHORE_8", CMIC_SEMAPHORE_8r }, \
    { 0x0001033c, "CMIC_SEMAPHORE_8_SHADOW", CMIC_SEMAPHORE_8_SHADOWr }, \
    { 0x00010340, "CMIC_SEMAPHORE_9", CMIC_SEMAPHORE_9r }, \
    { 0x00010344, "CMIC_SEMAPHORE_9_SHADOW", CMIC_SEMAPHORE_9_SHADOWr }, \
    { 0x00010348, "CMIC_SEMAPHORE_10", CMIC_SEMAPHORE_10r }, \
    { 0x0001034c, "CMIC_SEMAPHORE_10_SHADOW", CMIC_SEMAPHORE_10_SHADOWr }, \
    { 0x00010350, "CMIC_SEMAPHORE_11", CMIC_SEMAPHORE_11r }, \
    { 0x00010354, "CMIC_SEMAPHORE_11_SHADOW", CMIC_SEMAPHORE_11_SHADOWr }, \
    { 0x00010358, "CMIC_SEMAPHORE_12", CMIC_SEMAPHORE_12r }, \
    { 0x0001035c, "CMIC_SEMAPHORE_12_SHADOW", CMIC_SEMAPHORE_12_SHADOWr }, \
    { 0x00010360, "CMIC_SEMAPHORE_13", CMIC_SEMAPHORE_13r }, \
    { 0x00010364, "CMIC_SEMAPHORE_13_SHADOW", CMIC_SEMAPHORE_13_SHADOWr }, \
    { 0x00010368, "CMIC_SEMAPHORE_14", CMIC_SEMAPHORE_14r }, \
    { 0x0001036c, "CMIC_SEMAPHORE_14_SHADOW", CMIC_SEMAPHORE_14_SHADOWr }, \
    { 0x00010370, "CMIC_SEMAPHORE_15", CMIC_SEMAPHORE_15r }, \
    { 0x00010374, "CMIC_SEMAPHORE_15_SHADOW", CMIC_SEMAPHORE_15_SHADOWr }, \
    { 0x00010378, "CMIC_SEMAPHORE_16", CMIC_SEMAPHORE_16r }, \
    { 0x0001037c, "CMIC_SEMAPHORE_16_SHADOW", CMIC_SEMAPHORE_16_SHADOWr }, \
    { 0x00010380, "CMIC_SEMAPHORE_17", CMIC_SEMAPHORE_17r }, \
    { 0x00010384, "CMIC_SEMAPHORE_17_SHADOW", CMIC_SEMAPHORE_17_SHADOWr }, \
    { 0x00010388, "CMIC_SEMAPHORE_18", CMIC_SEMAPHORE_18r }, \
    { 0x0001038c, "CMIC_SEMAPHORE_18_SHADOW", CMIC_SEMAPHORE_18_SHADOWr }, \
    { 0x00010390, "CMIC_SEMAPHORE_19", CMIC_SEMAPHORE_19r }, \
    { 0x00010394, "CMIC_SEMAPHORE_19_SHADOW", CMIC_SEMAPHORE_19_SHADOWr }, \
    { 0x00010398, "CMIC_SEMAPHORE_20", CMIC_SEMAPHORE_20r }, \
    { 0x0001039c, "CMIC_SEMAPHORE_20_SHADOW", CMIC_SEMAPHORE_20_SHADOWr }, \
    { 0x000103a0, "CMIC_SEMAPHORE_21", CMIC_SEMAPHORE_21r }, \
    { 0x000103a4, "CMIC_SEMAPHORE_21_SHADOW", CMIC_SEMAPHORE_21_SHADOWr }, \
    { 0x000103a8, "CMIC_SEMAPHORE_22", CMIC_SEMAPHORE_22r }, \
    { 0x000103ac, "CMIC_SEMAPHORE_22_SHADOW", CMIC_SEMAPHORE_22_SHADOWr }, \
    { 0x000103b0, "CMIC_SEMAPHORE_23", CMIC_SEMAPHORE_23r }, \
    { 0x000103b4, "CMIC_SEMAPHORE_23_SHADOW", CMIC_SEMAPHORE_23_SHADOWr }, \
    { 0x000103b8, "CMIC_SEMAPHORE_24", CMIC_SEMAPHORE_24r }, \
    { 0x000103bc, "CMIC_SEMAPHORE_24_SHADOW", CMIC_SEMAPHORE_24_SHADOWr }, \
    { 0x000103c0, "CMIC_SEMAPHORE_25", CMIC_SEMAPHORE_25r }, \
    { 0x000103c4, "CMIC_SEMAPHORE_25_SHADOW", CMIC_SEMAPHORE_25_SHADOWr }, \
    { 0x000103c8, "CMIC_SEMAPHORE_26", CMIC_SEMAPHORE_26r }, \
    { 0x000103cc, "CMIC_SEMAPHORE_26_SHADOW", CMIC_SEMAPHORE_26_SHADOWr }, \
    { 0x000103d0, "CMIC_SEMAPHORE_27", CMIC_SEMAPHORE_27r }, \
    { 0x000103d4, "CMIC_SEMAPHORE_27_SHADOW", CMIC_SEMAPHORE_27_SHADOWr }, \
    { 0x000103d8, "CMIC_SEMAPHORE_28", CMIC_SEMAPHORE_28r }, \
    { 0x000103dc, "CMIC_SEMAPHORE_28_SHADOW", CMIC_SEMAPHORE_28_SHADOWr }, \
    { 0x000103e0, "CMIC_SEMAPHORE_29", CMIC_SEMAPHORE_29r }, \
    { 0x000103e4, "CMIC_SEMAPHORE_29_SHADOW", CMIC_SEMAPHORE_29_SHADOWr }, \
    { 0x000103e8, "CMIC_SEMAPHORE_30", CMIC_SEMAPHORE_30r }, \
    { 0x000103ec, "CMIC_SEMAPHORE_30_SHADOW", CMIC_SEMAPHORE_30_SHADOWr }, \
    { 0x000103f0, "CMIC_SEMAPHORE_31", CMIC_SEMAPHORE_31r }, \
    { 0x000103f4, "CMIC_SEMAPHORE_31_SHADOW", CMIC_SEMAPHORE_31_SHADOWr }, \
    { 0x000103f8, "CMIC_SEMAPHORE_32", CMIC_SEMAPHORE_32r }, \
    { 0x000103fc, "CMIC_SEMAPHORE_32_SHADOW", CMIC_SEMAPHORE_32_SHADOWr }, \
    { 0x00010400, "CMIC_TS_FREQ_CTRL_LOWER", CMIC_TS_FREQ_CTRL_LOWERr }, \
    { 0x00010404, "CMIC_TS_FREQ_CTRL_UPPER", CMIC_TS_FREQ_CTRL_UPPERr }, \
    { 0x00010408, "CMIC_TS_TIME_CAPTURE_CTRL", CMIC_TS_TIME_CAPTURE_CTRLr }, \
    { 0x0001040c, "CMIC_TS_INPUT_TIME_FIFO_TS", CMIC_TS_INPUT_TIME_FIFO_TSr }, \
    { 0x00010410, "CMIC_TS_INPUT_TIME_FIFO_ID", CMIC_TS_INPUT_TIME_FIFO_IDr }, \
    { 0x00010414, "CMIC_TS_CAPTURE_STATUS", CMIC_TS_CAPTURE_STATUSr }, \
    { 0x00010418, "CMIC_TS_CAPTURE_STATUS_CLR", CMIC_TS_CAPTURE_STATUS_CLRr }, \
    { 0x0001041c, "CMIC_TS_FIFO_STATUS", CMIC_TS_FIFO_STATUSr }, \
    { 0x00010420, "CMIC_TS_GPIO_1_CTRL", CMIC_TS_GPIO_1_CTRLr }, \
    { 0x00010424, "CMIC_TS_GPIO_1_UP_EVENT_CTRL", CMIC_TS_GPIO_1_UP_EVENT_CTRLr }, \
    { 0x00010428, "CMIC_TS_GPIO_1_DOWN_EVENT_CTRL", CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr }, \
    { 0x0001042c, "CMIC_TS_GPIO_2_CTRL", CMIC_TS_GPIO_2_CTRLr }, \
    { 0x00010430, "CMIC_TS_GPIO_2_UP_EVENT_CTRL", CMIC_TS_GPIO_2_UP_EVENT_CTRLr }, \
    { 0x00010434, "CMIC_TS_GPIO_2_DOWN_EVENT_CTRL", CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr }, \
    { 0x00010438, "CMIC_TS_GPIO_3_CTRL", CMIC_TS_GPIO_3_CTRLr }, \
    { 0x0001043c, "CMIC_TS_GPIO_3_UP_EVENT_CTRL", CMIC_TS_GPIO_3_UP_EVENT_CTRLr }, \
    { 0x00010440, "CMIC_TS_GPIO_3_DOWN_EVENT_CTRL", CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr }, \
    { 0x00010444, "CMIC_TS_GPIO_4_CTRL", CMIC_TS_GPIO_4_CTRLr }, \
    { 0x00010448, "CMIC_TS_GPIO_4_UP_EVENT_CTRL", CMIC_TS_GPIO_4_UP_EVENT_CTRLr }, \
    { 0x0001044c, "CMIC_TS_GPIO_4_DOWN_EVENT_CTRL", CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr }, \
    { 0x00010450, "CMIC_TS_GPIO_5_CTRL", CMIC_TS_GPIO_5_CTRLr }, \
    { 0x00010454, "CMIC_TS_GPIO_5_UP_EVENT_CTRL", CMIC_TS_GPIO_5_UP_EVENT_CTRLr }, \
    { 0x00010458, "CMIC_TS_GPIO_5_DOWN_EVENT_CTRL", CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr }, \
    { 0x0001045c, "CMIC_TS_GPIO_6_CTRL", CMIC_TS_GPIO_6_CTRLr }, \
    { 0x00010460, "CMIC_TS_GPIO_6_UP_EVENT_CTRL", CMIC_TS_GPIO_6_UP_EVENT_CTRLr }, \
    { 0x00010464, "CMIC_TS_GPIO_6_DOWN_EVENT_CTRL", CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr }, \
    { 0x00010468, "CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL", CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr }, \
    { 0x0001046c, "CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL", CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr }, \
    { 0x00010470, "CMIC_TS_LCPLL_CLK_COUNT_CTRL", CMIC_TS_LCPLL_CLK_COUNT_CTRLr }, \
    { 0x00010474, "CMIC_BS_REF_CLK_GEN_CTRL", CMIC_BS_REF_CLK_GEN_CTRLr }, \
    { 0x00010478, "CMIC_TS_GPIO_1_OUTPUT_ENABLE", CMIC_TS_GPIO_1_OUTPUT_ENABLEr }, \
    { 0x0001047c, "CMIC_TS_GPIO_1_PHASE_ADJUST", CMIC_TS_GPIO_1_PHASE_ADJUSTr }, \
    { 0x00010480, "CMIC_TS_GPIO_2_OUTPUT_ENABLE", CMIC_TS_GPIO_2_OUTPUT_ENABLEr }, \
    { 0x00010484, "CMIC_TS_GPIO_2_PHASE_ADJUST", CMIC_TS_GPIO_2_PHASE_ADJUSTr }, \
    { 0x00010488, "CMIC_TS_GPIO_3_OUTPUT_ENABLE", CMIC_TS_GPIO_3_OUTPUT_ENABLEr }, \
    { 0x0001048c, "CMIC_TS_GPIO_3_PHASE_ADJUST", CMIC_TS_GPIO_3_PHASE_ADJUSTr }, \
    { 0x00010490, "CMIC_TS_GPIO_4_OUTPUT_ENABLE", CMIC_TS_GPIO_4_OUTPUT_ENABLEr }, \
    { 0x00010494, "CMIC_TS_GPIO_4_PHASE_ADJUST", CMIC_TS_GPIO_4_PHASE_ADJUSTr }, \
    { 0x00010498, "CMIC_TS_GPIO_5_OUTPUT_ENABLE", CMIC_TS_GPIO_5_OUTPUT_ENABLEr }, \
    { 0x0001049c, "CMIC_TS_GPIO_5_PHASE_ADJUST", CMIC_TS_GPIO_5_PHASE_ADJUSTr }, \
    { 0x000104a0, "CMIC_TS_GPIO_6_OUTPUT_ENABLE", CMIC_TS_GPIO_6_OUTPUT_ENABLEr }, \
    { 0x000104a4, "CMIC_TS_GPIO_6_PHASE_ADJUST", CMIC_TS_GPIO_6_PHASE_ADJUSTr }, \
    { 0x00010500, "CMIC_BS_CONFIG", CMIC_BS_CONFIGr }, \
    { 0x00010504, "CMIC_BS_CLK_CTRL", CMIC_BS_CLK_CTRLr }, \
    { 0x00010508, "CMIC_BS_HEARTBEAT_CTRL", CMIC_BS_HEARTBEAT_CTRLr }, \
    { 0x0001050c, "CMIC_BS_HEARTBEAT_UP_DURATION", CMIC_BS_HEARTBEAT_UP_DURATIONr }, \
    { 0x00010510, "CMIC_BS_HEARTBEAT_DOWN_DURATION", CMIC_BS_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x00010514, "CMIC_BS_OUTPUT_TIME_0", CMIC_BS_OUTPUT_TIME_0r }, \
    { 0x00010518, "CMIC_BS_OUTPUT_TIME_1", CMIC_BS_OUTPUT_TIME_1r }, \
    { 0x0001051c, "CMIC_BS_OUTPUT_TIME_2", CMIC_BS_OUTPUT_TIME_2r }, \
    { 0x00010520, "CMIC_BS_INPUT_TIME_0", CMIC_BS_INPUT_TIME_0r }, \
    { 0x00010524, "CMIC_BS_INPUT_TIME_1", CMIC_BS_INPUT_TIME_1r }, \
    { 0x00010528, "CMIC_BS_INPUT_TIME_2", CMIC_BS_INPUT_TIME_2r }, \
    { 0x0001052c, "CMIC_BS_INITIAL_CRC", CMIC_BS_INITIAL_CRCr }, \
    { 0x00010600, "CMIC_TIMESYNC_COUNTER_CONFIG_SELECT", CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr }, \
    { 0x00010604, "CMIC_TIMESYNC_TS0_COUNTER_ENABLE", CMIC_TIMESYNC_TS0_COUNTER_ENABLEr }, \
    { 0x00010608, "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC", CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr }, \
    { 0x0001060c, "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER", CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr }, \
    { 0x00010610, "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER", CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr }, \
    { 0x00010614, "CMIC_TIMESYNC_TS1_COUNTER_ENABLE", CMIC_TIMESYNC_TS1_COUNTER_ENABLEr }, \
    { 0x00010618, "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC", CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr }, \
    { 0x0001061c, "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER", CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr }, \
    { 0x00010620, "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER", CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr }, \
    { 0x00010624, "CMIC_TIMESYNC_TIME_CAPTURE_MODE", CMIC_TIMESYNC_TIME_CAPTURE_MODEr }, \
    { 0x0001062c, "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER", CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr }, \
    { 0x00010630, "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER", CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr }, \
    { 0x0001063c, "CMIC_TIMESYNC_FIFO_STATUS", CMIC_TIMESYNC_FIFO_STATUSr }, \
    { 0x00010640, "CMIC_TIMESYNC_GPIO_0_CTRL", CMIC_TIMESYNC_GPIO_0_CTRLr }, \
    { 0x00010644, "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr }, \
    { 0x00010648, "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr }, \
    { 0x0001064c, "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr }, \
    { 0x00010650, "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr }, \
    { 0x00010654, "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr }, \
    { 0x00010658, "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr }, \
    { 0x0001065c, "CMIC_TIMESYNC_GPIO_1_CTRL", CMIC_TIMESYNC_GPIO_1_CTRLr }, \
    { 0x00010660, "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr }, \
    { 0x00010664, "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr }, \
    { 0x00010668, "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr }, \
    { 0x0001066c, "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr }, \
    { 0x00010670, "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr }, \
    { 0x00010674, "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr }, \
    { 0x00010678, "CMIC_TIMESYNC_GPIO_2_CTRL", CMIC_TIMESYNC_GPIO_2_CTRLr }, \
    { 0x0001067c, "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr }, \
    { 0x00010680, "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr }, \
    { 0x00010684, "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr }, \
    { 0x00010688, "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr }, \
    { 0x0001068c, "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr }, \
    { 0x00010690, "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr }, \
    { 0x00010694, "CMIC_TIMESYNC_GPIO_3_CTRL", CMIC_TIMESYNC_GPIO_3_CTRLr }, \
    { 0x00010698, "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr }, \
    { 0x0001069c, "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr }, \
    { 0x000106a0, "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr }, \
    { 0x000106a4, "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr }, \
    { 0x000106a8, "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr }, \
    { 0x000106ac, "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr }, \
    { 0x000106b0, "CMIC_TIMESYNC_GPIO_4_CTRL", CMIC_TIMESYNC_GPIO_4_CTRLr }, \
    { 0x000106b4, "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr }, \
    { 0x000106b8, "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr }, \
    { 0x000106bc, "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr }, \
    { 0x000106c0, "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr }, \
    { 0x000106c4, "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr }, \
    { 0x000106c8, "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr }, \
    { 0x000106cc, "CMIC_TIMESYNC_GPIO_5_CTRL", CMIC_TIMESYNC_GPIO_5_CTRLr }, \
    { 0x000106d0, "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr }, \
    { 0x000106d4, "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr }, \
    { 0x000106d8, "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr }, \
    { 0x000106dc, "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr }, \
    { 0x000106e0, "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr }, \
    { 0x000106e4, "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr }, \
    { 0x000106e8, "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr }, \
    { 0x000106ec, "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr }, \
    { 0x000106f0, "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr }, \
    { 0x000106f4, "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr }, \
    { 0x000106f8, "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr }, \
    { 0x000106fc, "CMIC_BROADSYNC_REF_CLK_GEN_CTRL", CMIC_BROADSYNC_REF_CLK_GEN_CTRLr }, \
    { 0x00010700, "CMIC_BS0_CONFIG", CMIC_BS0_CONFIGr }, \
    { 0x00010704, "CMIC_BS0_CLK_CTRL", CMIC_BS0_CLK_CTRLr }, \
    { 0x00010708, "CMIC_BS0_HEARTBEAT_CTRL", CMIC_BS0_HEARTBEAT_CTRLr }, \
    { 0x0001070c, "CMIC_BS0_HEARTBEAT_UP_DURATION", CMIC_BS0_HEARTBEAT_UP_DURATIONr }, \
    { 0x00010710, "CMIC_BS0_HEARTBEAT_DOWN_DURATION", CMIC_BS0_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x00010714, "CMIC_BS0_OUTPUT_TIME_0", CMIC_BS0_OUTPUT_TIME_0r }, \
    { 0x00010718, "CMIC_BS0_OUTPUT_TIME_1", CMIC_BS0_OUTPUT_TIME_1r }, \
    { 0x0001071c, "CMIC_BS0_OUTPUT_TIME_2", CMIC_BS0_OUTPUT_TIME_2r }, \
    { 0x00010720, "CMIC_BS0_INPUT_TIME_0", CMIC_BS0_INPUT_TIME_0r }, \
    { 0x00010724, "CMIC_BS0_INPUT_TIME_1", CMIC_BS0_INPUT_TIME_1r }, \
    { 0x00010728, "CMIC_BS0_INPUT_TIME_2", CMIC_BS0_INPUT_TIME_2r }, \
    { 0x0001072c, "CMIC_BS0_INITIAL_CRC", CMIC_BS0_INITIAL_CRCr }, \
    { 0x00010800, "CMIC_BS1_CONFIG", CMIC_BS1_CONFIGr }, \
    { 0x00010804, "CMIC_BS1_CLK_CTRL", CMIC_BS1_CLK_CTRLr }, \
    { 0x00010808, "CMIC_BS1_HEARTBEAT_CTRL", CMIC_BS1_HEARTBEAT_CTRLr }, \
    { 0x0001080c, "CMIC_BS1_HEARTBEAT_UP_DURATION", CMIC_BS1_HEARTBEAT_UP_DURATIONr }, \
    { 0x00010810, "CMIC_BS1_HEARTBEAT_DOWN_DURATION", CMIC_BS1_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x00010814, "CMIC_BS1_OUTPUT_TIME_0", CMIC_BS1_OUTPUT_TIME_0r }, \
    { 0x00010818, "CMIC_BS1_OUTPUT_TIME_1", CMIC_BS1_OUTPUT_TIME_1r }, \
    { 0x0001081c, "CMIC_BS1_OUTPUT_TIME_2", CMIC_BS1_OUTPUT_TIME_2r }, \
    { 0x00010820, "CMIC_BS1_INPUT_TIME_0", CMIC_BS1_INPUT_TIME_0r }, \
    { 0x00010824, "CMIC_BS1_INPUT_TIME_1", CMIC_BS1_INPUT_TIME_1r }, \
    { 0x00010828, "CMIC_BS1_INPUT_TIME_2", CMIC_BS1_INPUT_TIME_2r }, \
    { 0x0001082c, "CMIC_BS1_INITIAL_CRC", CMIC_BS1_INITIAL_CRCr }, \
    { 0x00010900, "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL", CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr }, \
    { 0x00010904, "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL", CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr }, \
    { 0x00010908, "CMIC_TIMESYNC_TIME_CAPTURE_CONTROL", CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr }, \
    { 0x0001090c, "CMIC_TIMESYNC_CAPTURE_STATUS_1", CMIC_TIMESYNC_CAPTURE_STATUS_1r }, \
    { 0x00010910, "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1", CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r }, \
    { 0x00010914, "CMIC_TIMESYNC_INTERRUPT_ENABLE", CMIC_TIMESYNC_INTERRUPT_ENABLEr }, \
    { 0x00010918, "CMIC_TIMESYNC_INTERRUPT_STATUS", CMIC_TIMESYNC_INTERRUPT_STATUSr }, \
    { 0x0001091c, "CMIC_TIMESYNC_INTERRUPT_CLR", CMIC_TIMESYNC_INTERRUPT_CLRr }, \
    { 0x00010920, "CMIC_TIMESYNC_TM", CMIC_TIMESYNC_TMr }, \
    { 0x00011000, "CMIC_RATE_ADJUST_EXT_MDIO", CMIC_RATE_ADJUST_EXT_MDIOr }, \
    { 0x00011000, "CMIC_RATE_ADJUST", CMIC_RATE_ADJUSTr }, \
    { 0x00011004, "CMIC_RATE_ADJUST_INT_MDIO", CMIC_RATE_ADJUST_INT_MDIOr }, \
    { 0x00011008, "CMIC_MIIM_SCAN_CTRL", CMIC_MIIM_SCAN_CTRLr }, \
    { 0x0001100c, "CMIC_MIIM_SCAN_STATUS", CMIC_MIIM_SCAN_STATUSr }, \
    { 0x00011010, "CMIC_MIIM_AUTO_SCAN_ADDRESS", CMIC_MIIM_AUTO_SCAN_ADDRESSr }, \
    { 0x00011014, "CMIC_MIIM_PAUSE_MIIM_ADDRESS", CMIC_MIIM_PAUSE_MIIM_ADDRESSr }, \
    { 0x00011018, "CMIC_MIIM_LINK_STATUS_0", CMIC_MIIM_LINK_STATUS_0r }, \
    { 0x0001101c, "CMIC_MIIM_LINK_STATUS_1", CMIC_MIIM_LINK_STATUS_1r }, \
    { 0x00011020, "CMIC_MIIM_LINK_STATUS_2", CMIC_MIIM_LINK_STATUS_2r }, \
    { 0x00011024, "CMIC_MIIM_RX_PAUSE_STATUS_0", CMIC_MIIM_RX_PAUSE_STATUS_0r }, \
    { 0x00011028, "CMIC_MIIM_RX_PAUSE_STATUS_1", CMIC_MIIM_RX_PAUSE_STATUS_1r }, \
    { 0x0001102c, "CMIC_MIIM_RX_PAUSE_STATUS_2", CMIC_MIIM_RX_PAUSE_STATUS_2r }, \
    { 0x00011030, "CMIC_MIIM_TX_PAUSE_STATUS_0", CMIC_MIIM_TX_PAUSE_STATUS_0r }, \
    { 0x00011034, "CMIC_MIIM_TX_PAUSE_STATUS_1", CMIC_MIIM_TX_PAUSE_STATUS_1r }, \
    { 0x00011038, "CMIC_MIIM_TX_PAUSE_STATUS_2", CMIC_MIIM_TX_PAUSE_STATUS_2r }, \
    { 0x0001103c, "CMIC_MIIM_SCAN_PORTS_0", CMIC_MIIM_SCAN_PORTS_0r }, \
    { 0x00011040, "CMIC_MIIM_SCAN_PORTS_1", CMIC_MIIM_SCAN_PORTS_1r }, \
    { 0x00011044, "CMIC_MIIM_SCAN_PORTS_2", CMIC_MIIM_SCAN_PORTS_2r }, \
    { 0x00011048, "CMIC_MIIM_PAUSE_SCAN_PORTS_0", CMIC_MIIM_PAUSE_SCAN_PORTS_0r }, \
    { 0x0001104c, "CMIC_MIIM_PAUSE_SCAN_PORTS_1", CMIC_MIIM_PAUSE_SCAN_PORTS_1r }, \
    { 0x00011050, "CMIC_MIIM_PAUSE_SCAN_PORTS_2", CMIC_MIIM_PAUSE_SCAN_PORTS_2r }, \
    { 0x00011054, "CMIC_MIIM_PROTOCOL_MAP_0", CMIC_MIIM_PROTOCOL_MAP_0r }, \
    { 0x00011058, "CMIC_MIIM_PROTOCOL_MAP_1", CMIC_MIIM_PROTOCOL_MAP_1r }, \
    { 0x0001105c, "CMIC_MIIM_PROTOCOL_MAP_2", CMIC_MIIM_PROTOCOL_MAP_2r }, \
    { 0x00011060, "CMIC_MIIM_INT_SEL_MAP_0", CMIC_MIIM_INT_SEL_MAP_0r }, \
    { 0x00011064, "CMIC_MIIM_INT_SEL_MAP_1", CMIC_MIIM_INT_SEL_MAP_1r }, \
    { 0x00011068, "CMIC_MIIM_INT_SEL_MAP_2", CMIC_MIIM_INT_SEL_MAP_2r }, \
    { 0x0001106c, "CMIC_MIIM_BUS_SEL_MAP_9_0", CMIC_MIIM_BUS_SEL_MAP_9_0r }, \
    { 0x00011070, "CMIC_MIIM_BUS_SEL_MAP_19_10", CMIC_MIIM_BUS_SEL_MAP_19_10r }, \
    { 0x00011074, "CMIC_MIIM_BUS_SEL_MAP_29_20", CMIC_MIIM_BUS_SEL_MAP_29_20r }, \
    { 0x00011078, "CMIC_MIIM_BUS_SEL_MAP_39_30", CMIC_MIIM_BUS_SEL_MAP_39_30r }, \
    { 0x0001107c, "CMIC_MIIM_BUS_SEL_MAP_49_40", CMIC_MIIM_BUS_SEL_MAP_49_40r }, \
    { 0x00011080, "CMIC_MIIM_BUS_SEL_MAP_59_50", CMIC_MIIM_BUS_SEL_MAP_59_50r }, \
    { 0x00011084, "CMIC_MIIM_BUS_SEL_MAP_69_60", CMIC_MIIM_BUS_SEL_MAP_69_60r }, \
    { 0x00011088, "CMIC_MIIM_BUS_SEL_MAP_79_70", CMIC_MIIM_BUS_SEL_MAP_79_70r }, \
    { 0x0001108c, "CMIC_MIIM_BUS_SEL_MAP_89_80", CMIC_MIIM_BUS_SEL_MAP_89_80r }, \
    { 0x00011090, "CMIC_MIIM_BUS_SEL_MAP_95_90", CMIC_MIIM_BUS_SEL_MAP_95_90r }, \
    { 0x00011094, "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0", CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r }, \
    { 0x00011098, "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4", CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r }, \
    { 0x0001109c, "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8", CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r }, \
    { 0x000110a0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12", CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r }, \
    { 0x000110a4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16", CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r }, \
    { 0x000110a8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20", CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r }, \
    { 0x000110ac, "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24", CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r }, \
    { 0x000110b0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28", CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r }, \
    { 0x000110b4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32", CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r }, \
    { 0x000110b8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36", CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r }, \
    { 0x000110bc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40", CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r }, \
    { 0x000110c0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44", CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r }, \
    { 0x000110c4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48", CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r }, \
    { 0x000110c8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52", CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r }, \
    { 0x000110cc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56", CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r }, \
    { 0x000110d0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60", CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r }, \
    { 0x000110d4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64", CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r }, \
    { 0x000110d8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68", CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r }, \
    { 0x000110dc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72", CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r }, \
    { 0x000110e0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76", CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r }, \
    { 0x000110e4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80", CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r }, \
    { 0x000110e8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84", CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r }, \
    { 0x000110ec, "CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88", CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r }, \
    { 0x000110f0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92", CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r }, \
    { 0x000110f4, "CMIC_MIIM_RX_PAUSE_CAPABILITY_0", CMIC_MIIM_RX_PAUSE_CAPABILITY_0r }, \
    { 0x000110f8, "CMIC_MIIM_RX_PAUSE_CAPABILITY_1", CMIC_MIIM_RX_PAUSE_CAPABILITY_1r }, \
    { 0x000110fc, "CMIC_MIIM_RX_PAUSE_CAPABILITY_2", CMIC_MIIM_RX_PAUSE_CAPABILITY_2r }, \
    { 0x00011100, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r }, \
    { 0x00011104, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r }, \
    { 0x00011108, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r }, \
    { 0x0001110c, "CMIC_MIIM_TX_PAUSE_CAPABILITY_0", CMIC_MIIM_TX_PAUSE_CAPABILITY_0r }, \
    { 0x00011110, "CMIC_MIIM_TX_PAUSE_CAPABILITY_1", CMIC_MIIM_TX_PAUSE_CAPABILITY_1r }, \
    { 0x00011114, "CMIC_MIIM_TX_PAUSE_CAPABILITY_2", CMIC_MIIM_TX_PAUSE_CAPABILITY_2r }, \
    { 0x00011118, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r }, \
    { 0x0001111c, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r }, \
    { 0x00011120, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r }, \
    { 0x00011124, "CMIC_MIIM_CLR_SCAN_STATUS", CMIC_MIIM_CLR_SCAN_STATUSr }, \
    { 0x00011128, "CMIC_MIIM_LINK_STATUS_3", CMIC_MIIM_LINK_STATUS_3r }, \
    { 0x0001112c, "CMIC_MIIM_RX_PAUSE_STATUS_3", CMIC_MIIM_RX_PAUSE_STATUS_3r }, \
    { 0x00011130, "CMIC_MIIM_TX_PAUSE_STATUS_3", CMIC_MIIM_TX_PAUSE_STATUS_3r }, \
    { 0x00011134, "CMIC_MIIM_SCAN_PORTS_3", CMIC_MIIM_SCAN_PORTS_3r }, \
    { 0x00011138, "CMIC_MIIM_PAUSE_SCAN_PORTS_3", CMIC_MIIM_PAUSE_SCAN_PORTS_3r }, \
    { 0x0001113c, "CMIC_MIIM_PROTOCOL_MAP_3", CMIC_MIIM_PROTOCOL_MAP_3r }, \
    { 0x00011140, "CMIC_MIIM_INT_SEL_MAP_3", CMIC_MIIM_INT_SEL_MAP_3r }, \
    { 0x00011144, "CMIC_MIIM_BUS_SEL_MAP_99_90", CMIC_MIIM_BUS_SEL_MAP_99_90r }, \
    { 0x00011148, "CMIC_MIIM_BUS_SEL_MAP_109_100", CMIC_MIIM_BUS_SEL_MAP_109_100r }, \
    { 0x0001114c, "CMIC_MIIM_BUS_SEL_MAP_119_110", CMIC_MIIM_BUS_SEL_MAP_119_110r }, \
    { 0x00011150, "CMIC_MIIM_BUS_SEL_MAP_129_120", CMIC_MIIM_BUS_SEL_MAP_129_120r }, \
    { 0x00011150, "CMIC_MIIM_BUS_SEL_MAP_127_120", CMIC_MIIM_BUS_SEL_MAP_127_120r }, \
    { 0x00011154, "CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96", CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r }, \
    { 0x00011158, "CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100", CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r }, \
    { 0x0001115c, "CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104", CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r }, \
    { 0x00011160, "CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108", CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r }, \
    { 0x00011164, "CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112", CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r }, \
    { 0x00011168, "CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116", CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r }, \
    { 0x0001116c, "CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120", CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r }, \
    { 0x00011170, "CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124", CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r }, \
    { 0x00011174, "CMIC_MIIM_RX_PAUSE_CAPABILITY_3", CMIC_MIIM_RX_PAUSE_CAPABILITY_3r }, \
    { 0x00011178, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r }, \
    { 0x0001117c, "CMIC_MIIM_TX_PAUSE_CAPABILITY_3", CMIC_MIIM_TX_PAUSE_CAPABILITY_3r }, \
    { 0x00011180, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r }, \
    { 0x00011184, "CMIC_MIIM_CONFIG", CMIC_MIIM_CONFIGr }, \
    { 0x00011188, "CMIC_MIIM_LINK_STATUS_4", CMIC_MIIM_LINK_STATUS_4r }, \
    { 0x0001118c, "CMIC_MIIM_LINK_STATUS_5", CMIC_MIIM_LINK_STATUS_5r }, \
    { 0x00011190, "CMIC_MIIM_RX_PAUSE_STATUS_4", CMIC_MIIM_RX_PAUSE_STATUS_4r }, \
    { 0x00011194, "CMIC_MIIM_RX_PAUSE_STATUS_5", CMIC_MIIM_RX_PAUSE_STATUS_5r }, \
    { 0x00011198, "CMIC_MIIM_TX_PAUSE_STATUS_4", CMIC_MIIM_TX_PAUSE_STATUS_4r }, \
    { 0x0001119c, "CMIC_MIIM_TX_PAUSE_STATUS_5", CMIC_MIIM_TX_PAUSE_STATUS_5r }, \
    { 0x000111a0, "CMIC_MIIM_SCAN_PORTS_4", CMIC_MIIM_SCAN_PORTS_4r }, \
    { 0x000111a4, "CMIC_MIIM_SCAN_PORTS_5", CMIC_MIIM_SCAN_PORTS_5r }, \
    { 0x000111a8, "CMIC_MIIM_PAUSE_SCAN_PORTS_4", CMIC_MIIM_PAUSE_SCAN_PORTS_4r }, \
    { 0x000111ac, "CMIC_MIIM_PAUSE_SCAN_PORTS_5", CMIC_MIIM_PAUSE_SCAN_PORTS_5r }, \
    { 0x000111b0, "CMIC_MIIM_PROTOCOL_MAP_4", CMIC_MIIM_PROTOCOL_MAP_4r }, \
    { 0x000111b4, "CMIC_MIIM_PROTOCOL_MAP_5", CMIC_MIIM_PROTOCOL_MAP_5r }, \
    { 0x000111b8, "CMIC_MIIM_INT_SEL_MAP_4", CMIC_MIIM_INT_SEL_MAP_4r }, \
    { 0x000111bc, "CMIC_MIIM_INT_SEL_MAP_5", CMIC_MIIM_INT_SEL_MAP_5r }, \
    { 0x000111c0, "CMIC_MIIM_BUS_SEL_MAP_139_130", CMIC_MIIM_BUS_SEL_MAP_139_130r }, \
    { 0x000111c4, "CMIC_MIIM_BUS_SEL_MAP_149_140", CMIC_MIIM_BUS_SEL_MAP_149_140r }, \
    { 0x000111c8, "CMIC_MIIM_BUS_SEL_MAP_159_150", CMIC_MIIM_BUS_SEL_MAP_159_150r }, \
    { 0x000111cc, "CMIC_MIIM_BUS_SEL_MAP_169_160", CMIC_MIIM_BUS_SEL_MAP_169_160r }, \
    { 0x000111d0, "CMIC_MIIM_BUS_SEL_MAP_179_170", CMIC_MIIM_BUS_SEL_MAP_179_170r }, \
    { 0x000111d4, "CMIC_MIIM_BUS_SEL_MAP_189_180", CMIC_MIIM_BUS_SEL_MAP_189_180r }, \
    { 0x000111d8, "CMIC_MIIM_BUS_SEL_MAP_191_190", CMIC_MIIM_BUS_SEL_MAP_191_190r }, \
    { 0x000111dc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128", CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r }, \
    { 0x000111e0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132", CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r }, \
    { 0x000111e4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136", CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r }, \
    { 0x000111e8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140", CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r }, \
    { 0x000111ec, "CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144", CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r }, \
    { 0x000111f0, "CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148", CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r }, \
    { 0x000111f4, "CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152", CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r }, \
    { 0x000111f8, "CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156", CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r }, \
    { 0x000111fc, "CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160", CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r }, \
    { 0x00011200, "CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164", CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r }, \
    { 0x00011204, "CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168", CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r }, \
    { 0x00011208, "CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172", CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r }, \
    { 0x0001120c, "CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176", CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r }, \
    { 0x00011210, "CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180", CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r }, \
    { 0x00011214, "CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184", CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r }, \
    { 0x00011218, "CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188", CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r }, \
    { 0x0001121c, "CMIC_MIIM_RX_PAUSE_CAPABILITY_4", CMIC_MIIM_RX_PAUSE_CAPABILITY_4r }, \
    { 0x00011220, "CMIC_MIIM_RX_PAUSE_CAPABILITY_5", CMIC_MIIM_RX_PAUSE_CAPABILITY_5r }, \
    { 0x00011224, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r }, \
    { 0x00011228, "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5", CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r }, \
    { 0x0001122c, "CMIC_MIIM_TX_PAUSE_CAPABILITY_4", CMIC_MIIM_TX_PAUSE_CAPABILITY_4r }, \
    { 0x00011230, "CMIC_MIIM_TX_PAUSE_CAPABILITY_5", CMIC_MIIM_TX_PAUSE_CAPABILITY_5r }, \
    { 0x00011234, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r }, \
    { 0x00011238, "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5", CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r }, \
    { 0x00012000, "CMIC_SER0_START_ADDR_0", CMIC_SER0_START_ADDR_0r }, \
    { 0x00012000, "CMIC_SER_START_ADDR_0", CMIC_SER_START_ADDR_0r }, \
    { 0x00012004, "CMIC_SER_END_ADDR_0", CMIC_SER_END_ADDR_0r }, \
    { 0x00012004, "CMIC_SER0_END_ADDR_0", CMIC_SER0_END_ADDR_0r }, \
    { 0x00012008, "CMIC_SER_MEM_ADDR_0", CMIC_SER_MEM_ADDR_0r }, \
    { 0x00012008, "CMIC_SER0_MEM_ADDR_0", CMIC_SER0_MEM_ADDR_0r }, \
    { 0x0001200c, "CMIC_SER0_RANGE0_DATAENTRY_LEN", CMIC_SER0_RANGE0_DATAENTRY_LENr }, \
    { 0x0001200c, "CMIC_SER_RANGE0_DATAENTRY_LEN", CMIC_SER_RANGE0_DATAENTRY_LENr }, \
    { 0x00012010, "CMIC_SER_START_ADDR_1", CMIC_SER_START_ADDR_1r }, \
    { 0x00012010, "CMIC_SER0_START_ADDR_1", CMIC_SER0_START_ADDR_1r }, \
    { 0x00012014, "CMIC_SER_END_ADDR_1", CMIC_SER_END_ADDR_1r }, \
    { 0x00012014, "CMIC_SER0_END_ADDR_1", CMIC_SER0_END_ADDR_1r }, \
    { 0x00012018, "CMIC_SER_MEM_ADDR_1", CMIC_SER_MEM_ADDR_1r }, \
    { 0x00012018, "CMIC_SER0_MEM_ADDR_1", CMIC_SER0_MEM_ADDR_1r }, \
    { 0x0001201c, "CMIC_SER_RANGE1_DATAENTRY_LEN", CMIC_SER_RANGE1_DATAENTRY_LENr }, \
    { 0x0001201c, "CMIC_SER0_RANGE1_DATAENTRY_LEN", CMIC_SER0_RANGE1_DATAENTRY_LENr }, \
    { 0x00012020, "CMIC_SER_START_ADDR_2", CMIC_SER_START_ADDR_2r }, \
    { 0x00012020, "CMIC_SER0_START_ADDR_2", CMIC_SER0_START_ADDR_2r }, \
    { 0x00012024, "CMIC_SER0_END_ADDR_2", CMIC_SER0_END_ADDR_2r }, \
    { 0x00012024, "CMIC_SER_END_ADDR_2", CMIC_SER_END_ADDR_2r }, \
    { 0x00012028, "CMIC_SER_MEM_ADDR_2", CMIC_SER_MEM_ADDR_2r }, \
    { 0x00012028, "CMIC_SER0_MEM_ADDR_2", CMIC_SER0_MEM_ADDR_2r }, \
    { 0x0001202c, "CMIC_SER_RANGE2_DATAENTRY_LEN", CMIC_SER_RANGE2_DATAENTRY_LENr }, \
    { 0x0001202c, "CMIC_SER0_RANGE2_DATAENTRY_LEN", CMIC_SER0_RANGE2_DATAENTRY_LENr }, \
    { 0x00012030, "CMIC_SER0_START_ADDR_3", CMIC_SER0_START_ADDR_3r }, \
    { 0x00012030, "CMIC_SER_START_ADDR_3", CMIC_SER_START_ADDR_3r }, \
    { 0x00012034, "CMIC_SER0_END_ADDR_3", CMIC_SER0_END_ADDR_3r }, \
    { 0x00012034, "CMIC_SER_END_ADDR_3", CMIC_SER_END_ADDR_3r }, \
    { 0x00012038, "CMIC_SER0_MEM_ADDR_3", CMIC_SER0_MEM_ADDR_3r }, \
    { 0x00012038, "CMIC_SER_MEM_ADDR_3", CMIC_SER_MEM_ADDR_3r }, \
    { 0x0001203c, "CMIC_SER_RANGE3_DATAENTRY_LEN", CMIC_SER_RANGE3_DATAENTRY_LENr }, \
    { 0x0001203c, "CMIC_SER0_RANGE3_DATAENTRY_LEN", CMIC_SER0_RANGE3_DATAENTRY_LENr }, \
    { 0x00012040, "CMIC_SER0_START_ADDR_4", CMIC_SER0_START_ADDR_4r }, \
    { 0x00012040, "CMIC_SER_START_ADDR_4", CMIC_SER_START_ADDR_4r }, \
    { 0x00012044, "CMIC_SER_END_ADDR_4", CMIC_SER_END_ADDR_4r }, \
    { 0x00012044, "CMIC_SER0_END_ADDR_4", CMIC_SER0_END_ADDR_4r }, \
    { 0x00012048, "CMIC_SER0_MEM_ADDR_4", CMIC_SER0_MEM_ADDR_4r }, \
    { 0x00012048, "CMIC_SER_MEM_ADDR_4", CMIC_SER_MEM_ADDR_4r }, \
    { 0x0001204c, "CMIC_SER0_RANGE4_DATAENTRY_LEN", CMIC_SER0_RANGE4_DATAENTRY_LENr }, \
    { 0x0001204c, "CMIC_SER_RANGE4_DATAENTRY_LEN", CMIC_SER_RANGE4_DATAENTRY_LENr }, \
    { 0x00012050, "CMIC_SER_START_ADDR_5", CMIC_SER_START_ADDR_5r }, \
    { 0x00012050, "CMIC_SER0_START_ADDR_5", CMIC_SER0_START_ADDR_5r }, \
    { 0x00012054, "CMIC_SER_END_ADDR_5", CMIC_SER_END_ADDR_5r }, \
    { 0x00012054, "CMIC_SER0_END_ADDR_5", CMIC_SER0_END_ADDR_5r }, \
    { 0x00012058, "CMIC_SER_MEM_ADDR_5", CMIC_SER_MEM_ADDR_5r }, \
    { 0x00012058, "CMIC_SER0_MEM_ADDR_5", CMIC_SER0_MEM_ADDR_5r }, \
    { 0x0001205c, "CMIC_SER0_RANGE5_DATAENTRY_LEN", CMIC_SER0_RANGE5_DATAENTRY_LENr }, \
    { 0x0001205c, "CMIC_SER_RANGE5_DATAENTRY_LEN", CMIC_SER_RANGE5_DATAENTRY_LENr }, \
    { 0x00012060, "CMIC_SER_START_ADDR_6", CMIC_SER_START_ADDR_6r }, \
    { 0x00012060, "CMIC_SER0_START_ADDR_6", CMIC_SER0_START_ADDR_6r }, \
    { 0x00012064, "CMIC_SER_END_ADDR_6", CMIC_SER_END_ADDR_6r }, \
    { 0x00012064, "CMIC_SER0_END_ADDR_6", CMIC_SER0_END_ADDR_6r }, \
    { 0x00012068, "CMIC_SER0_MEM_ADDR_6", CMIC_SER0_MEM_ADDR_6r }, \
    { 0x00012068, "CMIC_SER_MEM_ADDR_6", CMIC_SER_MEM_ADDR_6r }, \
    { 0x0001206c, "CMIC_SER_RANGE6_DATAENTRY_LEN", CMIC_SER_RANGE6_DATAENTRY_LENr }, \
    { 0x0001206c, "CMIC_SER0_RANGE6_DATAENTRY_LEN", CMIC_SER0_RANGE6_DATAENTRY_LENr }, \
    { 0x00012070, "CMIC_SER0_START_ADDR_7", CMIC_SER0_START_ADDR_7r }, \
    { 0x00012070, "CMIC_SER_START_ADDR_7", CMIC_SER_START_ADDR_7r }, \
    { 0x00012074, "CMIC_SER0_END_ADDR_7", CMIC_SER0_END_ADDR_7r }, \
    { 0x00012074, "CMIC_SER_END_ADDR_7", CMIC_SER_END_ADDR_7r }, \
    { 0x00012078, "CMIC_SER_MEM_ADDR_7", CMIC_SER_MEM_ADDR_7r }, \
    { 0x00012078, "CMIC_SER0_MEM_ADDR_7", CMIC_SER0_MEM_ADDR_7r }, \
    { 0x0001207c, "CMIC_SER_RANGE7_DATAENTRY_LEN", CMIC_SER_RANGE7_DATAENTRY_LENr }, \
    { 0x0001207c, "CMIC_SER0_RANGE7_DATAENTRY_LEN", CMIC_SER0_RANGE7_DATAENTRY_LENr }, \
    { 0x00012080, "CMIC_SER_START_ADDR_8", CMIC_SER_START_ADDR_8r }, \
    { 0x00012080, "CMIC_SER0_START_ADDR_8", CMIC_SER0_START_ADDR_8r }, \
    { 0x00012084, "CMIC_SER0_END_ADDR_8", CMIC_SER0_END_ADDR_8r }, \
    { 0x00012084, "CMIC_SER_END_ADDR_8", CMIC_SER_END_ADDR_8r }, \
    { 0x00012088, "CMIC_SER_MEM_ADDR_8", CMIC_SER_MEM_ADDR_8r }, \
    { 0x00012088, "CMIC_SER0_MEM_ADDR_8", CMIC_SER0_MEM_ADDR_8r }, \
    { 0x0001208c, "CMIC_SER_RANGE8_DATAENTRY_LEN", CMIC_SER_RANGE8_DATAENTRY_LENr }, \
    { 0x0001208c, "CMIC_SER0_RANGE8_DATAENTRY_LEN", CMIC_SER0_RANGE8_DATAENTRY_LENr }, \
    { 0x00012090, "CMIC_SER0_START_ADDR_9", CMIC_SER0_START_ADDR_9r }, \
    { 0x00012090, "CMIC_SER_START_ADDR_9", CMIC_SER_START_ADDR_9r }, \
    { 0x00012094, "CMIC_SER_END_ADDR_9", CMIC_SER_END_ADDR_9r }, \
    { 0x00012094, "CMIC_SER0_END_ADDR_9", CMIC_SER0_END_ADDR_9r }, \
    { 0x00012098, "CMIC_SER0_MEM_ADDR_9", CMIC_SER0_MEM_ADDR_9r }, \
    { 0x00012098, "CMIC_SER_MEM_ADDR_9", CMIC_SER_MEM_ADDR_9r }, \
    { 0x0001209c, "CMIC_SER0_RANGE9_DATAENTRY_LEN", CMIC_SER0_RANGE9_DATAENTRY_LENr }, \
    { 0x0001209c, "CMIC_SER_RANGE9_DATAENTRY_LEN", CMIC_SER_RANGE9_DATAENTRY_LENr }, \
    { 0x000120a0, "CMIC_SER0_START_ADDR_10", CMIC_SER0_START_ADDR_10r }, \
    { 0x000120a0, "CMIC_SER_START_ADDR_10", CMIC_SER_START_ADDR_10r }, \
    { 0x000120a4, "CMIC_SER0_END_ADDR_10", CMIC_SER0_END_ADDR_10r }, \
    { 0x000120a4, "CMIC_SER_END_ADDR_10", CMIC_SER_END_ADDR_10r }, \
    { 0x000120a8, "CMIC_SER0_MEM_ADDR_10", CMIC_SER0_MEM_ADDR_10r }, \
    { 0x000120a8, "CMIC_SER_MEM_ADDR_10", CMIC_SER_MEM_ADDR_10r }, \
    { 0x000120ac, "CMIC_SER0_RANGE10_DATAENTRY_LEN", CMIC_SER0_RANGE10_DATAENTRY_LENr }, \
    { 0x000120ac, "CMIC_SER_RANGE10_DATAENTRY_LEN", CMIC_SER_RANGE10_DATAENTRY_LENr }, \
    { 0x000120b0, "CMIC_SER0_START_ADDR_11", CMIC_SER0_START_ADDR_11r }, \
    { 0x000120b0, "CMIC_SER_START_ADDR_11", CMIC_SER_START_ADDR_11r }, \
    { 0x000120b4, "CMIC_SER_END_ADDR_11", CMIC_SER_END_ADDR_11r }, \
    { 0x000120b4, "CMIC_SER0_END_ADDR_11", CMIC_SER0_END_ADDR_11r }, \
    { 0x000120b8, "CMIC_SER0_MEM_ADDR_11", CMIC_SER0_MEM_ADDR_11r }, \
    { 0x000120b8, "CMIC_SER_MEM_ADDR_11", CMIC_SER_MEM_ADDR_11r }, \
    { 0x000120bc, "CMIC_SER_RANGE11_DATAENTRY_LEN", CMIC_SER_RANGE11_DATAENTRY_LENr }, \
    { 0x000120bc, "CMIC_SER0_RANGE11_DATAENTRY_LEN", CMIC_SER0_RANGE11_DATAENTRY_LENr }, \
    { 0x000120c0, "CMIC_SER_START_ADDR_12", CMIC_SER_START_ADDR_12r }, \
    { 0x000120c0, "CMIC_SER0_START_ADDR_12", CMIC_SER0_START_ADDR_12r }, \
    { 0x000120c4, "CMIC_SER_END_ADDR_12", CMIC_SER_END_ADDR_12r }, \
    { 0x000120c4, "CMIC_SER0_END_ADDR_12", CMIC_SER0_END_ADDR_12r }, \
    { 0x000120c8, "CMIC_SER_MEM_ADDR_12", CMIC_SER_MEM_ADDR_12r }, \
    { 0x000120c8, "CMIC_SER0_MEM_ADDR_12", CMIC_SER0_MEM_ADDR_12r }, \
    { 0x000120cc, "CMIC_SER_RANGE12_DATAENTRY_LEN", CMIC_SER_RANGE12_DATAENTRY_LENr }, \
    { 0x000120cc, "CMIC_SER0_RANGE12_DATAENTRY_LEN", CMIC_SER0_RANGE12_DATAENTRY_LENr }, \
    { 0x000120d0, "CMIC_SER_START_ADDR_13", CMIC_SER_START_ADDR_13r }, \
    { 0x000120d0, "CMIC_SER0_START_ADDR_13", CMIC_SER0_START_ADDR_13r }, \
    { 0x000120d4, "CMIC_SER0_END_ADDR_13", CMIC_SER0_END_ADDR_13r }, \
    { 0x000120d4, "CMIC_SER_END_ADDR_13", CMIC_SER_END_ADDR_13r }, \
    { 0x000120d8, "CMIC_SER0_MEM_ADDR_13", CMIC_SER0_MEM_ADDR_13r }, \
    { 0x000120d8, "CMIC_SER_MEM_ADDR_13", CMIC_SER_MEM_ADDR_13r }, \
    { 0x000120dc, "CMIC_SER0_RANGE13_DATAENTRY_LEN", CMIC_SER0_RANGE13_DATAENTRY_LENr }, \
    { 0x000120dc, "CMIC_SER_RANGE13_DATAENTRY_LEN", CMIC_SER_RANGE13_DATAENTRY_LENr }, \
    { 0x000120e0, "CMIC_SER_START_ADDR_14", CMIC_SER_START_ADDR_14r }, \
    { 0x000120e0, "CMIC_SER0_START_ADDR_14", CMIC_SER0_START_ADDR_14r }, \
    { 0x000120e4, "CMIC_SER_END_ADDR_14", CMIC_SER_END_ADDR_14r }, \
    { 0x000120e4, "CMIC_SER0_END_ADDR_14", CMIC_SER0_END_ADDR_14r }, \
    { 0x000120e8, "CMIC_SER_MEM_ADDR_14", CMIC_SER_MEM_ADDR_14r }, \
    { 0x000120e8, "CMIC_SER0_MEM_ADDR_14", CMIC_SER0_MEM_ADDR_14r }, \
    { 0x000120ec, "CMIC_SER_RANGE14_DATAENTRY_LEN", CMIC_SER_RANGE14_DATAENTRY_LENr }, \
    { 0x000120ec, "CMIC_SER0_RANGE14_DATAENTRY_LEN", CMIC_SER0_RANGE14_DATAENTRY_LENr }, \
    { 0x000120f0, "CMIC_SER_START_ADDR_15", CMIC_SER_START_ADDR_15r }, \
    { 0x000120f0, "CMIC_SER0_START_ADDR_15", CMIC_SER0_START_ADDR_15r }, \
    { 0x000120f4, "CMIC_SER_END_ADDR_15", CMIC_SER_END_ADDR_15r }, \
    { 0x000120f4, "CMIC_SER0_END_ADDR_15", CMIC_SER0_END_ADDR_15r }, \
    { 0x000120f8, "CMIC_SER_MEM_ADDR_15", CMIC_SER_MEM_ADDR_15r }, \
    { 0x000120f8, "CMIC_SER0_MEM_ADDR_15", CMIC_SER0_MEM_ADDR_15r }, \
    { 0x000120fc, "CMIC_SER_RANGE15_DATAENTRY_LEN", CMIC_SER_RANGE15_DATAENTRY_LENr }, \
    { 0x000120fc, "CMIC_SER0_RANGE15_DATAENTRY_LEN", CMIC_SER0_RANGE15_DATAENTRY_LENr }, \
    { 0x00012100, "CMIC_SER_START_ADDR_16", CMIC_SER_START_ADDR_16r }, \
    { 0x00012100, "CMIC_SER0_START_ADDR_16", CMIC_SER0_START_ADDR_16r }, \
    { 0x00012104, "CMIC_SER0_END_ADDR_16", CMIC_SER0_END_ADDR_16r }, \
    { 0x00012104, "CMIC_SER_END_ADDR_16", CMIC_SER_END_ADDR_16r }, \
    { 0x00012108, "CMIC_SER_MEM_ADDR_16", CMIC_SER_MEM_ADDR_16r }, \
    { 0x00012108, "CMIC_SER0_MEM_ADDR_16", CMIC_SER0_MEM_ADDR_16r }, \
    { 0x0001210c, "CMIC_SER_RANGE16_DATAENTRY_LEN", CMIC_SER_RANGE16_DATAENTRY_LENr }, \
    { 0x0001210c, "CMIC_SER0_RANGE16_DATAENTRY_LEN", CMIC_SER0_RANGE16_DATAENTRY_LENr }, \
    { 0x00012110, "CMIC_SER_START_ADDR_17", CMIC_SER_START_ADDR_17r }, \
    { 0x00012110, "CMIC_SER0_START_ADDR_17", CMIC_SER0_START_ADDR_17r }, \
    { 0x00012114, "CMIC_SER0_END_ADDR_17", CMIC_SER0_END_ADDR_17r }, \
    { 0x00012114, "CMIC_SER_END_ADDR_17", CMIC_SER_END_ADDR_17r }, \
    { 0x00012118, "CMIC_SER_MEM_ADDR_17", CMIC_SER_MEM_ADDR_17r }, \
    { 0x00012118, "CMIC_SER0_MEM_ADDR_17", CMIC_SER0_MEM_ADDR_17r }, \
    { 0x0001211c, "CMIC_SER_RANGE17_DATAENTRY_LEN", CMIC_SER_RANGE17_DATAENTRY_LENr }, \
    { 0x0001211c, "CMIC_SER0_RANGE17_DATAENTRY_LEN", CMIC_SER0_RANGE17_DATAENTRY_LENr }, \
    { 0x00012120, "CMIC_SER_START_ADDR_18", CMIC_SER_START_ADDR_18r }, \
    { 0x00012120, "CMIC_SER0_START_ADDR_18", CMIC_SER0_START_ADDR_18r }, \
    { 0x00012124, "CMIC_SER0_END_ADDR_18", CMIC_SER0_END_ADDR_18r }, \
    { 0x00012124, "CMIC_SER_END_ADDR_18", CMIC_SER_END_ADDR_18r }, \
    { 0x00012128, "CMIC_SER_MEM_ADDR_18", CMIC_SER_MEM_ADDR_18r }, \
    { 0x00012128, "CMIC_SER0_MEM_ADDR_18", CMIC_SER0_MEM_ADDR_18r }, \
    { 0x0001212c, "CMIC_SER0_RANGE18_DATAENTRY_LEN", CMIC_SER0_RANGE18_DATAENTRY_LENr }, \
    { 0x0001212c, "CMIC_SER_RANGE18_DATAENTRY_LEN", CMIC_SER_RANGE18_DATAENTRY_LENr }, \
    { 0x00012130, "CMIC_SER0_START_ADDR_19", CMIC_SER0_START_ADDR_19r }, \
    { 0x00012130, "CMIC_SER_START_ADDR_19", CMIC_SER_START_ADDR_19r }, \
    { 0x00012134, "CMIC_SER0_END_ADDR_19", CMIC_SER0_END_ADDR_19r }, \
    { 0x00012134, "CMIC_SER_END_ADDR_19", CMIC_SER_END_ADDR_19r }, \
    { 0x00012138, "CMIC_SER_MEM_ADDR_19", CMIC_SER_MEM_ADDR_19r }, \
    { 0x00012138, "CMIC_SER0_MEM_ADDR_19", CMIC_SER0_MEM_ADDR_19r }, \
    { 0x0001213c, "CMIC_SER_RANGE19_DATAENTRY_LEN", CMIC_SER_RANGE19_DATAENTRY_LENr }, \
    { 0x0001213c, "CMIC_SER0_RANGE19_DATAENTRY_LEN", CMIC_SER0_RANGE19_DATAENTRY_LENr }, \
    { 0x00012140, "CMIC_SER0_START_ADDR_20", CMIC_SER0_START_ADDR_20r }, \
    { 0x00012140, "CMIC_SER_START_ADDR_20", CMIC_SER_START_ADDR_20r }, \
    { 0x00012144, "CMIC_SER_END_ADDR_20", CMIC_SER_END_ADDR_20r }, \
    { 0x00012144, "CMIC_SER0_END_ADDR_20", CMIC_SER0_END_ADDR_20r }, \
    { 0x00012148, "CMIC_SER_MEM_ADDR_20", CMIC_SER_MEM_ADDR_20r }, \
    { 0x00012148, "CMIC_SER0_MEM_ADDR_20", CMIC_SER0_MEM_ADDR_20r }, \
    { 0x0001214c, "CMIC_SER0_RANGE20_DATAENTRY_LEN", CMIC_SER0_RANGE20_DATAENTRY_LENr }, \
    { 0x0001214c, "CMIC_SER_RANGE20_DATAENTRY_LEN", CMIC_SER_RANGE20_DATAENTRY_LENr }, \
    { 0x00012150, "CMIC_SER_START_ADDR_21", CMIC_SER_START_ADDR_21r }, \
    { 0x00012150, "CMIC_SER0_START_ADDR_21", CMIC_SER0_START_ADDR_21r }, \
    { 0x00012154, "CMIC_SER0_END_ADDR_21", CMIC_SER0_END_ADDR_21r }, \
    { 0x00012154, "CMIC_SER_END_ADDR_21", CMIC_SER_END_ADDR_21r }, \
    { 0x00012158, "CMIC_SER0_MEM_ADDR_21", CMIC_SER0_MEM_ADDR_21r }, \
    { 0x00012158, "CMIC_SER_MEM_ADDR_21", CMIC_SER_MEM_ADDR_21r }, \
    { 0x0001215c, "CMIC_SER0_RANGE21_DATAENTRY_LEN", CMIC_SER0_RANGE21_DATAENTRY_LENr }, \
    { 0x0001215c, "CMIC_SER_RANGE21_DATAENTRY_LEN", CMIC_SER_RANGE21_DATAENTRY_LENr }, \
    { 0x00012160, "CMIC_SER0_START_ADDR_22", CMIC_SER0_START_ADDR_22r }, \
    { 0x00012160, "CMIC_SER_START_ADDR_22", CMIC_SER_START_ADDR_22r }, \
    { 0x00012164, "CMIC_SER0_END_ADDR_22", CMIC_SER0_END_ADDR_22r }, \
    { 0x00012164, "CMIC_SER_END_ADDR_22", CMIC_SER_END_ADDR_22r }, \
    { 0x00012168, "CMIC_SER0_MEM_ADDR_22", CMIC_SER0_MEM_ADDR_22r }, \
    { 0x00012168, "CMIC_SER_MEM_ADDR_22", CMIC_SER_MEM_ADDR_22r }, \
    { 0x0001216c, "CMIC_SER_RANGE22_DATAENTRY_LEN", CMIC_SER_RANGE22_DATAENTRY_LENr }, \
    { 0x0001216c, "CMIC_SER0_RANGE22_DATAENTRY_LEN", CMIC_SER0_RANGE22_DATAENTRY_LENr }, \
    { 0x00012170, "CMIC_SER0_START_ADDR_23", CMIC_SER0_START_ADDR_23r }, \
    { 0x00012170, "CMIC_SER_START_ADDR_23", CMIC_SER_START_ADDR_23r }, \
    { 0x00012174, "CMIC_SER0_END_ADDR_23", CMIC_SER0_END_ADDR_23r }, \
    { 0x00012174, "CMIC_SER_END_ADDR_23", CMIC_SER_END_ADDR_23r }, \
    { 0x00012178, "CMIC_SER_MEM_ADDR_23", CMIC_SER_MEM_ADDR_23r }, \
    { 0x00012178, "CMIC_SER0_MEM_ADDR_23", CMIC_SER0_MEM_ADDR_23r }, \
    { 0x0001217c, "CMIC_SER_RANGE23_DATAENTRY_LEN", CMIC_SER_RANGE23_DATAENTRY_LENr }, \
    { 0x0001217c, "CMIC_SER0_RANGE23_DATAENTRY_LEN", CMIC_SER0_RANGE23_DATAENTRY_LENr }, \
    { 0x00012180, "CMIC_SER0_START_ADDR_24", CMIC_SER0_START_ADDR_24r }, \
    { 0x00012180, "CMIC_SER_START_ADDR_24", CMIC_SER_START_ADDR_24r }, \
    { 0x00012184, "CMIC_SER_END_ADDR_24", CMIC_SER_END_ADDR_24r }, \
    { 0x00012184, "CMIC_SER0_END_ADDR_24", CMIC_SER0_END_ADDR_24r }, \
    { 0x00012188, "CMIC_SER_MEM_ADDR_24", CMIC_SER_MEM_ADDR_24r }, \
    { 0x00012188, "CMIC_SER0_MEM_ADDR_24", CMIC_SER0_MEM_ADDR_24r }, \
    { 0x0001218c, "CMIC_SER_RANGE24_DATAENTRY_LEN", CMIC_SER_RANGE24_DATAENTRY_LENr }, \
    { 0x0001218c, "CMIC_SER0_RANGE24_DATAENTRY_LEN", CMIC_SER0_RANGE24_DATAENTRY_LENr }, \
    { 0x00012190, "CMIC_SER0_START_ADDR_25", CMIC_SER0_START_ADDR_25r }, \
    { 0x00012190, "CMIC_SER_START_ADDR_25", CMIC_SER_START_ADDR_25r }, \
    { 0x00012194, "CMIC_SER0_END_ADDR_25", CMIC_SER0_END_ADDR_25r }, \
    { 0x00012194, "CMIC_SER_END_ADDR_25", CMIC_SER_END_ADDR_25r }, \
    { 0x00012198, "CMIC_SER_MEM_ADDR_25", CMIC_SER_MEM_ADDR_25r }, \
    { 0x00012198, "CMIC_SER0_MEM_ADDR_25", CMIC_SER0_MEM_ADDR_25r }, \
    { 0x0001219c, "CMIC_SER_RANGE25_DATAENTRY_LEN", CMIC_SER_RANGE25_DATAENTRY_LENr }, \
    { 0x0001219c, "CMIC_SER0_RANGE25_DATAENTRY_LEN", CMIC_SER0_RANGE25_DATAENTRY_LENr }, \
    { 0x000121a0, "CMIC_SER0_START_ADDR_26", CMIC_SER0_START_ADDR_26r }, \
    { 0x000121a0, "CMIC_SER_START_ADDR_26", CMIC_SER_START_ADDR_26r }, \
    { 0x000121a4, "CMIC_SER_END_ADDR_26", CMIC_SER_END_ADDR_26r }, \
    { 0x000121a4, "CMIC_SER0_END_ADDR_26", CMIC_SER0_END_ADDR_26r }, \
    { 0x000121a8, "CMIC_SER0_MEM_ADDR_26", CMIC_SER0_MEM_ADDR_26r }, \
    { 0x000121a8, "CMIC_SER_MEM_ADDR_26", CMIC_SER_MEM_ADDR_26r }, \
    { 0x000121ac, "CMIC_SER0_RANGE26_DATAENTRY_LEN", CMIC_SER0_RANGE26_DATAENTRY_LENr }, \
    { 0x000121ac, "CMIC_SER_RANGE26_DATAENTRY_LEN", CMIC_SER_RANGE26_DATAENTRY_LENr }, \
    { 0x000121b0, "CMIC_SER_START_ADDR_27", CMIC_SER_START_ADDR_27r }, \
    { 0x000121b0, "CMIC_SER0_START_ADDR_27", CMIC_SER0_START_ADDR_27r }, \
    { 0x000121b4, "CMIC_SER0_END_ADDR_27", CMIC_SER0_END_ADDR_27r }, \
    { 0x000121b4, "CMIC_SER_END_ADDR_27", CMIC_SER_END_ADDR_27r }, \
    { 0x000121b8, "CMIC_SER_MEM_ADDR_27", CMIC_SER_MEM_ADDR_27r }, \
    { 0x000121b8, "CMIC_SER0_MEM_ADDR_27", CMIC_SER0_MEM_ADDR_27r }, \
    { 0x000121bc, "CMIC_SER0_RANGE27_DATAENTRY_LEN", CMIC_SER0_RANGE27_DATAENTRY_LENr }, \
    { 0x000121bc, "CMIC_SER_RANGE27_DATAENTRY_LEN", CMIC_SER_RANGE27_DATAENTRY_LENr }, \
    { 0x000121c0, "CMIC_SER0_START_ADDR_28", CMIC_SER0_START_ADDR_28r }, \
    { 0x000121c0, "CMIC_SER_START_ADDR_28", CMIC_SER_START_ADDR_28r }, \
    { 0x000121c4, "CMIC_SER0_END_ADDR_28", CMIC_SER0_END_ADDR_28r }, \
    { 0x000121c4, "CMIC_SER_END_ADDR_28", CMIC_SER_END_ADDR_28r }, \
    { 0x000121c8, "CMIC_SER_MEM_ADDR_28", CMIC_SER_MEM_ADDR_28r }, \
    { 0x000121c8, "CMIC_SER0_MEM_ADDR_28", CMIC_SER0_MEM_ADDR_28r }, \
    { 0x000121cc, "CMIC_SER0_RANGE28_DATAENTRY_LEN", CMIC_SER0_RANGE28_DATAENTRY_LENr }, \
    { 0x000121cc, "CMIC_SER_RANGE28_DATAENTRY_LEN", CMIC_SER_RANGE28_DATAENTRY_LENr }, \
    { 0x000121d0, "CMIC_SER0_START_ADDR_29", CMIC_SER0_START_ADDR_29r }, \
    { 0x000121d0, "CMIC_SER_START_ADDR_29", CMIC_SER_START_ADDR_29r }, \
    { 0x000121d4, "CMIC_SER_END_ADDR_29", CMIC_SER_END_ADDR_29r }, \
    { 0x000121d4, "CMIC_SER0_END_ADDR_29", CMIC_SER0_END_ADDR_29r }, \
    { 0x000121d8, "CMIC_SER0_MEM_ADDR_29", CMIC_SER0_MEM_ADDR_29r }, \
    { 0x000121d8, "CMIC_SER_MEM_ADDR_29", CMIC_SER_MEM_ADDR_29r }, \
    { 0x000121dc, "CMIC_SER_RANGE29_DATAENTRY_LEN", CMIC_SER_RANGE29_DATAENTRY_LENr }, \
    { 0x000121dc, "CMIC_SER0_RANGE29_DATAENTRY_LEN", CMIC_SER0_RANGE29_DATAENTRY_LENr }, \
    { 0x000121e0, "CMIC_SER0_START_ADDR_30", CMIC_SER0_START_ADDR_30r }, \
    { 0x000121e0, "CMIC_SER_START_ADDR_30", CMIC_SER_START_ADDR_30r }, \
    { 0x000121e4, "CMIC_SER_END_ADDR_30", CMIC_SER_END_ADDR_30r }, \
    { 0x000121e4, "CMIC_SER0_END_ADDR_30", CMIC_SER0_END_ADDR_30r }, \
    { 0x000121e8, "CMIC_SER_MEM_ADDR_30", CMIC_SER_MEM_ADDR_30r }, \
    { 0x000121e8, "CMIC_SER0_MEM_ADDR_30", CMIC_SER0_MEM_ADDR_30r }, \
    { 0x000121ec, "CMIC_SER_RANGE30_DATAENTRY_LEN", CMIC_SER_RANGE30_DATAENTRY_LENr }, \
    { 0x000121ec, "CMIC_SER0_RANGE30_DATAENTRY_LEN", CMIC_SER0_RANGE30_DATAENTRY_LENr }, \
    { 0x000121f0, "CMIC_SER0_START_ADDR_31", CMIC_SER0_START_ADDR_31r }, \
    { 0x000121f0, "CMIC_SER_START_ADDR_31", CMIC_SER_START_ADDR_31r }, \
    { 0x000121f4, "CMIC_SER_END_ADDR_31", CMIC_SER_END_ADDR_31r }, \
    { 0x000121f4, "CMIC_SER0_END_ADDR_31", CMIC_SER0_END_ADDR_31r }, \
    { 0x000121f8, "CMIC_SER_MEM_ADDR_31", CMIC_SER_MEM_ADDR_31r }, \
    { 0x000121f8, "CMIC_SER0_MEM_ADDR_31", CMIC_SER0_MEM_ADDR_31r }, \
    { 0x000121fc, "CMIC_SER0_RANGE31_DATAENTRY_LEN", CMIC_SER0_RANGE31_DATAENTRY_LENr }, \
    { 0x000121fc, "CMIC_SER_RANGE31_DATAENTRY_LEN", CMIC_SER_RANGE31_DATAENTRY_LENr }, \
    { 0x00012200, "CMIC_SER0_FAIL_CNT", CMIC_SER0_FAIL_CNTr }, \
    { 0x00012200, "CMIC_SER_FAIL_CNT", CMIC_SER_FAIL_CNTr }, \
    { 0x00012204, "CMIC_SER0_FAIL_ENTRY", CMIC_SER0_FAIL_ENTRYr }, \
    { 0x00012204, "CMIC_SER_FAIL_ENTRY", CMIC_SER_FAIL_ENTRYr }, \
    { 0x00012208, "CMIC_SER_MEM_DATA", CMIC_SER_MEM_DATAr }, \
    { 0x00012208, "CMIC_SER0_MEM_DATA", CMIC_SER0_MEM_DATAr }, \
    { 0x0001220c, "CMIC_SER_MEM_ADDR", CMIC_SER_MEM_ADDRr }, \
    { 0x0001220c, "CMIC_SER0_MEM_ADDR", CMIC_SER0_MEM_ADDRr }, \
    { 0x00012210, "CMIC_SER_PROTECT_ADDR_RANGE_VALID", CMIC_SER_PROTECT_ADDR_RANGE_VALIDr }, \
    { 0x00012210, "CMIC_SER0_PROTECT_ADDR_RANGE_VALID", CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr }, \
    { 0x00012214, "CMIC_SER_INTERLEAVE_PARITY", CMIC_SER_INTERLEAVE_PARITYr }, \
    { 0x00012214, "CMIC_SER0_INTERLEAVE_PARITY", CMIC_SER0_INTERLEAVE_PARITYr }, \
    { 0x00012218, "CMIC_SER0_PARITY_MODE_SEL_15_0", CMIC_SER0_PARITY_MODE_SEL_15_0r }, \
    { 0x00012218, "CMIC_SER_PARITY_MODE_SEL_15_0", CMIC_SER_PARITY_MODE_SEL_15_0r }, \
    { 0x0001221c, "CMIC_SER_PARITY_MODE_SEL_31_16", CMIC_SER_PARITY_MODE_SEL_31_16r }, \
    { 0x0001221c, "CMIC_SER0_PARITY_MODE_SEL_31_16", CMIC_SER0_PARITY_MODE_SEL_31_16r }, \
    { 0x00012220, "CMIC_SER_POWER_DOWN_MEM_LOWER", CMIC_SER_POWER_DOWN_MEM_LOWERr }, \
    { 0x00012220, "CMIC_SER0_POWER_DOWN_MEM_LOWER", CMIC_SER0_POWER_DOWN_MEM_LOWERr }, \
    { 0x00012224, "CMIC_SER0_POWER_DOWN_MEM_UPPER", CMIC_SER0_POWER_DOWN_MEM_UPPERr }, \
    { 0x00012224, "CMIC_SER_POWER_DOWN_MEM_UPPER", CMIC_SER_POWER_DOWN_MEM_UPPERr }, \
    { 0x00013000, "CMIC_SER1_START_ADDR_0", CMIC_SER1_START_ADDR_0r }, \
    { 0x00013004, "CMIC_SER1_END_ADDR_0", CMIC_SER1_END_ADDR_0r }, \
    { 0x00013008, "CMIC_SER1_MEM_ADDR_0", CMIC_SER1_MEM_ADDR_0r }, \
    { 0x0001300c, "CMIC_SER1_RANGE0_DATAENTRY_LEN", CMIC_SER1_RANGE0_DATAENTRY_LENr }, \
    { 0x00013010, "CMIC_SER1_START_ADDR_1", CMIC_SER1_START_ADDR_1r }, \
    { 0x00013014, "CMIC_SER1_END_ADDR_1", CMIC_SER1_END_ADDR_1r }, \
    { 0x00013018, "CMIC_SER1_MEM_ADDR_1", CMIC_SER1_MEM_ADDR_1r }, \
    { 0x0001301c, "CMIC_SER1_RANGE1_DATAENTRY_LEN", CMIC_SER1_RANGE1_DATAENTRY_LENr }, \
    { 0x00013020, "CMIC_SER1_START_ADDR_2", CMIC_SER1_START_ADDR_2r }, \
    { 0x00013024, "CMIC_SER1_END_ADDR_2", CMIC_SER1_END_ADDR_2r }, \
    { 0x00013028, "CMIC_SER1_MEM_ADDR_2", CMIC_SER1_MEM_ADDR_2r }, \
    { 0x0001302c, "CMIC_SER1_RANGE2_DATAENTRY_LEN", CMIC_SER1_RANGE2_DATAENTRY_LENr }, \
    { 0x00013030, "CMIC_SER1_START_ADDR_3", CMIC_SER1_START_ADDR_3r }, \
    { 0x00013034, "CMIC_SER1_END_ADDR_3", CMIC_SER1_END_ADDR_3r }, \
    { 0x00013038, "CMIC_SER1_MEM_ADDR_3", CMIC_SER1_MEM_ADDR_3r }, \
    { 0x0001303c, "CMIC_SER1_RANGE3_DATAENTRY_LEN", CMIC_SER1_RANGE3_DATAENTRY_LENr }, \
    { 0x00013040, "CMIC_SER1_START_ADDR_4", CMIC_SER1_START_ADDR_4r }, \
    { 0x00013044, "CMIC_SER1_END_ADDR_4", CMIC_SER1_END_ADDR_4r }, \
    { 0x00013048, "CMIC_SER1_MEM_ADDR_4", CMIC_SER1_MEM_ADDR_4r }, \
    { 0x0001304c, "CMIC_SER1_RANGE4_DATAENTRY_LEN", CMIC_SER1_RANGE4_DATAENTRY_LENr }, \
    { 0x00013050, "CMIC_SER1_START_ADDR_5", CMIC_SER1_START_ADDR_5r }, \
    { 0x00013054, "CMIC_SER1_END_ADDR_5", CMIC_SER1_END_ADDR_5r }, \
    { 0x00013058, "CMIC_SER1_MEM_ADDR_5", CMIC_SER1_MEM_ADDR_5r }, \
    { 0x0001305c, "CMIC_SER1_RANGE5_DATAENTRY_LEN", CMIC_SER1_RANGE5_DATAENTRY_LENr }, \
    { 0x00013060, "CMIC_SER1_START_ADDR_6", CMIC_SER1_START_ADDR_6r }, \
    { 0x00013064, "CMIC_SER1_END_ADDR_6", CMIC_SER1_END_ADDR_6r }, \
    { 0x00013068, "CMIC_SER1_MEM_ADDR_6", CMIC_SER1_MEM_ADDR_6r }, \
    { 0x0001306c, "CMIC_SER1_RANGE6_DATAENTRY_LEN", CMIC_SER1_RANGE6_DATAENTRY_LENr }, \
    { 0x00013070, "CMIC_SER1_START_ADDR_7", CMIC_SER1_START_ADDR_7r }, \
    { 0x00013074, "CMIC_SER1_END_ADDR_7", CMIC_SER1_END_ADDR_7r }, \
    { 0x00013078, "CMIC_SER1_MEM_ADDR_7", CMIC_SER1_MEM_ADDR_7r }, \
    { 0x0001307c, "CMIC_SER1_RANGE7_DATAENTRY_LEN", CMIC_SER1_RANGE7_DATAENTRY_LENr }, \
    { 0x00013080, "CMIC_SER1_START_ADDR_8", CMIC_SER1_START_ADDR_8r }, \
    { 0x00013084, "CMIC_SER1_END_ADDR_8", CMIC_SER1_END_ADDR_8r }, \
    { 0x00013088, "CMIC_SER1_MEM_ADDR_8", CMIC_SER1_MEM_ADDR_8r }, \
    { 0x0001308c, "CMIC_SER1_RANGE8_DATAENTRY_LEN", CMIC_SER1_RANGE8_DATAENTRY_LENr }, \
    { 0x00013090, "CMIC_SER1_START_ADDR_9", CMIC_SER1_START_ADDR_9r }, \
    { 0x00013094, "CMIC_SER1_END_ADDR_9", CMIC_SER1_END_ADDR_9r }, \
    { 0x00013098, "CMIC_SER1_MEM_ADDR_9", CMIC_SER1_MEM_ADDR_9r }, \
    { 0x0001309c, "CMIC_SER1_RANGE9_DATAENTRY_LEN", CMIC_SER1_RANGE9_DATAENTRY_LENr }, \
    { 0x000130a0, "CMIC_SER1_START_ADDR_10", CMIC_SER1_START_ADDR_10r }, \
    { 0x000130a4, "CMIC_SER1_END_ADDR_10", CMIC_SER1_END_ADDR_10r }, \
    { 0x000130a8, "CMIC_SER1_MEM_ADDR_10", CMIC_SER1_MEM_ADDR_10r }, \
    { 0x000130ac, "CMIC_SER1_RANGE10_DATAENTRY_LEN", CMIC_SER1_RANGE10_DATAENTRY_LENr }, \
    { 0x000130b0, "CMIC_SER1_START_ADDR_11", CMIC_SER1_START_ADDR_11r }, \
    { 0x000130b4, "CMIC_SER1_END_ADDR_11", CMIC_SER1_END_ADDR_11r }, \
    { 0x000130b8, "CMIC_SER1_MEM_ADDR_11", CMIC_SER1_MEM_ADDR_11r }, \
    { 0x000130bc, "CMIC_SER1_RANGE11_DATAENTRY_LEN", CMIC_SER1_RANGE11_DATAENTRY_LENr }, \
    { 0x000130c0, "CMIC_SER1_START_ADDR_12", CMIC_SER1_START_ADDR_12r }, \
    { 0x000130c4, "CMIC_SER1_END_ADDR_12", CMIC_SER1_END_ADDR_12r }, \
    { 0x000130c8, "CMIC_SER1_MEM_ADDR_12", CMIC_SER1_MEM_ADDR_12r }, \
    { 0x000130cc, "CMIC_SER1_RANGE12_DATAENTRY_LEN", CMIC_SER1_RANGE12_DATAENTRY_LENr }, \
    { 0x000130d0, "CMIC_SER1_START_ADDR_13", CMIC_SER1_START_ADDR_13r }, \
    { 0x000130d4, "CMIC_SER1_END_ADDR_13", CMIC_SER1_END_ADDR_13r }, \
    { 0x000130d8, "CMIC_SER1_MEM_ADDR_13", CMIC_SER1_MEM_ADDR_13r }, \
    { 0x000130dc, "CMIC_SER1_RANGE13_DATAENTRY_LEN", CMIC_SER1_RANGE13_DATAENTRY_LENr }, \
    { 0x000130e0, "CMIC_SER1_START_ADDR_14", CMIC_SER1_START_ADDR_14r }, \
    { 0x000130e4, "CMIC_SER1_END_ADDR_14", CMIC_SER1_END_ADDR_14r }, \
    { 0x000130e8, "CMIC_SER1_MEM_ADDR_14", CMIC_SER1_MEM_ADDR_14r }, \
    { 0x000130ec, "CMIC_SER1_RANGE14_DATAENTRY_LEN", CMIC_SER1_RANGE14_DATAENTRY_LENr }, \
    { 0x000130f0, "CMIC_SER1_START_ADDR_15", CMIC_SER1_START_ADDR_15r }, \
    { 0x000130f4, "CMIC_SER1_END_ADDR_15", CMIC_SER1_END_ADDR_15r }, \
    { 0x000130f8, "CMIC_SER1_MEM_ADDR_15", CMIC_SER1_MEM_ADDR_15r }, \
    { 0x000130fc, "CMIC_SER1_RANGE15_DATAENTRY_LEN", CMIC_SER1_RANGE15_DATAENTRY_LENr }, \
    { 0x00013100, "CMIC_SER1_START_ADDR_16", CMIC_SER1_START_ADDR_16r }, \
    { 0x00013104, "CMIC_SER1_END_ADDR_16", CMIC_SER1_END_ADDR_16r }, \
    { 0x00013108, "CMIC_SER1_MEM_ADDR_16", CMIC_SER1_MEM_ADDR_16r }, \
    { 0x0001310c, "CMIC_SER1_RANGE16_DATAENTRY_LEN", CMIC_SER1_RANGE16_DATAENTRY_LENr }, \
    { 0x00013110, "CMIC_SER1_START_ADDR_17", CMIC_SER1_START_ADDR_17r }, \
    { 0x00013114, "CMIC_SER1_END_ADDR_17", CMIC_SER1_END_ADDR_17r }, \
    { 0x00013118, "CMIC_SER1_MEM_ADDR_17", CMIC_SER1_MEM_ADDR_17r }, \
    { 0x0001311c, "CMIC_SER1_RANGE17_DATAENTRY_LEN", CMIC_SER1_RANGE17_DATAENTRY_LENr }, \
    { 0x00013120, "CMIC_SER1_START_ADDR_18", CMIC_SER1_START_ADDR_18r }, \
    { 0x00013124, "CMIC_SER1_END_ADDR_18", CMIC_SER1_END_ADDR_18r }, \
    { 0x00013128, "CMIC_SER1_MEM_ADDR_18", CMIC_SER1_MEM_ADDR_18r }, \
    { 0x0001312c, "CMIC_SER1_RANGE18_DATAENTRY_LEN", CMIC_SER1_RANGE18_DATAENTRY_LENr }, \
    { 0x00013130, "CMIC_SER1_START_ADDR_19", CMIC_SER1_START_ADDR_19r }, \
    { 0x00013134, "CMIC_SER1_END_ADDR_19", CMIC_SER1_END_ADDR_19r }, \
    { 0x00013138, "CMIC_SER1_MEM_ADDR_19", CMIC_SER1_MEM_ADDR_19r }, \
    { 0x0001313c, "CMIC_SER1_RANGE19_DATAENTRY_LEN", CMIC_SER1_RANGE19_DATAENTRY_LENr }, \
    { 0x00013140, "CMIC_SER1_START_ADDR_20", CMIC_SER1_START_ADDR_20r }, \
    { 0x00013144, "CMIC_SER1_END_ADDR_20", CMIC_SER1_END_ADDR_20r }, \
    { 0x00013148, "CMIC_SER1_MEM_ADDR_20", CMIC_SER1_MEM_ADDR_20r }, \
    { 0x0001314c, "CMIC_SER1_RANGE20_DATAENTRY_LEN", CMIC_SER1_RANGE20_DATAENTRY_LENr }, \
    { 0x00013150, "CMIC_SER1_START_ADDR_21", CMIC_SER1_START_ADDR_21r }, \
    { 0x00013154, "CMIC_SER1_END_ADDR_21", CMIC_SER1_END_ADDR_21r }, \
    { 0x00013158, "CMIC_SER1_MEM_ADDR_21", CMIC_SER1_MEM_ADDR_21r }, \
    { 0x0001315c, "CMIC_SER1_RANGE21_DATAENTRY_LEN", CMIC_SER1_RANGE21_DATAENTRY_LENr }, \
    { 0x00013160, "CMIC_SER1_START_ADDR_22", CMIC_SER1_START_ADDR_22r }, \
    { 0x00013164, "CMIC_SER1_END_ADDR_22", CMIC_SER1_END_ADDR_22r }, \
    { 0x00013168, "CMIC_SER1_MEM_ADDR_22", CMIC_SER1_MEM_ADDR_22r }, \
    { 0x0001316c, "CMIC_SER1_RANGE22_DATAENTRY_LEN", CMIC_SER1_RANGE22_DATAENTRY_LENr }, \
    { 0x00013170, "CMIC_SER1_START_ADDR_23", CMIC_SER1_START_ADDR_23r }, \
    { 0x00013174, "CMIC_SER1_END_ADDR_23", CMIC_SER1_END_ADDR_23r }, \
    { 0x00013178, "CMIC_SER1_MEM_ADDR_23", CMIC_SER1_MEM_ADDR_23r }, \
    { 0x0001317c, "CMIC_SER1_RANGE23_DATAENTRY_LEN", CMIC_SER1_RANGE23_DATAENTRY_LENr }, \
    { 0x00013180, "CMIC_SER1_START_ADDR_24", CMIC_SER1_START_ADDR_24r }, \
    { 0x00013184, "CMIC_SER1_END_ADDR_24", CMIC_SER1_END_ADDR_24r }, \
    { 0x00013188, "CMIC_SER1_MEM_ADDR_24", CMIC_SER1_MEM_ADDR_24r }, \
    { 0x0001318c, "CMIC_SER1_RANGE24_DATAENTRY_LEN", CMIC_SER1_RANGE24_DATAENTRY_LENr }, \
    { 0x00013190, "CMIC_SER1_START_ADDR_25", CMIC_SER1_START_ADDR_25r }, \
    { 0x00013194, "CMIC_SER1_END_ADDR_25", CMIC_SER1_END_ADDR_25r }, \
    { 0x00013198, "CMIC_SER1_MEM_ADDR_25", CMIC_SER1_MEM_ADDR_25r }, \
    { 0x0001319c, "CMIC_SER1_RANGE25_DATAENTRY_LEN", CMIC_SER1_RANGE25_DATAENTRY_LENr }, \
    { 0x000131a0, "CMIC_SER1_START_ADDR_26", CMIC_SER1_START_ADDR_26r }, \
    { 0x000131a4, "CMIC_SER1_END_ADDR_26", CMIC_SER1_END_ADDR_26r }, \
    { 0x000131a8, "CMIC_SER1_MEM_ADDR_26", CMIC_SER1_MEM_ADDR_26r }, \
    { 0x000131ac, "CMIC_SER1_RANGE26_DATAENTRY_LEN", CMIC_SER1_RANGE26_DATAENTRY_LENr }, \
    { 0x000131b0, "CMIC_SER1_START_ADDR_27", CMIC_SER1_START_ADDR_27r }, \
    { 0x000131b4, "CMIC_SER1_END_ADDR_27", CMIC_SER1_END_ADDR_27r }, \
    { 0x000131b8, "CMIC_SER1_MEM_ADDR_27", CMIC_SER1_MEM_ADDR_27r }, \
    { 0x000131bc, "CMIC_SER1_RANGE27_DATAENTRY_LEN", CMIC_SER1_RANGE27_DATAENTRY_LENr }, \
    { 0x000131c0, "CMIC_SER1_START_ADDR_28", CMIC_SER1_START_ADDR_28r }, \
    { 0x000131c4, "CMIC_SER1_END_ADDR_28", CMIC_SER1_END_ADDR_28r }, \
    { 0x000131c8, "CMIC_SER1_MEM_ADDR_28", CMIC_SER1_MEM_ADDR_28r }, \
    { 0x000131cc, "CMIC_SER1_RANGE28_DATAENTRY_LEN", CMIC_SER1_RANGE28_DATAENTRY_LENr }, \
    { 0x000131d0, "CMIC_SER1_START_ADDR_29", CMIC_SER1_START_ADDR_29r }, \
    { 0x000131d4, "CMIC_SER1_END_ADDR_29", CMIC_SER1_END_ADDR_29r }, \
    { 0x000131d8, "CMIC_SER1_MEM_ADDR_29", CMIC_SER1_MEM_ADDR_29r }, \
    { 0x000131dc, "CMIC_SER1_RANGE29_DATAENTRY_LEN", CMIC_SER1_RANGE29_DATAENTRY_LENr }, \
    { 0x000131e0, "CMIC_SER1_START_ADDR_30", CMIC_SER1_START_ADDR_30r }, \
    { 0x000131e4, "CMIC_SER1_END_ADDR_30", CMIC_SER1_END_ADDR_30r }, \
    { 0x000131e8, "CMIC_SER1_MEM_ADDR_30", CMIC_SER1_MEM_ADDR_30r }, \
    { 0x000131ec, "CMIC_SER1_RANGE30_DATAENTRY_LEN", CMIC_SER1_RANGE30_DATAENTRY_LENr }, \
    { 0x000131f0, "CMIC_SER1_START_ADDR_31", CMIC_SER1_START_ADDR_31r }, \
    { 0x000131f4, "CMIC_SER1_END_ADDR_31", CMIC_SER1_END_ADDR_31r }, \
    { 0x000131f8, "CMIC_SER1_MEM_ADDR_31", CMIC_SER1_MEM_ADDR_31r }, \
    { 0x000131fc, "CMIC_SER1_RANGE31_DATAENTRY_LEN", CMIC_SER1_RANGE31_DATAENTRY_LENr }, \
    { 0x00013200, "CMIC_SER1_FAIL_CNT", CMIC_SER1_FAIL_CNTr }, \
    { 0x00013204, "CMIC_SER1_FAIL_ENTRY", CMIC_SER1_FAIL_ENTRYr }, \
    { 0x00013208, "CMIC_SER1_MEM_DATA", CMIC_SER1_MEM_DATAr }, \
    { 0x0001320c, "CMIC_SER1_MEM_ADDR", CMIC_SER1_MEM_ADDRr }, \
    { 0x00013210, "CMIC_SER1_PROTECT_ADDR_RANGE_VALID", CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr }, \
    { 0x00013214, "CMIC_SER1_INTERLEAVE_PARITY", CMIC_SER1_INTERLEAVE_PARITYr }, \
    { 0x00013218, "CMIC_SER1_PARITY_MODE_SEL_15_0", CMIC_SER1_PARITY_MODE_SEL_15_0r }, \
    { 0x0001321c, "CMIC_SER1_PARITY_MODE_SEL_31_16", CMIC_SER1_PARITY_MODE_SEL_31_16r }, \
    { 0x00013220, "CMIC_SER1_POWER_DOWN_MEM_LOWER", CMIC_SER1_POWER_DOWN_MEM_LOWERr }, \
    { 0x00013224, "CMIC_SER1_POWER_DOWN_MEM_UPPER", CMIC_SER1_POWER_DOWN_MEM_UPPERr }, \
    { 0x0001a000, "CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS", CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr }, \
    { 0x0001a004, "CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS", CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr }, \
    { 0x0001a008, "CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES", CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001a00c, "CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001a010, "CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES", CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr }, \
    { 0x0001a014, "CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x0001a018, "CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC", CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr }, \
    { 0x0001a01c, "CMIC_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0001a020, "CMIC_RXBUF_EPINTF_BUF_DEPTH", CMIC_RXBUF_EPINTF_BUF_DEPTHr }, \
    { 0x0001a024, "CMIC_RXBUF_CONFIG", CMIC_RXBUF_CONFIGr }, \
    { 0x0001a028, "CMIC_RXBUF_ECCERR_CONTROL", CMIC_RXBUF_ECCERR_CONTROLr }, \
    { 0x0001a02c, "CMIC_RXBUF_DATABUF_TM_0", CMIC_RXBUF_DATABUF_TM_0r }, \
    { 0x0001a030, "CMIC_RXBUF_DATABUF_TM_1", CMIC_RXBUF_DATABUF_TM_1r }, \
    { 0x0001a034, "CMIC_RXBUF_DATABUF_TM_2", CMIC_RXBUF_DATABUF_TM_2r }, \
    { 0x0001a038, "CMIC_RXBUF_STATBUF_TM_0", CMIC_RXBUF_STATBUF_TM_0r }, \
    { 0x0001a03c, "CMIC_RXBUF_STATBUF_TM_1", CMIC_RXBUF_STATBUF_TM_1r }, \
    { 0x0001b000, "CMIC_TXBUF_MAX_BUF_LIMITS", CMIC_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x0001b004, "CMIC_TXBUF_MIN_BUF_LIMITS", CMIC_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x0001b00c, "CMIC_TXBUF_RPE_PKT_CNT", CMIC_TXBUF_RPE_PKT_CNTr }, \
    { 0x0001b010, "CMIC_TXBUF_CMC0_PKT_CNT", CMIC_TXBUF_CMC0_PKT_CNTr }, \
    { 0x0001b014, "CMIC_TXBUF_CMC1_PKT_CNT", CMIC_TXBUF_CMC1_PKT_CNTr }, \
    { 0x0001b018, "CMIC_TXBUF_CMC2_PKT_CNT", CMIC_TXBUF_CMC2_PKT_CNTr }, \
    { 0x0001b01c, "CMIC_TXBUF_DEBUG", CMIC_TXBUF_DEBUGr }, \
    { 0x0001b024, "CMIC_TXBUF_IPINTF_BUF_DEPTH", CMIC_TXBUF_IPINTF_BUF_DEPTHr }, \
    { 0x0001b028, "CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x0001b02c, "CMIC_TXBUF_IPINTF_INTERFACE_CREDITS", CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr }, \
    { 0x0001b030, "CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001b034, "CMIC_TXBUF_CONFIG", CMIC_TXBUF_CONFIGr }, \
    { 0x0001b038, "CMIC_TXBUF_STAT", CMIC_TXBUF_STATr }, \
    { 0x0001b03c, "CMIC_TXBUF_STAT_CLR", CMIC_TXBUF_STAT_CLRr }, \
    { 0x0001b040, "CMIC_TXBUF_ECCERR_CONTROL", CMIC_TXBUF_ECCERR_CONTROLr }, \
    { 0x0001b044, "CMIC_TXBUF_DATABUF_TM_0", CMIC_TXBUF_DATABUF_TM_0r }, \
    { 0x0001b048, "CMIC_TXBUF_DATABUF_TM_1", CMIC_TXBUF_DATABUF_TM_1r }, \
    { 0x0001b04c, "CMIC_TXBUF_MHDRBUF_TM_0", CMIC_TXBUF_MHDRBUF_TM_0r }, \
    { 0x0001c408, "CMIC_PIO_IC_AR_ARB_MI0", CMIC_PIO_IC_AR_ARB_MI0r }, \
    { 0x0001c40c, "CMIC_PIO_IC_AW_ARB_MI0", CMIC_PIO_IC_AW_ARB_MI0r }, \
    { 0x0001c428, "CMIC_PIO_IC_AR_ARB_MI1", CMIC_PIO_IC_AR_ARB_MI1r }, \
    { 0x0001c42c, "CMIC_PIO_IC_AW_ARB_MI1", CMIC_PIO_IC_AW_ARB_MI1r }, \
    { 0x0001c448, "CMIC_PIO_IC_AR_ARB_MI2", CMIC_PIO_IC_AR_ARB_MI2r }, \
    { 0x0001c44c, "CMIC_PIO_IC_AW_ARB_MI2", CMIC_PIO_IC_AW_ARB_MI2r }, \
    { 0x0001c468, "CMIC_PIO_IC_AR_ARB_MI3", CMIC_PIO_IC_AR_ARB_MI3r }, \
    { 0x0001c46c, "CMIC_PIO_IC_AW_ARB_MI3", CMIC_PIO_IC_AW_ARB_MI3r }, \
    { 0x0001c488, "CMIC_PIO_IC_AR_ARB_MI4", CMIC_PIO_IC_AR_ARB_MI4r }, \
    { 0x0001c48c, "CMIC_PIO_IC_AW_ARB_MI4", CMIC_PIO_IC_AW_ARB_MI4r }, \
    { 0x0001c4a8, "CMIC_PIO_IC_AR_ARB_MI5", CMIC_PIO_IC_AR_ARB_MI5r }, \
    { 0x0001c4ac, "CMIC_PIO_IC_AW_ARB_MI5", CMIC_PIO_IC_AW_ARB_MI5r }, \
    { 0x0001c4c8, "CMIC_PIO_IC_AR_ARB_MI6", CMIC_PIO_IC_AR_ARB_MI6r }, \
    { 0x0001c4cc, "CMIC_PIO_IC_AW_ARB_MI6", CMIC_PIO_IC_AW_ARB_MI6r }, \
    { 0x0001c4e8, "CMIC_PIO_IC_AR_ARB_MI7", CMIC_PIO_IC_AR_ARB_MI7r }, \
    { 0x0001c4ec, "CMIC_PIO_IC_AW_ARB_MI7", CMIC_PIO_IC_AW_ARB_MI7r }, \
    { 0x0001cfc0, "CMIC_PIO_IC_CFG_REG_0", CMIC_PIO_IC_CFG_REG_0r }, \
    { 0x0001cfc4, "CMIC_PIO_IC_CFG_REG_1", CMIC_PIO_IC_CFG_REG_1r }, \
    { 0x0001cfcc, "CMIC_PIO_IC_CFG_REG_2", CMIC_PIO_IC_CFG_REG_2r }, \
    { 0x0001cfe0, "CMIC_PIO_IC_PER_REG_0", CMIC_PIO_IC_PER_REG_0r }, \
    { 0x0001cfe4, "CMIC_PIO_IC_PER_REG_1", CMIC_PIO_IC_PER_REG_1r }, \
    { 0x0001cfe8, "CMIC_PIO_IC_PER_REG_2", CMIC_PIO_IC_PER_REG_2r }, \
    { 0x0001cfec, "CMIC_PIO_IC_PER_REG_3", CMIC_PIO_IC_PER_REG_3r }, \
    { 0x0001cff0, "CMIC_PIO_IC_ID_REG_0", CMIC_PIO_IC_ID_REG_0r }, \
    { 0x0001cff4, "CMIC_PIO_IC_ID_REG_1", CMIC_PIO_IC_ID_REG_1r }, \
    { 0x0001cff8, "CMIC_PIO_IC_ID_REG_2", CMIC_PIO_IC_ID_REG_2r }, \
    { 0x0001cffc, "CMIC_PIO_IC_ID_REG_3", CMIC_PIO_IC_ID_REG_3r }, \
    { 0x0001d408, "CMIC_DMA_IC_AR_ARB_MI0", CMIC_DMA_IC_AR_ARB_MI0r }, \
    { 0x0001d40c, "CMIC_DMA_IC_AW_ARB_MI0", CMIC_DMA_IC_AW_ARB_MI0r }, \
    { 0x0001d428, "CMIC_DMA_IC_AR_ARB_MI1", CMIC_DMA_IC_AR_ARB_MI1r }, \
    { 0x0001d42c, "CMIC_DMA_IC_AW_ARB_MI1", CMIC_DMA_IC_AW_ARB_MI1r }, \
    { 0x0001dfc0, "CMIC_DMA_IC_CFG_REG_0", CMIC_DMA_IC_CFG_REG_0r }, \
    { 0x0001dfc4, "CMIC_DMA_IC_CFG_REG_1", CMIC_DMA_IC_CFG_REG_1r }, \
    { 0x0001dfcc, "CMIC_DMA_IC_CFG_REG_2", CMIC_DMA_IC_CFG_REG_2r }, \
    { 0x0001dfe0, "CMIC_DMA_IC_PER_REG_0", CMIC_DMA_IC_PER_REG_0r }, \
    { 0x0001dfe4, "CMIC_DMA_IC_PER_REG_1", CMIC_DMA_IC_PER_REG_1r }, \
    { 0x0001dfe8, "CMIC_DMA_IC_PER_REG_2", CMIC_DMA_IC_PER_REG_2r }, \
    { 0x0001dfec, "CMIC_DMA_IC_PER_REG_3", CMIC_DMA_IC_PER_REG_3r }, \
    { 0x0001dff0, "CMIC_DMA_IC_ID_REG_0", CMIC_DMA_IC_ID_REG_0r }, \
    { 0x0001dff4, "CMIC_DMA_IC_ID_REG_1", CMIC_DMA_IC_ID_REG_1r }, \
    { 0x0001dff8, "CMIC_DMA_IC_ID_REG_2", CMIC_DMA_IC_ID_REG_2r }, \
    { 0x0001dffc, "CMIC_DMA_IC_ID_REG_3", CMIC_DMA_IC_ID_REG_3r }, \
    { 0x00020000, "CMIC_LEDUP0_CTRL", CMIC_LEDUP0_CTRLr }, \
    { 0x00020004, "CMIC_LEDUP0_STATUS", CMIC_LEDUP0_STATUSr }, \
    { 0x00020008, "CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR", CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr }, \
    { 0x00020010, "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3", CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r }, \
    { 0x00020014, "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7", CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r }, \
    { 0x00020018, "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11", CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r }, \
    { 0x0002001c, "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15", CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r }, \
    { 0x00020020, "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19", CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r }, \
    { 0x00020024, "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23", CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r }, \
    { 0x00020028, "CMIC_LEDUP0_PORT_ORDER_REMAP_24_27", CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r }, \
    { 0x0002002c, "CMIC_LEDUP0_PORT_ORDER_REMAP_28_31", CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r }, \
    { 0x00020030, "CMIC_LEDUP0_PORT_ORDER_REMAP_32_35", CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r }, \
    { 0x00020034, "CMIC_LEDUP0_PORT_ORDER_REMAP_36_39", CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r }, \
    { 0x00020038, "CMIC_LEDUP0_PORT_ORDER_REMAP_40_43", CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r }, \
    { 0x0002003c, "CMIC_LEDUP0_PORT_ORDER_REMAP_44_47", CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r }, \
    { 0x00020040, "CMIC_LEDUP0_PORT_ORDER_REMAP_48_51", CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r }, \
    { 0x00020044, "CMIC_LEDUP0_PORT_ORDER_REMAP_52_55", CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r }, \
    { 0x00020048, "CMIC_LEDUP0_PORT_ORDER_REMAP_56_59", CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r }, \
    { 0x0002004c, "CMIC_LEDUP0_PORT_ORDER_REMAP_60_63", CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r }, \
    { 0x00020050, "CMIC_LEDUP0_CLK_PARAMS", CMIC_LEDUP0_CLK_PARAMSr }, \
    { 0x00020054, "CMIC_LEDUP0_SCANOUT_COUNT_UPPER", CMIC_LEDUP0_SCANOUT_COUNT_UPPERr }, \
    { 0x00020058, "CMIC_LEDUP0_TM_CONTROL", CMIC_LEDUP0_TM_CONTROLr }, \
    { 0x0002005c, "CMIC_LEDUP0_CLK_DIV", CMIC_LEDUP0_CLK_DIVr }, \
    { 0x00020400, "CMIC_LEDUP0_DATA_RAM0", CMIC_LEDUP0_DATA_RAM0r }, \
    { 0x00020400, "CMIC_LEDUP0_DATA_RAM", CMIC_LEDUP0_DATA_RAMr }, \
    { 0x00020404, "CMIC_LEDUP0_DATA_RAM1", CMIC_LEDUP0_DATA_RAM1r }, \
    { 0x00020408, "CMIC_LEDUP0_DATA_RAM2", CMIC_LEDUP0_DATA_RAM2r }, \
    { 0x0002040c, "CMIC_LEDUP0_DATA_RAM3", CMIC_LEDUP0_DATA_RAM3r }, \
    { 0x00020410, "CMIC_LEDUP0_DATA_RAM4", CMIC_LEDUP0_DATA_RAM4r }, \
    { 0x00020414, "CMIC_LEDUP0_DATA_RAM5", CMIC_LEDUP0_DATA_RAM5r }, \
    { 0x00020418, "CMIC_LEDUP0_DATA_RAM6", CMIC_LEDUP0_DATA_RAM6r }, \
    { 0x0002041c, "CMIC_LEDUP0_DATA_RAM7", CMIC_LEDUP0_DATA_RAM7r }, \
    { 0x00020420, "CMIC_LEDUP0_DATA_RAM8", CMIC_LEDUP0_DATA_RAM8r }, \
    { 0x00020424, "CMIC_LEDUP0_DATA_RAM9", CMIC_LEDUP0_DATA_RAM9r }, \
    { 0x00020428, "CMIC_LEDUP0_DATA_RAM10", CMIC_LEDUP0_DATA_RAM10r }, \
    { 0x0002042c, "CMIC_LEDUP0_DATA_RAM11", CMIC_LEDUP0_DATA_RAM11r }, \
    { 0x00020430, "CMIC_LEDUP0_DATA_RAM12", CMIC_LEDUP0_DATA_RAM12r }, \
    { 0x00020434, "CMIC_LEDUP0_DATA_RAM13", CMIC_LEDUP0_DATA_RAM13r }, \
    { 0x00020438, "CMIC_LEDUP0_DATA_RAM14", CMIC_LEDUP0_DATA_RAM14r }, \
    { 0x0002043c, "CMIC_LEDUP0_DATA_RAM15", CMIC_LEDUP0_DATA_RAM15r }, \
    { 0x00020440, "CMIC_LEDUP0_DATA_RAM16", CMIC_LEDUP0_DATA_RAM16r }, \
    { 0x00020444, "CMIC_LEDUP0_DATA_RAM17", CMIC_LEDUP0_DATA_RAM17r }, \
    { 0x00020448, "CMIC_LEDUP0_DATA_RAM18", CMIC_LEDUP0_DATA_RAM18r }, \
    { 0x0002044c, "CMIC_LEDUP0_DATA_RAM19", CMIC_LEDUP0_DATA_RAM19r }, \
    { 0x00020450, "CMIC_LEDUP0_DATA_RAM20", CMIC_LEDUP0_DATA_RAM20r }, \
    { 0x00020454, "CMIC_LEDUP0_DATA_RAM21", CMIC_LEDUP0_DATA_RAM21r }, \
    { 0x00020458, "CMIC_LEDUP0_DATA_RAM22", CMIC_LEDUP0_DATA_RAM22r }, \
    { 0x0002045c, "CMIC_LEDUP0_DATA_RAM23", CMIC_LEDUP0_DATA_RAM23r }, \
    { 0x00020460, "CMIC_LEDUP0_DATA_RAM24", CMIC_LEDUP0_DATA_RAM24r }, \
    { 0x00020464, "CMIC_LEDUP0_DATA_RAM25", CMIC_LEDUP0_DATA_RAM25r }, \
    { 0x00020468, "CMIC_LEDUP0_DATA_RAM26", CMIC_LEDUP0_DATA_RAM26r }, \
    { 0x0002046c, "CMIC_LEDUP0_DATA_RAM27", CMIC_LEDUP0_DATA_RAM27r }, \
    { 0x00020470, "CMIC_LEDUP0_DATA_RAM28", CMIC_LEDUP0_DATA_RAM28r }, \
    { 0x00020474, "CMIC_LEDUP0_DATA_RAM29", CMIC_LEDUP0_DATA_RAM29r }, \
    { 0x00020478, "CMIC_LEDUP0_DATA_RAM30", CMIC_LEDUP0_DATA_RAM30r }, \
    { 0x0002047c, "CMIC_LEDUP0_DATA_RAM31", CMIC_LEDUP0_DATA_RAM31r }, \
    { 0x00020480, "CMIC_LEDUP0_DATA_RAM32", CMIC_LEDUP0_DATA_RAM32r }, \
    { 0x00020484, "CMIC_LEDUP0_DATA_RAM33", CMIC_LEDUP0_DATA_RAM33r }, \
    { 0x00020488, "CMIC_LEDUP0_DATA_RAM34", CMIC_LEDUP0_DATA_RAM34r }, \
    { 0x0002048c, "CMIC_LEDUP0_DATA_RAM35", CMIC_LEDUP0_DATA_RAM35r }, \
    { 0x00020490, "CMIC_LEDUP0_DATA_RAM36", CMIC_LEDUP0_DATA_RAM36r }, \
    { 0x00020494, "CMIC_LEDUP0_DATA_RAM37", CMIC_LEDUP0_DATA_RAM37r }, \
    { 0x00020498, "CMIC_LEDUP0_DATA_RAM38", CMIC_LEDUP0_DATA_RAM38r }, \
    { 0x0002049c, "CMIC_LEDUP0_DATA_RAM39", CMIC_LEDUP0_DATA_RAM39r }, \
    { 0x000204a0, "CMIC_LEDUP0_DATA_RAM40", CMIC_LEDUP0_DATA_RAM40r }, \
    { 0x000204a4, "CMIC_LEDUP0_DATA_RAM41", CMIC_LEDUP0_DATA_RAM41r }, \
    { 0x000204a8, "CMIC_LEDUP0_DATA_RAM42", CMIC_LEDUP0_DATA_RAM42r }, \
    { 0x000204ac, "CMIC_LEDUP0_DATA_RAM43", CMIC_LEDUP0_DATA_RAM43r }, \
    { 0x000204b0, "CMIC_LEDUP0_DATA_RAM44", CMIC_LEDUP0_DATA_RAM44r }, \
    { 0x000204b4, "CMIC_LEDUP0_DATA_RAM45", CMIC_LEDUP0_DATA_RAM45r }, \
    { 0x000204b8, "CMIC_LEDUP0_DATA_RAM46", CMIC_LEDUP0_DATA_RAM46r }, \
    { 0x000204bc, "CMIC_LEDUP0_DATA_RAM47", CMIC_LEDUP0_DATA_RAM47r }, \
    { 0x000204c0, "CMIC_LEDUP0_DATA_RAM48", CMIC_LEDUP0_DATA_RAM48r }, \
    { 0x000204c4, "CMIC_LEDUP0_DATA_RAM49", CMIC_LEDUP0_DATA_RAM49r }, \
    { 0x000204c8, "CMIC_LEDUP0_DATA_RAM50", CMIC_LEDUP0_DATA_RAM50r }, \
    { 0x000204cc, "CMIC_LEDUP0_DATA_RAM51", CMIC_LEDUP0_DATA_RAM51r }, \
    { 0x000204d0, "CMIC_LEDUP0_DATA_RAM52", CMIC_LEDUP0_DATA_RAM52r }, \
    { 0x000204d4, "CMIC_LEDUP0_DATA_RAM53", CMIC_LEDUP0_DATA_RAM53r }, \
    { 0x000204d8, "CMIC_LEDUP0_DATA_RAM54", CMIC_LEDUP0_DATA_RAM54r }, \
    { 0x000204dc, "CMIC_LEDUP0_DATA_RAM55", CMIC_LEDUP0_DATA_RAM55r }, \
    { 0x000204e0, "CMIC_LEDUP0_DATA_RAM56", CMIC_LEDUP0_DATA_RAM56r }, \
    { 0x000204e4, "CMIC_LEDUP0_DATA_RAM57", CMIC_LEDUP0_DATA_RAM57r }, \
    { 0x000204e8, "CMIC_LEDUP0_DATA_RAM58", CMIC_LEDUP0_DATA_RAM58r }, \
    { 0x000204ec, "CMIC_LEDUP0_DATA_RAM59", CMIC_LEDUP0_DATA_RAM59r }, \
    { 0x000204f0, "CMIC_LEDUP0_DATA_RAM60", CMIC_LEDUP0_DATA_RAM60r }, \
    { 0x000204f4, "CMIC_LEDUP0_DATA_RAM61", CMIC_LEDUP0_DATA_RAM61r }, \
    { 0x000204f8, "CMIC_LEDUP0_DATA_RAM62", CMIC_LEDUP0_DATA_RAM62r }, \
    { 0x000204fc, "CMIC_LEDUP0_DATA_RAM63", CMIC_LEDUP0_DATA_RAM63r }, \
    { 0x00020500, "CMIC_LEDUP0_DATA_RAM64", CMIC_LEDUP0_DATA_RAM64r }, \
    { 0x00020504, "CMIC_LEDUP0_DATA_RAM65", CMIC_LEDUP0_DATA_RAM65r }, \
    { 0x00020508, "CMIC_LEDUP0_DATA_RAM66", CMIC_LEDUP0_DATA_RAM66r }, \
    { 0x0002050c, "CMIC_LEDUP0_DATA_RAM67", CMIC_LEDUP0_DATA_RAM67r }, \
    { 0x00020510, "CMIC_LEDUP0_DATA_RAM68", CMIC_LEDUP0_DATA_RAM68r }, \
    { 0x00020514, "CMIC_LEDUP0_DATA_RAM69", CMIC_LEDUP0_DATA_RAM69r }, \
    { 0x00020518, "CMIC_LEDUP0_DATA_RAM70", CMIC_LEDUP0_DATA_RAM70r }, \
    { 0x0002051c, "CMIC_LEDUP0_DATA_RAM71", CMIC_LEDUP0_DATA_RAM71r }, \
    { 0x00020520, "CMIC_LEDUP0_DATA_RAM72", CMIC_LEDUP0_DATA_RAM72r }, \
    { 0x00020524, "CMIC_LEDUP0_DATA_RAM73", CMIC_LEDUP0_DATA_RAM73r }, \
    { 0x00020528, "CMIC_LEDUP0_DATA_RAM74", CMIC_LEDUP0_DATA_RAM74r }, \
    { 0x0002052c, "CMIC_LEDUP0_DATA_RAM75", CMIC_LEDUP0_DATA_RAM75r }, \
    { 0x00020530, "CMIC_LEDUP0_DATA_RAM76", CMIC_LEDUP0_DATA_RAM76r }, \
    { 0x00020534, "CMIC_LEDUP0_DATA_RAM77", CMIC_LEDUP0_DATA_RAM77r }, \
    { 0x00020538, "CMIC_LEDUP0_DATA_RAM78", CMIC_LEDUP0_DATA_RAM78r }, \
    { 0x0002053c, "CMIC_LEDUP0_DATA_RAM79", CMIC_LEDUP0_DATA_RAM79r }, \
    { 0x00020540, "CMIC_LEDUP0_DATA_RAM80", CMIC_LEDUP0_DATA_RAM80r }, \
    { 0x00020544, "CMIC_LEDUP0_DATA_RAM81", CMIC_LEDUP0_DATA_RAM81r }, \
    { 0x00020548, "CMIC_LEDUP0_DATA_RAM82", CMIC_LEDUP0_DATA_RAM82r }, \
    { 0x0002054c, "CMIC_LEDUP0_DATA_RAM83", CMIC_LEDUP0_DATA_RAM83r }, \
    { 0x00020550, "CMIC_LEDUP0_DATA_RAM84", CMIC_LEDUP0_DATA_RAM84r }, \
    { 0x00020554, "CMIC_LEDUP0_DATA_RAM85", CMIC_LEDUP0_DATA_RAM85r }, \
    { 0x00020558, "CMIC_LEDUP0_DATA_RAM86", CMIC_LEDUP0_DATA_RAM86r }, \
    { 0x0002055c, "CMIC_LEDUP0_DATA_RAM87", CMIC_LEDUP0_DATA_RAM87r }, \
    { 0x00020560, "CMIC_LEDUP0_DATA_RAM88", CMIC_LEDUP0_DATA_RAM88r }, \
    { 0x00020564, "CMIC_LEDUP0_DATA_RAM89", CMIC_LEDUP0_DATA_RAM89r }, \
    { 0x00020568, "CMIC_LEDUP0_DATA_RAM90", CMIC_LEDUP0_DATA_RAM90r }, \
    { 0x0002056c, "CMIC_LEDUP0_DATA_RAM91", CMIC_LEDUP0_DATA_RAM91r }, \
    { 0x00020570, "CMIC_LEDUP0_DATA_RAM92", CMIC_LEDUP0_DATA_RAM92r }, \
    { 0x00020574, "CMIC_LEDUP0_DATA_RAM93", CMIC_LEDUP0_DATA_RAM93r }, \
    { 0x00020578, "CMIC_LEDUP0_DATA_RAM94", CMIC_LEDUP0_DATA_RAM94r }, \
    { 0x0002057c, "CMIC_LEDUP0_DATA_RAM95", CMIC_LEDUP0_DATA_RAM95r }, \
    { 0x00020580, "CMIC_LEDUP0_DATA_RAM96", CMIC_LEDUP0_DATA_RAM96r }, \
    { 0x00020584, "CMIC_LEDUP0_DATA_RAM97", CMIC_LEDUP0_DATA_RAM97r }, \
    { 0x00020588, "CMIC_LEDUP0_DATA_RAM98", CMIC_LEDUP0_DATA_RAM98r }, \
    { 0x0002058c, "CMIC_LEDUP0_DATA_RAM99", CMIC_LEDUP0_DATA_RAM99r }, \
    { 0x00020590, "CMIC_LEDUP0_DATA_RAM100", CMIC_LEDUP0_DATA_RAM100r }, \
    { 0x00020594, "CMIC_LEDUP0_DATA_RAM101", CMIC_LEDUP0_DATA_RAM101r }, \
    { 0x00020598, "CMIC_LEDUP0_DATA_RAM102", CMIC_LEDUP0_DATA_RAM102r }, \
    { 0x0002059c, "CMIC_LEDUP0_DATA_RAM103", CMIC_LEDUP0_DATA_RAM103r }, \
    { 0x000205a0, "CMIC_LEDUP0_DATA_RAM104", CMIC_LEDUP0_DATA_RAM104r }, \
    { 0x000205a4, "CMIC_LEDUP0_DATA_RAM105", CMIC_LEDUP0_DATA_RAM105r }, \
    { 0x000205a8, "CMIC_LEDUP0_DATA_RAM106", CMIC_LEDUP0_DATA_RAM106r }, \
    { 0x000205ac, "CMIC_LEDUP0_DATA_RAM107", CMIC_LEDUP0_DATA_RAM107r }, \
    { 0x000205b0, "CMIC_LEDUP0_DATA_RAM108", CMIC_LEDUP0_DATA_RAM108r }, \
    { 0x000205b4, "CMIC_LEDUP0_DATA_RAM109", CMIC_LEDUP0_DATA_RAM109r }, \
    { 0x000205b8, "CMIC_LEDUP0_DATA_RAM110", CMIC_LEDUP0_DATA_RAM110r }, \
    { 0x000205bc, "CMIC_LEDUP0_DATA_RAM111", CMIC_LEDUP0_DATA_RAM111r }, \
    { 0x000205c0, "CMIC_LEDUP0_DATA_RAM112", CMIC_LEDUP0_DATA_RAM112r }, \
    { 0x000205c4, "CMIC_LEDUP0_DATA_RAM113", CMIC_LEDUP0_DATA_RAM113r }, \
    { 0x000205c8, "CMIC_LEDUP0_DATA_RAM114", CMIC_LEDUP0_DATA_RAM114r }, \
    { 0x000205cc, "CMIC_LEDUP0_DATA_RAM115", CMIC_LEDUP0_DATA_RAM115r }, \
    { 0x000205d0, "CMIC_LEDUP0_DATA_RAM116", CMIC_LEDUP0_DATA_RAM116r }, \
    { 0x000205d4, "CMIC_LEDUP0_DATA_RAM117", CMIC_LEDUP0_DATA_RAM117r }, \
    { 0x000205d8, "CMIC_LEDUP0_DATA_RAM118", CMIC_LEDUP0_DATA_RAM118r }, \
    { 0x000205dc, "CMIC_LEDUP0_DATA_RAM119", CMIC_LEDUP0_DATA_RAM119r }, \
    { 0x000205e0, "CMIC_LEDUP0_DATA_RAM120", CMIC_LEDUP0_DATA_RAM120r }, \
    { 0x000205e4, "CMIC_LEDUP0_DATA_RAM121", CMIC_LEDUP0_DATA_RAM121r }, \
    { 0x000205e8, "CMIC_LEDUP0_DATA_RAM122", CMIC_LEDUP0_DATA_RAM122r }, \
    { 0x000205ec, "CMIC_LEDUP0_DATA_RAM123", CMIC_LEDUP0_DATA_RAM123r }, \
    { 0x000205f0, "CMIC_LEDUP0_DATA_RAM124", CMIC_LEDUP0_DATA_RAM124r }, \
    { 0x000205f4, "CMIC_LEDUP0_DATA_RAM125", CMIC_LEDUP0_DATA_RAM125r }, \
    { 0x000205f8, "CMIC_LEDUP0_DATA_RAM126", CMIC_LEDUP0_DATA_RAM126r }, \
    { 0x000205fc, "CMIC_LEDUP0_DATA_RAM127", CMIC_LEDUP0_DATA_RAM127r }, \
    { 0x00020600, "CMIC_LEDUP0_DATA_RAM128", CMIC_LEDUP0_DATA_RAM128r }, \
    { 0x00020604, "CMIC_LEDUP0_DATA_RAM129", CMIC_LEDUP0_DATA_RAM129r }, \
    { 0x00020608, "CMIC_LEDUP0_DATA_RAM130", CMIC_LEDUP0_DATA_RAM130r }, \
    { 0x0002060c, "CMIC_LEDUP0_DATA_RAM131", CMIC_LEDUP0_DATA_RAM131r }, \
    { 0x00020610, "CMIC_LEDUP0_DATA_RAM132", CMIC_LEDUP0_DATA_RAM132r }, \
    { 0x00020614, "CMIC_LEDUP0_DATA_RAM133", CMIC_LEDUP0_DATA_RAM133r }, \
    { 0x00020618, "CMIC_LEDUP0_DATA_RAM134", CMIC_LEDUP0_DATA_RAM134r }, \
    { 0x0002061c, "CMIC_LEDUP0_DATA_RAM135", CMIC_LEDUP0_DATA_RAM135r }, \
    { 0x00020620, "CMIC_LEDUP0_DATA_RAM136", CMIC_LEDUP0_DATA_RAM136r }, \
    { 0x00020624, "CMIC_LEDUP0_DATA_RAM137", CMIC_LEDUP0_DATA_RAM137r }, \
    { 0x00020628, "CMIC_LEDUP0_DATA_RAM138", CMIC_LEDUP0_DATA_RAM138r }, \
    { 0x0002062c, "CMIC_LEDUP0_DATA_RAM139", CMIC_LEDUP0_DATA_RAM139r }, \
    { 0x00020630, "CMIC_LEDUP0_DATA_RAM140", CMIC_LEDUP0_DATA_RAM140r }, \
    { 0x00020634, "CMIC_LEDUP0_DATA_RAM141", CMIC_LEDUP0_DATA_RAM141r }, \
    { 0x00020638, "CMIC_LEDUP0_DATA_RAM142", CMIC_LEDUP0_DATA_RAM142r }, \
    { 0x0002063c, "CMIC_LEDUP0_DATA_RAM143", CMIC_LEDUP0_DATA_RAM143r }, \
    { 0x00020640, "CMIC_LEDUP0_DATA_RAM144", CMIC_LEDUP0_DATA_RAM144r }, \
    { 0x00020644, "CMIC_LEDUP0_DATA_RAM145", CMIC_LEDUP0_DATA_RAM145r }, \
    { 0x00020648, "CMIC_LEDUP0_DATA_RAM146", CMIC_LEDUP0_DATA_RAM146r }, \
    { 0x0002064c, "CMIC_LEDUP0_DATA_RAM147", CMIC_LEDUP0_DATA_RAM147r }, \
    { 0x00020650, "CMIC_LEDUP0_DATA_RAM148", CMIC_LEDUP0_DATA_RAM148r }, \
    { 0x00020654, "CMIC_LEDUP0_DATA_RAM149", CMIC_LEDUP0_DATA_RAM149r }, \
    { 0x00020658, "CMIC_LEDUP0_DATA_RAM150", CMIC_LEDUP0_DATA_RAM150r }, \
    { 0x0002065c, "CMIC_LEDUP0_DATA_RAM151", CMIC_LEDUP0_DATA_RAM151r }, \
    { 0x00020660, "CMIC_LEDUP0_DATA_RAM152", CMIC_LEDUP0_DATA_RAM152r }, \
    { 0x00020664, "CMIC_LEDUP0_DATA_RAM153", CMIC_LEDUP0_DATA_RAM153r }, \
    { 0x00020668, "CMIC_LEDUP0_DATA_RAM154", CMIC_LEDUP0_DATA_RAM154r }, \
    { 0x0002066c, "CMIC_LEDUP0_DATA_RAM155", CMIC_LEDUP0_DATA_RAM155r }, \
    { 0x00020670, "CMIC_LEDUP0_DATA_RAM156", CMIC_LEDUP0_DATA_RAM156r }, \
    { 0x00020674, "CMIC_LEDUP0_DATA_RAM157", CMIC_LEDUP0_DATA_RAM157r }, \
    { 0x00020678, "CMIC_LEDUP0_DATA_RAM158", CMIC_LEDUP0_DATA_RAM158r }, \
    { 0x0002067c, "CMIC_LEDUP0_DATA_RAM159", CMIC_LEDUP0_DATA_RAM159r }, \
    { 0x00020680, "CMIC_LEDUP0_DATA_RAM160", CMIC_LEDUP0_DATA_RAM160r }, \
    { 0x00020684, "CMIC_LEDUP0_DATA_RAM161", CMIC_LEDUP0_DATA_RAM161r }, \
    { 0x00020688, "CMIC_LEDUP0_DATA_RAM162", CMIC_LEDUP0_DATA_RAM162r }, \
    { 0x0002068c, "CMIC_LEDUP0_DATA_RAM163", CMIC_LEDUP0_DATA_RAM163r }, \
    { 0x00020690, "CMIC_LEDUP0_DATA_RAM164", CMIC_LEDUP0_DATA_RAM164r }, \
    { 0x00020694, "CMIC_LEDUP0_DATA_RAM165", CMIC_LEDUP0_DATA_RAM165r }, \
    { 0x00020698, "CMIC_LEDUP0_DATA_RAM166", CMIC_LEDUP0_DATA_RAM166r }, \
    { 0x0002069c, "CMIC_LEDUP0_DATA_RAM167", CMIC_LEDUP0_DATA_RAM167r }, \
    { 0x000206a0, "CMIC_LEDUP0_DATA_RAM168", CMIC_LEDUP0_DATA_RAM168r }, \
    { 0x000206a4, "CMIC_LEDUP0_DATA_RAM169", CMIC_LEDUP0_DATA_RAM169r }, \
    { 0x000206a8, "CMIC_LEDUP0_DATA_RAM170", CMIC_LEDUP0_DATA_RAM170r }, \
    { 0x000206ac, "CMIC_LEDUP0_DATA_RAM171", CMIC_LEDUP0_DATA_RAM171r }, \
    { 0x000206b0, "CMIC_LEDUP0_DATA_RAM172", CMIC_LEDUP0_DATA_RAM172r }, \
    { 0x000206b4, "CMIC_LEDUP0_DATA_RAM173", CMIC_LEDUP0_DATA_RAM173r }, \
    { 0x000206b8, "CMIC_LEDUP0_DATA_RAM174", CMIC_LEDUP0_DATA_RAM174r }, \
    { 0x000206bc, "CMIC_LEDUP0_DATA_RAM175", CMIC_LEDUP0_DATA_RAM175r }, \
    { 0x000206c0, "CMIC_LEDUP0_DATA_RAM176", CMIC_LEDUP0_DATA_RAM176r }, \
    { 0x000206c4, "CMIC_LEDUP0_DATA_RAM177", CMIC_LEDUP0_DATA_RAM177r }, \
    { 0x000206c8, "CMIC_LEDUP0_DATA_RAM178", CMIC_LEDUP0_DATA_RAM178r }, \
    { 0x000206cc, "CMIC_LEDUP0_DATA_RAM179", CMIC_LEDUP0_DATA_RAM179r }, \
    { 0x000206d0, "CMIC_LEDUP0_DATA_RAM180", CMIC_LEDUP0_DATA_RAM180r }, \
    { 0x000206d4, "CMIC_LEDUP0_DATA_RAM181", CMIC_LEDUP0_DATA_RAM181r }, \
    { 0x000206d8, "CMIC_LEDUP0_DATA_RAM182", CMIC_LEDUP0_DATA_RAM182r }, \
    { 0x000206dc, "CMIC_LEDUP0_DATA_RAM183", CMIC_LEDUP0_DATA_RAM183r }, \
    { 0x000206e0, "CMIC_LEDUP0_DATA_RAM184", CMIC_LEDUP0_DATA_RAM184r }, \
    { 0x000206e4, "CMIC_LEDUP0_DATA_RAM185", CMIC_LEDUP0_DATA_RAM185r }, \
    { 0x000206e8, "CMIC_LEDUP0_DATA_RAM186", CMIC_LEDUP0_DATA_RAM186r }, \
    { 0x000206ec, "CMIC_LEDUP0_DATA_RAM187", CMIC_LEDUP0_DATA_RAM187r }, \
    { 0x000206f0, "CMIC_LEDUP0_DATA_RAM188", CMIC_LEDUP0_DATA_RAM188r }, \
    { 0x000206f4, "CMIC_LEDUP0_DATA_RAM189", CMIC_LEDUP0_DATA_RAM189r }, \
    { 0x000206f8, "CMIC_LEDUP0_DATA_RAM190", CMIC_LEDUP0_DATA_RAM190r }, \
    { 0x000206fc, "CMIC_LEDUP0_DATA_RAM191", CMIC_LEDUP0_DATA_RAM191r }, \
    { 0x00020700, "CMIC_LEDUP0_DATA_RAM192", CMIC_LEDUP0_DATA_RAM192r }, \
    { 0x00020704, "CMIC_LEDUP0_DATA_RAM193", CMIC_LEDUP0_DATA_RAM193r }, \
    { 0x00020708, "CMIC_LEDUP0_DATA_RAM194", CMIC_LEDUP0_DATA_RAM194r }, \
    { 0x0002070c, "CMIC_LEDUP0_DATA_RAM195", CMIC_LEDUP0_DATA_RAM195r }, \
    { 0x00020710, "CMIC_LEDUP0_DATA_RAM196", CMIC_LEDUP0_DATA_RAM196r }, \
    { 0x00020714, "CMIC_LEDUP0_DATA_RAM197", CMIC_LEDUP0_DATA_RAM197r }, \
    { 0x00020718, "CMIC_LEDUP0_DATA_RAM198", CMIC_LEDUP0_DATA_RAM198r }, \
    { 0x0002071c, "CMIC_LEDUP0_DATA_RAM199", CMIC_LEDUP0_DATA_RAM199r }, \
    { 0x00020720, "CMIC_LEDUP0_DATA_RAM200", CMIC_LEDUP0_DATA_RAM200r }, \
    { 0x00020724, "CMIC_LEDUP0_DATA_RAM201", CMIC_LEDUP0_DATA_RAM201r }, \
    { 0x00020728, "CMIC_LEDUP0_DATA_RAM202", CMIC_LEDUP0_DATA_RAM202r }, \
    { 0x0002072c, "CMIC_LEDUP0_DATA_RAM203", CMIC_LEDUP0_DATA_RAM203r }, \
    { 0x00020730, "CMIC_LEDUP0_DATA_RAM204", CMIC_LEDUP0_DATA_RAM204r }, \
    { 0x00020734, "CMIC_LEDUP0_DATA_RAM205", CMIC_LEDUP0_DATA_RAM205r }, \
    { 0x00020738, "CMIC_LEDUP0_DATA_RAM206", CMIC_LEDUP0_DATA_RAM206r }, \
    { 0x0002073c, "CMIC_LEDUP0_DATA_RAM207", CMIC_LEDUP0_DATA_RAM207r }, \
    { 0x00020740, "CMIC_LEDUP0_DATA_RAM208", CMIC_LEDUP0_DATA_RAM208r }, \
    { 0x00020744, "CMIC_LEDUP0_DATA_RAM209", CMIC_LEDUP0_DATA_RAM209r }, \
    { 0x00020748, "CMIC_LEDUP0_DATA_RAM210", CMIC_LEDUP0_DATA_RAM210r }, \
    { 0x0002074c, "CMIC_LEDUP0_DATA_RAM211", CMIC_LEDUP0_DATA_RAM211r }, \
    { 0x00020750, "CMIC_LEDUP0_DATA_RAM212", CMIC_LEDUP0_DATA_RAM212r }, \
    { 0x00020754, "CMIC_LEDUP0_DATA_RAM213", CMIC_LEDUP0_DATA_RAM213r }, \
    { 0x00020758, "CMIC_LEDUP0_DATA_RAM214", CMIC_LEDUP0_DATA_RAM214r }, \
    { 0x0002075c, "CMIC_LEDUP0_DATA_RAM215", CMIC_LEDUP0_DATA_RAM215r }, \
    { 0x00020760, "CMIC_LEDUP0_DATA_RAM216", CMIC_LEDUP0_DATA_RAM216r }, \
    { 0x00020764, "CMIC_LEDUP0_DATA_RAM217", CMIC_LEDUP0_DATA_RAM217r }, \
    { 0x00020768, "CMIC_LEDUP0_DATA_RAM218", CMIC_LEDUP0_DATA_RAM218r }, \
    { 0x0002076c, "CMIC_LEDUP0_DATA_RAM219", CMIC_LEDUP0_DATA_RAM219r }, \
    { 0x00020770, "CMIC_LEDUP0_DATA_RAM220", CMIC_LEDUP0_DATA_RAM220r }, \
    { 0x00020774, "CMIC_LEDUP0_DATA_RAM221", CMIC_LEDUP0_DATA_RAM221r }, \
    { 0x00020778, "CMIC_LEDUP0_DATA_RAM222", CMIC_LEDUP0_DATA_RAM222r }, \
    { 0x0002077c, "CMIC_LEDUP0_DATA_RAM223", CMIC_LEDUP0_DATA_RAM223r }, \
    { 0x00020780, "CMIC_LEDUP0_DATA_RAM224", CMIC_LEDUP0_DATA_RAM224r }, \
    { 0x00020784, "CMIC_LEDUP0_DATA_RAM225", CMIC_LEDUP0_DATA_RAM225r }, \
    { 0x00020788, "CMIC_LEDUP0_DATA_RAM226", CMIC_LEDUP0_DATA_RAM226r }, \
    { 0x0002078c, "CMIC_LEDUP0_DATA_RAM227", CMIC_LEDUP0_DATA_RAM227r }, \
    { 0x00020790, "CMIC_LEDUP0_DATA_RAM228", CMIC_LEDUP0_DATA_RAM228r }, \
    { 0x00020794, "CMIC_LEDUP0_DATA_RAM229", CMIC_LEDUP0_DATA_RAM229r }, \
    { 0x00020798, "CMIC_LEDUP0_DATA_RAM230", CMIC_LEDUP0_DATA_RAM230r }, \
    { 0x0002079c, "CMIC_LEDUP0_DATA_RAM231", CMIC_LEDUP0_DATA_RAM231r }, \
    { 0x000207a0, "CMIC_LEDUP0_DATA_RAM232", CMIC_LEDUP0_DATA_RAM232r }, \
    { 0x000207a4, "CMIC_LEDUP0_DATA_RAM233", CMIC_LEDUP0_DATA_RAM233r }, \
    { 0x000207a8, "CMIC_LEDUP0_DATA_RAM234", CMIC_LEDUP0_DATA_RAM234r }, \
    { 0x000207ac, "CMIC_LEDUP0_DATA_RAM235", CMIC_LEDUP0_DATA_RAM235r }, \
    { 0x000207b0, "CMIC_LEDUP0_DATA_RAM236", CMIC_LEDUP0_DATA_RAM236r }, \
    { 0x000207b4, "CMIC_LEDUP0_DATA_RAM237", CMIC_LEDUP0_DATA_RAM237r }, \
    { 0x000207b8, "CMIC_LEDUP0_DATA_RAM238", CMIC_LEDUP0_DATA_RAM238r }, \
    { 0x000207bc, "CMIC_LEDUP0_DATA_RAM239", CMIC_LEDUP0_DATA_RAM239r }, \
    { 0x000207c0, "CMIC_LEDUP0_DATA_RAM240", CMIC_LEDUP0_DATA_RAM240r }, \
    { 0x000207c4, "CMIC_LEDUP0_DATA_RAM241", CMIC_LEDUP0_DATA_RAM241r }, \
    { 0x000207c8, "CMIC_LEDUP0_DATA_RAM242", CMIC_LEDUP0_DATA_RAM242r }, \
    { 0x000207cc, "CMIC_LEDUP0_DATA_RAM243", CMIC_LEDUP0_DATA_RAM243r }, \
    { 0x000207d0, "CMIC_LEDUP0_DATA_RAM244", CMIC_LEDUP0_DATA_RAM244r }, \
    { 0x000207d4, "CMIC_LEDUP0_DATA_RAM245", CMIC_LEDUP0_DATA_RAM245r }, \
    { 0x000207d8, "CMIC_LEDUP0_DATA_RAM246", CMIC_LEDUP0_DATA_RAM246r }, \
    { 0x000207dc, "CMIC_LEDUP0_DATA_RAM247", CMIC_LEDUP0_DATA_RAM247r }, \
    { 0x000207e0, "CMIC_LEDUP0_DATA_RAM248", CMIC_LEDUP0_DATA_RAM248r }, \
    { 0x000207e4, "CMIC_LEDUP0_DATA_RAM249", CMIC_LEDUP0_DATA_RAM249r }, \
    { 0x000207e8, "CMIC_LEDUP0_DATA_RAM250", CMIC_LEDUP0_DATA_RAM250r }, \
    { 0x000207ec, "CMIC_LEDUP0_DATA_RAM251", CMIC_LEDUP0_DATA_RAM251r }, \
    { 0x000207f0, "CMIC_LEDUP0_DATA_RAM252", CMIC_LEDUP0_DATA_RAM252r }, \
    { 0x000207f4, "CMIC_LEDUP0_DATA_RAM253", CMIC_LEDUP0_DATA_RAM253r }, \
    { 0x000207f8, "CMIC_LEDUP0_DATA_RAM254", CMIC_LEDUP0_DATA_RAM254r }, \
    { 0x000207fc, "CMIC_LEDUP0_DATA_RAM255", CMIC_LEDUP0_DATA_RAM255r }, \
    { 0x00020800, "CMIC_LEDUP0_PROGRAM_RAM", CMIC_LEDUP0_PROGRAM_RAMr }, \
    { 0x00020800, "CMIC_LEDUP0_PROGRAM_RAM0", CMIC_LEDUP0_PROGRAM_RAM0r }, \
    { 0x00020804, "CMIC_LEDUP0_PROGRAM_RAM1", CMIC_LEDUP0_PROGRAM_RAM1r }, \
    { 0x00020808, "CMIC_LEDUP0_PROGRAM_RAM2", CMIC_LEDUP0_PROGRAM_RAM2r }, \
    { 0x0002080c, "CMIC_LEDUP0_PROGRAM_RAM3", CMIC_LEDUP0_PROGRAM_RAM3r }, \
    { 0x00020810, "CMIC_LEDUP0_PROGRAM_RAM4", CMIC_LEDUP0_PROGRAM_RAM4r }, \
    { 0x00020814, "CMIC_LEDUP0_PROGRAM_RAM5", CMIC_LEDUP0_PROGRAM_RAM5r }, \
    { 0x00020818, "CMIC_LEDUP0_PROGRAM_RAM6", CMIC_LEDUP0_PROGRAM_RAM6r }, \
    { 0x0002081c, "CMIC_LEDUP0_PROGRAM_RAM7", CMIC_LEDUP0_PROGRAM_RAM7r }, \
    { 0x00020820, "CMIC_LEDUP0_PROGRAM_RAM8", CMIC_LEDUP0_PROGRAM_RAM8r }, \
    { 0x00020824, "CMIC_LEDUP0_PROGRAM_RAM9", CMIC_LEDUP0_PROGRAM_RAM9r }, \
    { 0x00020828, "CMIC_LEDUP0_PROGRAM_RAM10", CMIC_LEDUP0_PROGRAM_RAM10r }, \
    { 0x0002082c, "CMIC_LEDUP0_PROGRAM_RAM11", CMIC_LEDUP0_PROGRAM_RAM11r }, \
    { 0x00020830, "CMIC_LEDUP0_PROGRAM_RAM12", CMIC_LEDUP0_PROGRAM_RAM12r }, \
    { 0x00020834, "CMIC_LEDUP0_PROGRAM_RAM13", CMIC_LEDUP0_PROGRAM_RAM13r }, \
    { 0x00020838, "CMIC_LEDUP0_PROGRAM_RAM14", CMIC_LEDUP0_PROGRAM_RAM14r }, \
    { 0x0002083c, "CMIC_LEDUP0_PROGRAM_RAM15", CMIC_LEDUP0_PROGRAM_RAM15r }, \
    { 0x00020840, "CMIC_LEDUP0_PROGRAM_RAM16", CMIC_LEDUP0_PROGRAM_RAM16r }, \
    { 0x00020844, "CMIC_LEDUP0_PROGRAM_RAM17", CMIC_LEDUP0_PROGRAM_RAM17r }, \
    { 0x00020848, "CMIC_LEDUP0_PROGRAM_RAM18", CMIC_LEDUP0_PROGRAM_RAM18r }, \
    { 0x0002084c, "CMIC_LEDUP0_PROGRAM_RAM19", CMIC_LEDUP0_PROGRAM_RAM19r }, \
    { 0x00020850, "CMIC_LEDUP0_PROGRAM_RAM20", CMIC_LEDUP0_PROGRAM_RAM20r }, \
    { 0x00020854, "CMIC_LEDUP0_PROGRAM_RAM21", CMIC_LEDUP0_PROGRAM_RAM21r }, \
    { 0x00020858, "CMIC_LEDUP0_PROGRAM_RAM22", CMIC_LEDUP0_PROGRAM_RAM22r }, \
    { 0x0002085c, "CMIC_LEDUP0_PROGRAM_RAM23", CMIC_LEDUP0_PROGRAM_RAM23r }, \
    { 0x00020860, "CMIC_LEDUP0_PROGRAM_RAM24", CMIC_LEDUP0_PROGRAM_RAM24r }, \
    { 0x00020864, "CMIC_LEDUP0_PROGRAM_RAM25", CMIC_LEDUP0_PROGRAM_RAM25r }, \
    { 0x00020868, "CMIC_LEDUP0_PROGRAM_RAM26", CMIC_LEDUP0_PROGRAM_RAM26r }, \
    { 0x0002086c, "CMIC_LEDUP0_PROGRAM_RAM27", CMIC_LEDUP0_PROGRAM_RAM27r }, \
    { 0x00020870, "CMIC_LEDUP0_PROGRAM_RAM28", CMIC_LEDUP0_PROGRAM_RAM28r }, \
    { 0x00020874, "CMIC_LEDUP0_PROGRAM_RAM29", CMIC_LEDUP0_PROGRAM_RAM29r }, \
    { 0x00020878, "CMIC_LEDUP0_PROGRAM_RAM30", CMIC_LEDUP0_PROGRAM_RAM30r }, \
    { 0x0002087c, "CMIC_LEDUP0_PROGRAM_RAM31", CMIC_LEDUP0_PROGRAM_RAM31r }, \
    { 0x00020880, "CMIC_LEDUP0_PROGRAM_RAM32", CMIC_LEDUP0_PROGRAM_RAM32r }, \
    { 0x00020884, "CMIC_LEDUP0_PROGRAM_RAM33", CMIC_LEDUP0_PROGRAM_RAM33r }, \
    { 0x00020888, "CMIC_LEDUP0_PROGRAM_RAM34", CMIC_LEDUP0_PROGRAM_RAM34r }, \
    { 0x0002088c, "CMIC_LEDUP0_PROGRAM_RAM35", CMIC_LEDUP0_PROGRAM_RAM35r }, \
    { 0x00020890, "CMIC_LEDUP0_PROGRAM_RAM36", CMIC_LEDUP0_PROGRAM_RAM36r }, \
    { 0x00020894, "CMIC_LEDUP0_PROGRAM_RAM37", CMIC_LEDUP0_PROGRAM_RAM37r }, \
    { 0x00020898, "CMIC_LEDUP0_PROGRAM_RAM38", CMIC_LEDUP0_PROGRAM_RAM38r }, \
    { 0x0002089c, "CMIC_LEDUP0_PROGRAM_RAM39", CMIC_LEDUP0_PROGRAM_RAM39r }, \
    { 0x000208a0, "CMIC_LEDUP0_PROGRAM_RAM40", CMIC_LEDUP0_PROGRAM_RAM40r }, \
    { 0x000208a4, "CMIC_LEDUP0_PROGRAM_RAM41", CMIC_LEDUP0_PROGRAM_RAM41r }, \
    { 0x000208a8, "CMIC_LEDUP0_PROGRAM_RAM42", CMIC_LEDUP0_PROGRAM_RAM42r }, \
    { 0x000208ac, "CMIC_LEDUP0_PROGRAM_RAM43", CMIC_LEDUP0_PROGRAM_RAM43r }, \
    { 0x000208b0, "CMIC_LEDUP0_PROGRAM_RAM44", CMIC_LEDUP0_PROGRAM_RAM44r }, \
    { 0x000208b4, "CMIC_LEDUP0_PROGRAM_RAM45", CMIC_LEDUP0_PROGRAM_RAM45r }, \
    { 0x000208b8, "CMIC_LEDUP0_PROGRAM_RAM46", CMIC_LEDUP0_PROGRAM_RAM46r }, \
    { 0x000208bc, "CMIC_LEDUP0_PROGRAM_RAM47", CMIC_LEDUP0_PROGRAM_RAM47r }, \
    { 0x000208c0, "CMIC_LEDUP0_PROGRAM_RAM48", CMIC_LEDUP0_PROGRAM_RAM48r }, \
    { 0x000208c4, "CMIC_LEDUP0_PROGRAM_RAM49", CMIC_LEDUP0_PROGRAM_RAM49r }, \
    { 0x000208c8, "CMIC_LEDUP0_PROGRAM_RAM50", CMIC_LEDUP0_PROGRAM_RAM50r }, \
    { 0x000208cc, "CMIC_LEDUP0_PROGRAM_RAM51", CMIC_LEDUP0_PROGRAM_RAM51r }, \
    { 0x000208d0, "CMIC_LEDUP0_PROGRAM_RAM52", CMIC_LEDUP0_PROGRAM_RAM52r }, \
    { 0x000208d4, "CMIC_LEDUP0_PROGRAM_RAM53", CMIC_LEDUP0_PROGRAM_RAM53r }, \
    { 0x000208d8, "CMIC_LEDUP0_PROGRAM_RAM54", CMIC_LEDUP0_PROGRAM_RAM54r }, \
    { 0x000208dc, "CMIC_LEDUP0_PROGRAM_RAM55", CMIC_LEDUP0_PROGRAM_RAM55r }, \
    { 0x000208e0, "CMIC_LEDUP0_PROGRAM_RAM56", CMIC_LEDUP0_PROGRAM_RAM56r }, \
    { 0x000208e4, "CMIC_LEDUP0_PROGRAM_RAM57", CMIC_LEDUP0_PROGRAM_RAM57r }, \
    { 0x000208e8, "CMIC_LEDUP0_PROGRAM_RAM58", CMIC_LEDUP0_PROGRAM_RAM58r }, \
    { 0x000208ec, "CMIC_LEDUP0_PROGRAM_RAM59", CMIC_LEDUP0_PROGRAM_RAM59r }, \
    { 0x000208f0, "CMIC_LEDUP0_PROGRAM_RAM60", CMIC_LEDUP0_PROGRAM_RAM60r }, \
    { 0x000208f4, "CMIC_LEDUP0_PROGRAM_RAM61", CMIC_LEDUP0_PROGRAM_RAM61r }, \
    { 0x000208f8, "CMIC_LEDUP0_PROGRAM_RAM62", CMIC_LEDUP0_PROGRAM_RAM62r }, \
    { 0x000208fc, "CMIC_LEDUP0_PROGRAM_RAM63", CMIC_LEDUP0_PROGRAM_RAM63r }, \
    { 0x00020900, "CMIC_LEDUP0_PROGRAM_RAM64", CMIC_LEDUP0_PROGRAM_RAM64r }, \
    { 0x00020904, "CMIC_LEDUP0_PROGRAM_RAM65", CMIC_LEDUP0_PROGRAM_RAM65r }, \
    { 0x00020908, "CMIC_LEDUP0_PROGRAM_RAM66", CMIC_LEDUP0_PROGRAM_RAM66r }, \
    { 0x0002090c, "CMIC_LEDUP0_PROGRAM_RAM67", CMIC_LEDUP0_PROGRAM_RAM67r }, \
    { 0x00020910, "CMIC_LEDUP0_PROGRAM_RAM68", CMIC_LEDUP0_PROGRAM_RAM68r }, \
    { 0x00020914, "CMIC_LEDUP0_PROGRAM_RAM69", CMIC_LEDUP0_PROGRAM_RAM69r }, \
    { 0x00020918, "CMIC_LEDUP0_PROGRAM_RAM70", CMIC_LEDUP0_PROGRAM_RAM70r }, \
    { 0x0002091c, "CMIC_LEDUP0_PROGRAM_RAM71", CMIC_LEDUP0_PROGRAM_RAM71r }, \
    { 0x00020920, "CMIC_LEDUP0_PROGRAM_RAM72", CMIC_LEDUP0_PROGRAM_RAM72r }, \
    { 0x00020924, "CMIC_LEDUP0_PROGRAM_RAM73", CMIC_LEDUP0_PROGRAM_RAM73r }, \
    { 0x00020928, "CMIC_LEDUP0_PROGRAM_RAM74", CMIC_LEDUP0_PROGRAM_RAM74r }, \
    { 0x0002092c, "CMIC_LEDUP0_PROGRAM_RAM75", CMIC_LEDUP0_PROGRAM_RAM75r }, \
    { 0x00020930, "CMIC_LEDUP0_PROGRAM_RAM76", CMIC_LEDUP0_PROGRAM_RAM76r }, \
    { 0x00020934, "CMIC_LEDUP0_PROGRAM_RAM77", CMIC_LEDUP0_PROGRAM_RAM77r }, \
    { 0x00020938, "CMIC_LEDUP0_PROGRAM_RAM78", CMIC_LEDUP0_PROGRAM_RAM78r }, \
    { 0x0002093c, "CMIC_LEDUP0_PROGRAM_RAM79", CMIC_LEDUP0_PROGRAM_RAM79r }, \
    { 0x00020940, "CMIC_LEDUP0_PROGRAM_RAM80", CMIC_LEDUP0_PROGRAM_RAM80r }, \
    { 0x00020944, "CMIC_LEDUP0_PROGRAM_RAM81", CMIC_LEDUP0_PROGRAM_RAM81r }, \
    { 0x00020948, "CMIC_LEDUP0_PROGRAM_RAM82", CMIC_LEDUP0_PROGRAM_RAM82r }, \
    { 0x0002094c, "CMIC_LEDUP0_PROGRAM_RAM83", CMIC_LEDUP0_PROGRAM_RAM83r }, \
    { 0x00020950, "CMIC_LEDUP0_PROGRAM_RAM84", CMIC_LEDUP0_PROGRAM_RAM84r }, \
    { 0x00020954, "CMIC_LEDUP0_PROGRAM_RAM85", CMIC_LEDUP0_PROGRAM_RAM85r }, \
    { 0x00020958, "CMIC_LEDUP0_PROGRAM_RAM86", CMIC_LEDUP0_PROGRAM_RAM86r }, \
    { 0x0002095c, "CMIC_LEDUP0_PROGRAM_RAM87", CMIC_LEDUP0_PROGRAM_RAM87r }, \
    { 0x00020960, "CMIC_LEDUP0_PROGRAM_RAM88", CMIC_LEDUP0_PROGRAM_RAM88r }, \
    { 0x00020964, "CMIC_LEDUP0_PROGRAM_RAM89", CMIC_LEDUP0_PROGRAM_RAM89r }, \
    { 0x00020968, "CMIC_LEDUP0_PROGRAM_RAM90", CMIC_LEDUP0_PROGRAM_RAM90r }, \
    { 0x0002096c, "CMIC_LEDUP0_PROGRAM_RAM91", CMIC_LEDUP0_PROGRAM_RAM91r }, \
    { 0x00020970, "CMIC_LEDUP0_PROGRAM_RAM92", CMIC_LEDUP0_PROGRAM_RAM92r }, \
    { 0x00020974, "CMIC_LEDUP0_PROGRAM_RAM93", CMIC_LEDUP0_PROGRAM_RAM93r }, \
    { 0x00020978, "CMIC_LEDUP0_PROGRAM_RAM94", CMIC_LEDUP0_PROGRAM_RAM94r }, \
    { 0x0002097c, "CMIC_LEDUP0_PROGRAM_RAM95", CMIC_LEDUP0_PROGRAM_RAM95r }, \
    { 0x00020980, "CMIC_LEDUP0_PROGRAM_RAM96", CMIC_LEDUP0_PROGRAM_RAM96r }, \
    { 0x00020984, "CMIC_LEDUP0_PROGRAM_RAM97", CMIC_LEDUP0_PROGRAM_RAM97r }, \
    { 0x00020988, "CMIC_LEDUP0_PROGRAM_RAM98", CMIC_LEDUP0_PROGRAM_RAM98r }, \
    { 0x0002098c, "CMIC_LEDUP0_PROGRAM_RAM99", CMIC_LEDUP0_PROGRAM_RAM99r }, \
    { 0x00020990, "CMIC_LEDUP0_PROGRAM_RAM100", CMIC_LEDUP0_PROGRAM_RAM100r }, \
    { 0x00020994, "CMIC_LEDUP0_PROGRAM_RAM101", CMIC_LEDUP0_PROGRAM_RAM101r }, \
    { 0x00020998, "CMIC_LEDUP0_PROGRAM_RAM102", CMIC_LEDUP0_PROGRAM_RAM102r }, \
    { 0x0002099c, "CMIC_LEDUP0_PROGRAM_RAM103", CMIC_LEDUP0_PROGRAM_RAM103r }, \
    { 0x000209a0, "CMIC_LEDUP0_PROGRAM_RAM104", CMIC_LEDUP0_PROGRAM_RAM104r }, \
    { 0x000209a4, "CMIC_LEDUP0_PROGRAM_RAM105", CMIC_LEDUP0_PROGRAM_RAM105r }, \
    { 0x000209a8, "CMIC_LEDUP0_PROGRAM_RAM106", CMIC_LEDUP0_PROGRAM_RAM106r }, \
    { 0x000209ac, "CMIC_LEDUP0_PROGRAM_RAM107", CMIC_LEDUP0_PROGRAM_RAM107r }, \
    { 0x000209b0, "CMIC_LEDUP0_PROGRAM_RAM108", CMIC_LEDUP0_PROGRAM_RAM108r }, \
    { 0x000209b4, "CMIC_LEDUP0_PROGRAM_RAM109", CMIC_LEDUP0_PROGRAM_RAM109r }, \
    { 0x000209b8, "CMIC_LEDUP0_PROGRAM_RAM110", CMIC_LEDUP0_PROGRAM_RAM110r }, \
    { 0x000209bc, "CMIC_LEDUP0_PROGRAM_RAM111", CMIC_LEDUP0_PROGRAM_RAM111r }, \
    { 0x000209c0, "CMIC_LEDUP0_PROGRAM_RAM112", CMIC_LEDUP0_PROGRAM_RAM112r }, \
    { 0x000209c4, "CMIC_LEDUP0_PROGRAM_RAM113", CMIC_LEDUP0_PROGRAM_RAM113r }, \
    { 0x000209c8, "CMIC_LEDUP0_PROGRAM_RAM114", CMIC_LEDUP0_PROGRAM_RAM114r }, \
    { 0x000209cc, "CMIC_LEDUP0_PROGRAM_RAM115", CMIC_LEDUP0_PROGRAM_RAM115r }, \
    { 0x000209d0, "CMIC_LEDUP0_PROGRAM_RAM116", CMIC_LEDUP0_PROGRAM_RAM116r }, \
    { 0x000209d4, "CMIC_LEDUP0_PROGRAM_RAM117", CMIC_LEDUP0_PROGRAM_RAM117r }, \
    { 0x000209d8, "CMIC_LEDUP0_PROGRAM_RAM118", CMIC_LEDUP0_PROGRAM_RAM118r }, \
    { 0x000209dc, "CMIC_LEDUP0_PROGRAM_RAM119", CMIC_LEDUP0_PROGRAM_RAM119r }, \
    { 0x000209e0, "CMIC_LEDUP0_PROGRAM_RAM120", CMIC_LEDUP0_PROGRAM_RAM120r }, \
    { 0x000209e4, "CMIC_LEDUP0_PROGRAM_RAM121", CMIC_LEDUP0_PROGRAM_RAM121r }, \
    { 0x000209e8, "CMIC_LEDUP0_PROGRAM_RAM122", CMIC_LEDUP0_PROGRAM_RAM122r }, \
    { 0x000209ec, "CMIC_LEDUP0_PROGRAM_RAM123", CMIC_LEDUP0_PROGRAM_RAM123r }, \
    { 0x000209f0, "CMIC_LEDUP0_PROGRAM_RAM124", CMIC_LEDUP0_PROGRAM_RAM124r }, \
    { 0x000209f4, "CMIC_LEDUP0_PROGRAM_RAM125", CMIC_LEDUP0_PROGRAM_RAM125r }, \
    { 0x000209f8, "CMIC_LEDUP0_PROGRAM_RAM126", CMIC_LEDUP0_PROGRAM_RAM126r }, \
    { 0x000209fc, "CMIC_LEDUP0_PROGRAM_RAM127", CMIC_LEDUP0_PROGRAM_RAM127r }, \
    { 0x00020a00, "CMIC_LEDUP0_PROGRAM_RAM128", CMIC_LEDUP0_PROGRAM_RAM128r }, \
    { 0x00020a04, "CMIC_LEDUP0_PROGRAM_RAM129", CMIC_LEDUP0_PROGRAM_RAM129r }, \
    { 0x00020a08, "CMIC_LEDUP0_PROGRAM_RAM130", CMIC_LEDUP0_PROGRAM_RAM130r }, \
    { 0x00020a0c, "CMIC_LEDUP0_PROGRAM_RAM131", CMIC_LEDUP0_PROGRAM_RAM131r }, \
    { 0x00020a10, "CMIC_LEDUP0_PROGRAM_RAM132", CMIC_LEDUP0_PROGRAM_RAM132r }, \
    { 0x00020a14, "CMIC_LEDUP0_PROGRAM_RAM133", CMIC_LEDUP0_PROGRAM_RAM133r }, \
    { 0x00020a18, "CMIC_LEDUP0_PROGRAM_RAM134", CMIC_LEDUP0_PROGRAM_RAM134r }, \
    { 0x00020a1c, "CMIC_LEDUP0_PROGRAM_RAM135", CMIC_LEDUP0_PROGRAM_RAM135r }, \
    { 0x00020a20, "CMIC_LEDUP0_PROGRAM_RAM136", CMIC_LEDUP0_PROGRAM_RAM136r }, \
    { 0x00020a24, "CMIC_LEDUP0_PROGRAM_RAM137", CMIC_LEDUP0_PROGRAM_RAM137r }, \
    { 0x00020a28, "CMIC_LEDUP0_PROGRAM_RAM138", CMIC_LEDUP0_PROGRAM_RAM138r }, \
    { 0x00020a2c, "CMIC_LEDUP0_PROGRAM_RAM139", CMIC_LEDUP0_PROGRAM_RAM139r }, \
    { 0x00020a30, "CMIC_LEDUP0_PROGRAM_RAM140", CMIC_LEDUP0_PROGRAM_RAM140r }, \
    { 0x00020a34, "CMIC_LEDUP0_PROGRAM_RAM141", CMIC_LEDUP0_PROGRAM_RAM141r }, \
    { 0x00020a38, "CMIC_LEDUP0_PROGRAM_RAM142", CMIC_LEDUP0_PROGRAM_RAM142r }, \
    { 0x00020a3c, "CMIC_LEDUP0_PROGRAM_RAM143", CMIC_LEDUP0_PROGRAM_RAM143r }, \
    { 0x00020a40, "CMIC_LEDUP0_PROGRAM_RAM144", CMIC_LEDUP0_PROGRAM_RAM144r }, \
    { 0x00020a44, "CMIC_LEDUP0_PROGRAM_RAM145", CMIC_LEDUP0_PROGRAM_RAM145r }, \
    { 0x00020a48, "CMIC_LEDUP0_PROGRAM_RAM146", CMIC_LEDUP0_PROGRAM_RAM146r }, \
    { 0x00020a4c, "CMIC_LEDUP0_PROGRAM_RAM147", CMIC_LEDUP0_PROGRAM_RAM147r }, \
    { 0x00020a50, "CMIC_LEDUP0_PROGRAM_RAM148", CMIC_LEDUP0_PROGRAM_RAM148r }, \
    { 0x00020a54, "CMIC_LEDUP0_PROGRAM_RAM149", CMIC_LEDUP0_PROGRAM_RAM149r }, \
    { 0x00020a58, "CMIC_LEDUP0_PROGRAM_RAM150", CMIC_LEDUP0_PROGRAM_RAM150r }, \
    { 0x00020a5c, "CMIC_LEDUP0_PROGRAM_RAM151", CMIC_LEDUP0_PROGRAM_RAM151r }, \
    { 0x00020a60, "CMIC_LEDUP0_PROGRAM_RAM152", CMIC_LEDUP0_PROGRAM_RAM152r }, \
    { 0x00020a64, "CMIC_LEDUP0_PROGRAM_RAM153", CMIC_LEDUP0_PROGRAM_RAM153r }, \
    { 0x00020a68, "CMIC_LEDUP0_PROGRAM_RAM154", CMIC_LEDUP0_PROGRAM_RAM154r }, \
    { 0x00020a6c, "CMIC_LEDUP0_PROGRAM_RAM155", CMIC_LEDUP0_PROGRAM_RAM155r }, \
    { 0x00020a70, "CMIC_LEDUP0_PROGRAM_RAM156", CMIC_LEDUP0_PROGRAM_RAM156r }, \
    { 0x00020a74, "CMIC_LEDUP0_PROGRAM_RAM157", CMIC_LEDUP0_PROGRAM_RAM157r }, \
    { 0x00020a78, "CMIC_LEDUP0_PROGRAM_RAM158", CMIC_LEDUP0_PROGRAM_RAM158r }, \
    { 0x00020a7c, "CMIC_LEDUP0_PROGRAM_RAM159", CMIC_LEDUP0_PROGRAM_RAM159r }, \
    { 0x00020a80, "CMIC_LEDUP0_PROGRAM_RAM160", CMIC_LEDUP0_PROGRAM_RAM160r }, \
    { 0x00020a84, "CMIC_LEDUP0_PROGRAM_RAM161", CMIC_LEDUP0_PROGRAM_RAM161r }, \
    { 0x00020a88, "CMIC_LEDUP0_PROGRAM_RAM162", CMIC_LEDUP0_PROGRAM_RAM162r }, \
    { 0x00020a8c, "CMIC_LEDUP0_PROGRAM_RAM163", CMIC_LEDUP0_PROGRAM_RAM163r }, \
    { 0x00020a90, "CMIC_LEDUP0_PROGRAM_RAM164", CMIC_LEDUP0_PROGRAM_RAM164r }, \
    { 0x00020a94, "CMIC_LEDUP0_PROGRAM_RAM165", CMIC_LEDUP0_PROGRAM_RAM165r }, \
    { 0x00020a98, "CMIC_LEDUP0_PROGRAM_RAM166", CMIC_LEDUP0_PROGRAM_RAM166r }, \
    { 0x00020a9c, "CMIC_LEDUP0_PROGRAM_RAM167", CMIC_LEDUP0_PROGRAM_RAM167r }, \
    { 0x00020aa0, "CMIC_LEDUP0_PROGRAM_RAM168", CMIC_LEDUP0_PROGRAM_RAM168r }, \
    { 0x00020aa4, "CMIC_LEDUP0_PROGRAM_RAM169", CMIC_LEDUP0_PROGRAM_RAM169r }, \
    { 0x00020aa8, "CMIC_LEDUP0_PROGRAM_RAM170", CMIC_LEDUP0_PROGRAM_RAM170r }, \
    { 0x00020aac, "CMIC_LEDUP0_PROGRAM_RAM171", CMIC_LEDUP0_PROGRAM_RAM171r }, \
    { 0x00020ab0, "CMIC_LEDUP0_PROGRAM_RAM172", CMIC_LEDUP0_PROGRAM_RAM172r }, \
    { 0x00020ab4, "CMIC_LEDUP0_PROGRAM_RAM173", CMIC_LEDUP0_PROGRAM_RAM173r }, \
    { 0x00020ab8, "CMIC_LEDUP0_PROGRAM_RAM174", CMIC_LEDUP0_PROGRAM_RAM174r }, \
    { 0x00020abc, "CMIC_LEDUP0_PROGRAM_RAM175", CMIC_LEDUP0_PROGRAM_RAM175r }, \
    { 0x00020ac0, "CMIC_LEDUP0_PROGRAM_RAM176", CMIC_LEDUP0_PROGRAM_RAM176r }, \
    { 0x00020ac4, "CMIC_LEDUP0_PROGRAM_RAM177", CMIC_LEDUP0_PROGRAM_RAM177r }, \
    { 0x00020ac8, "CMIC_LEDUP0_PROGRAM_RAM178", CMIC_LEDUP0_PROGRAM_RAM178r }, \
    { 0x00020acc, "CMIC_LEDUP0_PROGRAM_RAM179", CMIC_LEDUP0_PROGRAM_RAM179r }, \
    { 0x00020ad0, "CMIC_LEDUP0_PROGRAM_RAM180", CMIC_LEDUP0_PROGRAM_RAM180r }, \
    { 0x00020ad4, "CMIC_LEDUP0_PROGRAM_RAM181", CMIC_LEDUP0_PROGRAM_RAM181r }, \
    { 0x00020ad8, "CMIC_LEDUP0_PROGRAM_RAM182", CMIC_LEDUP0_PROGRAM_RAM182r }, \
    { 0x00020adc, "CMIC_LEDUP0_PROGRAM_RAM183", CMIC_LEDUP0_PROGRAM_RAM183r }, \
    { 0x00020ae0, "CMIC_LEDUP0_PROGRAM_RAM184", CMIC_LEDUP0_PROGRAM_RAM184r }, \
    { 0x00020ae4, "CMIC_LEDUP0_PROGRAM_RAM185", CMIC_LEDUP0_PROGRAM_RAM185r }, \
    { 0x00020ae8, "CMIC_LEDUP0_PROGRAM_RAM186", CMIC_LEDUP0_PROGRAM_RAM186r }, \
    { 0x00020aec, "CMIC_LEDUP0_PROGRAM_RAM187", CMIC_LEDUP0_PROGRAM_RAM187r }, \
    { 0x00020af0, "CMIC_LEDUP0_PROGRAM_RAM188", CMIC_LEDUP0_PROGRAM_RAM188r }, \
    { 0x00020af4, "CMIC_LEDUP0_PROGRAM_RAM189", CMIC_LEDUP0_PROGRAM_RAM189r }, \
    { 0x00020af8, "CMIC_LEDUP0_PROGRAM_RAM190", CMIC_LEDUP0_PROGRAM_RAM190r }, \
    { 0x00020afc, "CMIC_LEDUP0_PROGRAM_RAM191", CMIC_LEDUP0_PROGRAM_RAM191r }, \
    { 0x00020b00, "CMIC_LEDUP0_PROGRAM_RAM192", CMIC_LEDUP0_PROGRAM_RAM192r }, \
    { 0x00020b04, "CMIC_LEDUP0_PROGRAM_RAM193", CMIC_LEDUP0_PROGRAM_RAM193r }, \
    { 0x00020b08, "CMIC_LEDUP0_PROGRAM_RAM194", CMIC_LEDUP0_PROGRAM_RAM194r }, \
    { 0x00020b0c, "CMIC_LEDUP0_PROGRAM_RAM195", CMIC_LEDUP0_PROGRAM_RAM195r }, \
    { 0x00020b10, "CMIC_LEDUP0_PROGRAM_RAM196", CMIC_LEDUP0_PROGRAM_RAM196r }, \
    { 0x00020b14, "CMIC_LEDUP0_PROGRAM_RAM197", CMIC_LEDUP0_PROGRAM_RAM197r }, \
    { 0x00020b18, "CMIC_LEDUP0_PROGRAM_RAM198", CMIC_LEDUP0_PROGRAM_RAM198r }, \
    { 0x00020b1c, "CMIC_LEDUP0_PROGRAM_RAM199", CMIC_LEDUP0_PROGRAM_RAM199r }, \
    { 0x00020b20, "CMIC_LEDUP0_PROGRAM_RAM200", CMIC_LEDUP0_PROGRAM_RAM200r }, \
    { 0x00020b24, "CMIC_LEDUP0_PROGRAM_RAM201", CMIC_LEDUP0_PROGRAM_RAM201r }, \
    { 0x00020b28, "CMIC_LEDUP0_PROGRAM_RAM202", CMIC_LEDUP0_PROGRAM_RAM202r }, \
    { 0x00020b2c, "CMIC_LEDUP0_PROGRAM_RAM203", CMIC_LEDUP0_PROGRAM_RAM203r }, \
    { 0x00020b30, "CMIC_LEDUP0_PROGRAM_RAM204", CMIC_LEDUP0_PROGRAM_RAM204r }, \
    { 0x00020b34, "CMIC_LEDUP0_PROGRAM_RAM205", CMIC_LEDUP0_PROGRAM_RAM205r }, \
    { 0x00020b38, "CMIC_LEDUP0_PROGRAM_RAM206", CMIC_LEDUP0_PROGRAM_RAM206r }, \
    { 0x00020b3c, "CMIC_LEDUP0_PROGRAM_RAM207", CMIC_LEDUP0_PROGRAM_RAM207r }, \
    { 0x00020b40, "CMIC_LEDUP0_PROGRAM_RAM208", CMIC_LEDUP0_PROGRAM_RAM208r }, \
    { 0x00020b44, "CMIC_LEDUP0_PROGRAM_RAM209", CMIC_LEDUP0_PROGRAM_RAM209r }, \
    { 0x00020b48, "CMIC_LEDUP0_PROGRAM_RAM210", CMIC_LEDUP0_PROGRAM_RAM210r }, \
    { 0x00020b4c, "CMIC_LEDUP0_PROGRAM_RAM211", CMIC_LEDUP0_PROGRAM_RAM211r }, \
    { 0x00020b50, "CMIC_LEDUP0_PROGRAM_RAM212", CMIC_LEDUP0_PROGRAM_RAM212r }, \
    { 0x00020b54, "CMIC_LEDUP0_PROGRAM_RAM213", CMIC_LEDUP0_PROGRAM_RAM213r }, \
    { 0x00020b58, "CMIC_LEDUP0_PROGRAM_RAM214", CMIC_LEDUP0_PROGRAM_RAM214r }, \
    { 0x00020b5c, "CMIC_LEDUP0_PROGRAM_RAM215", CMIC_LEDUP0_PROGRAM_RAM215r }, \
    { 0x00020b60, "CMIC_LEDUP0_PROGRAM_RAM216", CMIC_LEDUP0_PROGRAM_RAM216r }, \
    { 0x00020b64, "CMIC_LEDUP0_PROGRAM_RAM217", CMIC_LEDUP0_PROGRAM_RAM217r }, \
    { 0x00020b68, "CMIC_LEDUP0_PROGRAM_RAM218", CMIC_LEDUP0_PROGRAM_RAM218r }, \
    { 0x00020b6c, "CMIC_LEDUP0_PROGRAM_RAM219", CMIC_LEDUP0_PROGRAM_RAM219r }, \
    { 0x00020b70, "CMIC_LEDUP0_PROGRAM_RAM220", CMIC_LEDUP0_PROGRAM_RAM220r }, \
    { 0x00020b74, "CMIC_LEDUP0_PROGRAM_RAM221", CMIC_LEDUP0_PROGRAM_RAM221r }, \
    { 0x00020b78, "CMIC_LEDUP0_PROGRAM_RAM222", CMIC_LEDUP0_PROGRAM_RAM222r }, \
    { 0x00020b7c, "CMIC_LEDUP0_PROGRAM_RAM223", CMIC_LEDUP0_PROGRAM_RAM223r }, \
    { 0x00020b80, "CMIC_LEDUP0_PROGRAM_RAM224", CMIC_LEDUP0_PROGRAM_RAM224r }, \
    { 0x00020b84, "CMIC_LEDUP0_PROGRAM_RAM225", CMIC_LEDUP0_PROGRAM_RAM225r }, \
    { 0x00020b88, "CMIC_LEDUP0_PROGRAM_RAM226", CMIC_LEDUP0_PROGRAM_RAM226r }, \
    { 0x00020b8c, "CMIC_LEDUP0_PROGRAM_RAM227", CMIC_LEDUP0_PROGRAM_RAM227r }, \
    { 0x00020b90, "CMIC_LEDUP0_PROGRAM_RAM228", CMIC_LEDUP0_PROGRAM_RAM228r }, \
    { 0x00020b94, "CMIC_LEDUP0_PROGRAM_RAM229", CMIC_LEDUP0_PROGRAM_RAM229r }, \
    { 0x00020b98, "CMIC_LEDUP0_PROGRAM_RAM230", CMIC_LEDUP0_PROGRAM_RAM230r }, \
    { 0x00020b9c, "CMIC_LEDUP0_PROGRAM_RAM231", CMIC_LEDUP0_PROGRAM_RAM231r }, \
    { 0x00020ba0, "CMIC_LEDUP0_PROGRAM_RAM232", CMIC_LEDUP0_PROGRAM_RAM232r }, \
    { 0x00020ba4, "CMIC_LEDUP0_PROGRAM_RAM233", CMIC_LEDUP0_PROGRAM_RAM233r }, \
    { 0x00020ba8, "CMIC_LEDUP0_PROGRAM_RAM234", CMIC_LEDUP0_PROGRAM_RAM234r }, \
    { 0x00020bac, "CMIC_LEDUP0_PROGRAM_RAM235", CMIC_LEDUP0_PROGRAM_RAM235r }, \
    { 0x00020bb0, "CMIC_LEDUP0_PROGRAM_RAM236", CMIC_LEDUP0_PROGRAM_RAM236r }, \
    { 0x00020bb4, "CMIC_LEDUP0_PROGRAM_RAM237", CMIC_LEDUP0_PROGRAM_RAM237r }, \
    { 0x00020bb8, "CMIC_LEDUP0_PROGRAM_RAM238", CMIC_LEDUP0_PROGRAM_RAM238r }, \
    { 0x00020bbc, "CMIC_LEDUP0_PROGRAM_RAM239", CMIC_LEDUP0_PROGRAM_RAM239r }, \
    { 0x00020bc0, "CMIC_LEDUP0_PROGRAM_RAM240", CMIC_LEDUP0_PROGRAM_RAM240r }, \
    { 0x00020bc4, "CMIC_LEDUP0_PROGRAM_RAM241", CMIC_LEDUP0_PROGRAM_RAM241r }, \
    { 0x00020bc8, "CMIC_LEDUP0_PROGRAM_RAM242", CMIC_LEDUP0_PROGRAM_RAM242r }, \
    { 0x00020bcc, "CMIC_LEDUP0_PROGRAM_RAM243", CMIC_LEDUP0_PROGRAM_RAM243r }, \
    { 0x00020bd0, "CMIC_LEDUP0_PROGRAM_RAM244", CMIC_LEDUP0_PROGRAM_RAM244r }, \
    { 0x00020bd4, "CMIC_LEDUP0_PROGRAM_RAM245", CMIC_LEDUP0_PROGRAM_RAM245r }, \
    { 0x00020bd8, "CMIC_LEDUP0_PROGRAM_RAM246", CMIC_LEDUP0_PROGRAM_RAM246r }, \
    { 0x00020bdc, "CMIC_LEDUP0_PROGRAM_RAM247", CMIC_LEDUP0_PROGRAM_RAM247r }, \
    { 0x00020be0, "CMIC_LEDUP0_PROGRAM_RAM248", CMIC_LEDUP0_PROGRAM_RAM248r }, \
    { 0x00020be4, "CMIC_LEDUP0_PROGRAM_RAM249", CMIC_LEDUP0_PROGRAM_RAM249r }, \
    { 0x00020be8, "CMIC_LEDUP0_PROGRAM_RAM250", CMIC_LEDUP0_PROGRAM_RAM250r }, \
    { 0x00020bec, "CMIC_LEDUP0_PROGRAM_RAM251", CMIC_LEDUP0_PROGRAM_RAM251r }, \
    { 0x00020bf0, "CMIC_LEDUP0_PROGRAM_RAM252", CMIC_LEDUP0_PROGRAM_RAM252r }, \
    { 0x00020bf4, "CMIC_LEDUP0_PROGRAM_RAM253", CMIC_LEDUP0_PROGRAM_RAM253r }, \
    { 0x00020bf8, "CMIC_LEDUP0_PROGRAM_RAM254", CMIC_LEDUP0_PROGRAM_RAM254r }, \
    { 0x00020bfc, "CMIC_LEDUP0_PROGRAM_RAM255", CMIC_LEDUP0_PROGRAM_RAM255r }, \
    { 0x00021000, "CMIC_LEDUP1_CTRL", CMIC_LEDUP1_CTRLr }, \
    { 0x00021004, "CMIC_LEDUP1_STATUS", CMIC_LEDUP1_STATUSr }, \
    { 0x00021008, "CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR", CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr }, \
    { 0x00021010, "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3", CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r }, \
    { 0x00021014, "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7", CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r }, \
    { 0x00021018, "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11", CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r }, \
    { 0x0002101c, "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15", CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r }, \
    { 0x00021020, "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19", CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r }, \
    { 0x00021024, "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23", CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r }, \
    { 0x00021028, "CMIC_LEDUP1_PORT_ORDER_REMAP_24_27", CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r }, \
    { 0x0002102c, "CMIC_LEDUP1_PORT_ORDER_REMAP_28_31", CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r }, \
    { 0x00021030, "CMIC_LEDUP1_PORT_ORDER_REMAP_32_35", CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r }, \
    { 0x00021034, "CMIC_LEDUP1_PORT_ORDER_REMAP_36_39", CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r }, \
    { 0x00021038, "CMIC_LEDUP1_PORT_ORDER_REMAP_40_43", CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r }, \
    { 0x0002103c, "CMIC_LEDUP1_PORT_ORDER_REMAP_44_47", CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r }, \
    { 0x00021040, "CMIC_LEDUP1_PORT_ORDER_REMAP_48_51", CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r }, \
    { 0x00021044, "CMIC_LEDUP1_PORT_ORDER_REMAP_52_55", CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r }, \
    { 0x00021048, "CMIC_LEDUP1_PORT_ORDER_REMAP_56_59", CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r }, \
    { 0x0002104c, "CMIC_LEDUP1_PORT_ORDER_REMAP_60_63", CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r }, \
    { 0x00021050, "CMIC_LEDUP1_CLK_PARAMS", CMIC_LEDUP1_CLK_PARAMSr }, \
    { 0x00021054, "CMIC_LEDUP1_SCANOUT_COUNT_UPPER", CMIC_LEDUP1_SCANOUT_COUNT_UPPERr }, \
    { 0x00021058, "CMIC_LEDUP1_TM_CONTROL", CMIC_LEDUP1_TM_CONTROLr }, \
    { 0x0002105c, "CMIC_LEDUP1_CLK_DIV", CMIC_LEDUP1_CLK_DIVr }, \
    { 0x00021400, "CMIC_LEDUP1_DATA_RAM0", CMIC_LEDUP1_DATA_RAM0r }, \
    { 0x00021400, "CMIC_LEDUP1_DATA_RAM", CMIC_LEDUP1_DATA_RAMr }, \
    { 0x00021404, "CMIC_LEDUP1_DATA_RAM1", CMIC_LEDUP1_DATA_RAM1r }, \
    { 0x00021408, "CMIC_LEDUP1_DATA_RAM2", CMIC_LEDUP1_DATA_RAM2r }, \
    { 0x0002140c, "CMIC_LEDUP1_DATA_RAM3", CMIC_LEDUP1_DATA_RAM3r }, \
    { 0x00021410, "CMIC_LEDUP1_DATA_RAM4", CMIC_LEDUP1_DATA_RAM4r }, \
    { 0x00021414, "CMIC_LEDUP1_DATA_RAM5", CMIC_LEDUP1_DATA_RAM5r }, \
    { 0x00021418, "CMIC_LEDUP1_DATA_RAM6", CMIC_LEDUP1_DATA_RAM6r }, \
    { 0x0002141c, "CMIC_LEDUP1_DATA_RAM7", CMIC_LEDUP1_DATA_RAM7r }, \
    { 0x00021420, "CMIC_LEDUP1_DATA_RAM8", CMIC_LEDUP1_DATA_RAM8r }, \
    { 0x00021424, "CMIC_LEDUP1_DATA_RAM9", CMIC_LEDUP1_DATA_RAM9r }, \
    { 0x00021428, "CMIC_LEDUP1_DATA_RAM10", CMIC_LEDUP1_DATA_RAM10r }, \
    { 0x0002142c, "CMIC_LEDUP1_DATA_RAM11", CMIC_LEDUP1_DATA_RAM11r }, \
    { 0x00021430, "CMIC_LEDUP1_DATA_RAM12", CMIC_LEDUP1_DATA_RAM12r }, \
    { 0x00021434, "CMIC_LEDUP1_DATA_RAM13", CMIC_LEDUP1_DATA_RAM13r }, \
    { 0x00021438, "CMIC_LEDUP1_DATA_RAM14", CMIC_LEDUP1_DATA_RAM14r }, \
    { 0x0002143c, "CMIC_LEDUP1_DATA_RAM15", CMIC_LEDUP1_DATA_RAM15r }, \
    { 0x00021440, "CMIC_LEDUP1_DATA_RAM16", CMIC_LEDUP1_DATA_RAM16r }, \
    { 0x00021444, "CMIC_LEDUP1_DATA_RAM17", CMIC_LEDUP1_DATA_RAM17r }, \
    { 0x00021448, "CMIC_LEDUP1_DATA_RAM18", CMIC_LEDUP1_DATA_RAM18r }, \
    { 0x0002144c, "CMIC_LEDUP1_DATA_RAM19", CMIC_LEDUP1_DATA_RAM19r }, \
    { 0x00021450, "CMIC_LEDUP1_DATA_RAM20", CMIC_LEDUP1_DATA_RAM20r }, \
    { 0x00021454, "CMIC_LEDUP1_DATA_RAM21", CMIC_LEDUP1_DATA_RAM21r }, \
    { 0x00021458, "CMIC_LEDUP1_DATA_RAM22", CMIC_LEDUP1_DATA_RAM22r }, \
    { 0x0002145c, "CMIC_LEDUP1_DATA_RAM23", CMIC_LEDUP1_DATA_RAM23r }, \
    { 0x00021460, "CMIC_LEDUP1_DATA_RAM24", CMIC_LEDUP1_DATA_RAM24r }, \
    { 0x00021464, "CMIC_LEDUP1_DATA_RAM25", CMIC_LEDUP1_DATA_RAM25r }, \
    { 0x00021468, "CMIC_LEDUP1_DATA_RAM26", CMIC_LEDUP1_DATA_RAM26r }, \
    { 0x0002146c, "CMIC_LEDUP1_DATA_RAM27", CMIC_LEDUP1_DATA_RAM27r }, \
    { 0x00021470, "CMIC_LEDUP1_DATA_RAM28", CMIC_LEDUP1_DATA_RAM28r }, \
    { 0x00021474, "CMIC_LEDUP1_DATA_RAM29", CMIC_LEDUP1_DATA_RAM29r }, \
    { 0x00021478, "CMIC_LEDUP1_DATA_RAM30", CMIC_LEDUP1_DATA_RAM30r }, \
    { 0x0002147c, "CMIC_LEDUP1_DATA_RAM31", CMIC_LEDUP1_DATA_RAM31r }, \
    { 0x00021480, "CMIC_LEDUP1_DATA_RAM32", CMIC_LEDUP1_DATA_RAM32r }, \
    { 0x00021484, "CMIC_LEDUP1_DATA_RAM33", CMIC_LEDUP1_DATA_RAM33r }, \
    { 0x00021488, "CMIC_LEDUP1_DATA_RAM34", CMIC_LEDUP1_DATA_RAM34r }, \
    { 0x0002148c, "CMIC_LEDUP1_DATA_RAM35", CMIC_LEDUP1_DATA_RAM35r }, \
    { 0x00021490, "CMIC_LEDUP1_DATA_RAM36", CMIC_LEDUP1_DATA_RAM36r }, \
    { 0x00021494, "CMIC_LEDUP1_DATA_RAM37", CMIC_LEDUP1_DATA_RAM37r }, \
    { 0x00021498, "CMIC_LEDUP1_DATA_RAM38", CMIC_LEDUP1_DATA_RAM38r }, \
    { 0x0002149c, "CMIC_LEDUP1_DATA_RAM39", CMIC_LEDUP1_DATA_RAM39r }, \
    { 0x000214a0, "CMIC_LEDUP1_DATA_RAM40", CMIC_LEDUP1_DATA_RAM40r }, \
    { 0x000214a4, "CMIC_LEDUP1_DATA_RAM41", CMIC_LEDUP1_DATA_RAM41r }, \
    { 0x000214a8, "CMIC_LEDUP1_DATA_RAM42", CMIC_LEDUP1_DATA_RAM42r }, \
    { 0x000214ac, "CMIC_LEDUP1_DATA_RAM43", CMIC_LEDUP1_DATA_RAM43r }, \
    { 0x000214b0, "CMIC_LEDUP1_DATA_RAM44", CMIC_LEDUP1_DATA_RAM44r }, \
    { 0x000214b4, "CMIC_LEDUP1_DATA_RAM45", CMIC_LEDUP1_DATA_RAM45r }, \
    { 0x000214b8, "CMIC_LEDUP1_DATA_RAM46", CMIC_LEDUP1_DATA_RAM46r }, \
    { 0x000214bc, "CMIC_LEDUP1_DATA_RAM47", CMIC_LEDUP1_DATA_RAM47r }, \
    { 0x000214c0, "CMIC_LEDUP1_DATA_RAM48", CMIC_LEDUP1_DATA_RAM48r }, \
    { 0x000214c4, "CMIC_LEDUP1_DATA_RAM49", CMIC_LEDUP1_DATA_RAM49r }, \
    { 0x000214c8, "CMIC_LEDUP1_DATA_RAM50", CMIC_LEDUP1_DATA_RAM50r }, \
    { 0x000214cc, "CMIC_LEDUP1_DATA_RAM51", CMIC_LEDUP1_DATA_RAM51r }, \
    { 0x000214d0, "CMIC_LEDUP1_DATA_RAM52", CMIC_LEDUP1_DATA_RAM52r }, \
    { 0x000214d4, "CMIC_LEDUP1_DATA_RAM53", CMIC_LEDUP1_DATA_RAM53r }, \
    { 0x000214d8, "CMIC_LEDUP1_DATA_RAM54", CMIC_LEDUP1_DATA_RAM54r }, \
    { 0x000214dc, "CMIC_LEDUP1_DATA_RAM55", CMIC_LEDUP1_DATA_RAM55r }, \
    { 0x000214e0, "CMIC_LEDUP1_DATA_RAM56", CMIC_LEDUP1_DATA_RAM56r }, \
    { 0x000214e4, "CMIC_LEDUP1_DATA_RAM57", CMIC_LEDUP1_DATA_RAM57r }, \
    { 0x000214e8, "CMIC_LEDUP1_DATA_RAM58", CMIC_LEDUP1_DATA_RAM58r }, \
    { 0x000214ec, "CMIC_LEDUP1_DATA_RAM59", CMIC_LEDUP1_DATA_RAM59r }, \
    { 0x000214f0, "CMIC_LEDUP1_DATA_RAM60", CMIC_LEDUP1_DATA_RAM60r }, \
    { 0x000214f4, "CMIC_LEDUP1_DATA_RAM61", CMIC_LEDUP1_DATA_RAM61r }, \
    { 0x000214f8, "CMIC_LEDUP1_DATA_RAM62", CMIC_LEDUP1_DATA_RAM62r }, \
    { 0x000214fc, "CMIC_LEDUP1_DATA_RAM63", CMIC_LEDUP1_DATA_RAM63r }, \
    { 0x00021500, "CMIC_LEDUP1_DATA_RAM64", CMIC_LEDUP1_DATA_RAM64r }, \
    { 0x00021504, "CMIC_LEDUP1_DATA_RAM65", CMIC_LEDUP1_DATA_RAM65r }, \
    { 0x00021508, "CMIC_LEDUP1_DATA_RAM66", CMIC_LEDUP1_DATA_RAM66r }, \
    { 0x0002150c, "CMIC_LEDUP1_DATA_RAM67", CMIC_LEDUP1_DATA_RAM67r }, \
    { 0x00021510, "CMIC_LEDUP1_DATA_RAM68", CMIC_LEDUP1_DATA_RAM68r }, \
    { 0x00021514, "CMIC_LEDUP1_DATA_RAM69", CMIC_LEDUP1_DATA_RAM69r }, \
    { 0x00021518, "CMIC_LEDUP1_DATA_RAM70", CMIC_LEDUP1_DATA_RAM70r }, \
    { 0x0002151c, "CMIC_LEDUP1_DATA_RAM71", CMIC_LEDUP1_DATA_RAM71r }, \
    { 0x00021520, "CMIC_LEDUP1_DATA_RAM72", CMIC_LEDUP1_DATA_RAM72r }, \
    { 0x00021524, "CMIC_LEDUP1_DATA_RAM73", CMIC_LEDUP1_DATA_RAM73r }, \
    { 0x00021528, "CMIC_LEDUP1_DATA_RAM74", CMIC_LEDUP1_DATA_RAM74r }, \
    { 0x0002152c, "CMIC_LEDUP1_DATA_RAM75", CMIC_LEDUP1_DATA_RAM75r }, \
    { 0x00021530, "CMIC_LEDUP1_DATA_RAM76", CMIC_LEDUP1_DATA_RAM76r }, \
    { 0x00021534, "CMIC_LEDUP1_DATA_RAM77", CMIC_LEDUP1_DATA_RAM77r }, \
    { 0x00021538, "CMIC_LEDUP1_DATA_RAM78", CMIC_LEDUP1_DATA_RAM78r }, \
    { 0x0002153c, "CMIC_LEDUP1_DATA_RAM79", CMIC_LEDUP1_DATA_RAM79r }, \
    { 0x00021540, "CMIC_LEDUP1_DATA_RAM80", CMIC_LEDUP1_DATA_RAM80r }, \
    { 0x00021544, "CMIC_LEDUP1_DATA_RAM81", CMIC_LEDUP1_DATA_RAM81r }, \
    { 0x00021548, "CMIC_LEDUP1_DATA_RAM82", CMIC_LEDUP1_DATA_RAM82r }, \
    { 0x0002154c, "CMIC_LEDUP1_DATA_RAM83", CMIC_LEDUP1_DATA_RAM83r }, \
    { 0x00021550, "CMIC_LEDUP1_DATA_RAM84", CMIC_LEDUP1_DATA_RAM84r }, \
    { 0x00021554, "CMIC_LEDUP1_DATA_RAM85", CMIC_LEDUP1_DATA_RAM85r }, \
    { 0x00021558, "CMIC_LEDUP1_DATA_RAM86", CMIC_LEDUP1_DATA_RAM86r }, \
    { 0x0002155c, "CMIC_LEDUP1_DATA_RAM87", CMIC_LEDUP1_DATA_RAM87r }, \
    { 0x00021560, "CMIC_LEDUP1_DATA_RAM88", CMIC_LEDUP1_DATA_RAM88r }, \
    { 0x00021564, "CMIC_LEDUP1_DATA_RAM89", CMIC_LEDUP1_DATA_RAM89r }, \
    { 0x00021568, "CMIC_LEDUP1_DATA_RAM90", CMIC_LEDUP1_DATA_RAM90r }, \
    { 0x0002156c, "CMIC_LEDUP1_DATA_RAM91", CMIC_LEDUP1_DATA_RAM91r }, \
    { 0x00021570, "CMIC_LEDUP1_DATA_RAM92", CMIC_LEDUP1_DATA_RAM92r }, \
    { 0x00021574, "CMIC_LEDUP1_DATA_RAM93", CMIC_LEDUP1_DATA_RAM93r }, \
    { 0x00021578, "CMIC_LEDUP1_DATA_RAM94", CMIC_LEDUP1_DATA_RAM94r }, \
    { 0x0002157c, "CMIC_LEDUP1_DATA_RAM95", CMIC_LEDUP1_DATA_RAM95r }, \
    { 0x00021580, "CMIC_LEDUP1_DATA_RAM96", CMIC_LEDUP1_DATA_RAM96r }, \
    { 0x00021584, "CMIC_LEDUP1_DATA_RAM97", CMIC_LEDUP1_DATA_RAM97r }, \
    { 0x00021588, "CMIC_LEDUP1_DATA_RAM98", CMIC_LEDUP1_DATA_RAM98r }, \
    { 0x0002158c, "CMIC_LEDUP1_DATA_RAM99", CMIC_LEDUP1_DATA_RAM99r }, \
    { 0x00021590, "CMIC_LEDUP1_DATA_RAM100", CMIC_LEDUP1_DATA_RAM100r }, \
    { 0x00021594, "CMIC_LEDUP1_DATA_RAM101", CMIC_LEDUP1_DATA_RAM101r }, \
    { 0x00021598, "CMIC_LEDUP1_DATA_RAM102", CMIC_LEDUP1_DATA_RAM102r }, \
    { 0x0002159c, "CMIC_LEDUP1_DATA_RAM103", CMIC_LEDUP1_DATA_RAM103r }, \
    { 0x000215a0, "CMIC_LEDUP1_DATA_RAM104", CMIC_LEDUP1_DATA_RAM104r }, \
    { 0x000215a4, "CMIC_LEDUP1_DATA_RAM105", CMIC_LEDUP1_DATA_RAM105r }, \
    { 0x000215a8, "CMIC_LEDUP1_DATA_RAM106", CMIC_LEDUP1_DATA_RAM106r }, \
    { 0x000215ac, "CMIC_LEDUP1_DATA_RAM107", CMIC_LEDUP1_DATA_RAM107r }, \
    { 0x000215b0, "CMIC_LEDUP1_DATA_RAM108", CMIC_LEDUP1_DATA_RAM108r }, \
    { 0x000215b4, "CMIC_LEDUP1_DATA_RAM109", CMIC_LEDUP1_DATA_RAM109r }, \
    { 0x000215b8, "CMIC_LEDUP1_DATA_RAM110", CMIC_LEDUP1_DATA_RAM110r }, \
    { 0x000215bc, "CMIC_LEDUP1_DATA_RAM111", CMIC_LEDUP1_DATA_RAM111r }, \
    { 0x000215c0, "CMIC_LEDUP1_DATA_RAM112", CMIC_LEDUP1_DATA_RAM112r }, \
    { 0x000215c4, "CMIC_LEDUP1_DATA_RAM113", CMIC_LEDUP1_DATA_RAM113r }, \
    { 0x000215c8, "CMIC_LEDUP1_DATA_RAM114", CMIC_LEDUP1_DATA_RAM114r }, \
    { 0x000215cc, "CMIC_LEDUP1_DATA_RAM115", CMIC_LEDUP1_DATA_RAM115r }, \
    { 0x000215d0, "CMIC_LEDUP1_DATA_RAM116", CMIC_LEDUP1_DATA_RAM116r }, \
    { 0x000215d4, "CMIC_LEDUP1_DATA_RAM117", CMIC_LEDUP1_DATA_RAM117r }, \
    { 0x000215d8, "CMIC_LEDUP1_DATA_RAM118", CMIC_LEDUP1_DATA_RAM118r }, \
    { 0x000215dc, "CMIC_LEDUP1_DATA_RAM119", CMIC_LEDUP1_DATA_RAM119r }, \
    { 0x000215e0, "CMIC_LEDUP1_DATA_RAM120", CMIC_LEDUP1_DATA_RAM120r }, \
    { 0x000215e4, "CMIC_LEDUP1_DATA_RAM121", CMIC_LEDUP1_DATA_RAM121r }, \
    { 0x000215e8, "CMIC_LEDUP1_DATA_RAM122", CMIC_LEDUP1_DATA_RAM122r }, \
    { 0x000215ec, "CMIC_LEDUP1_DATA_RAM123", CMIC_LEDUP1_DATA_RAM123r }, \
    { 0x000215f0, "CMIC_LEDUP1_DATA_RAM124", CMIC_LEDUP1_DATA_RAM124r }, \
    { 0x000215f4, "CMIC_LEDUP1_DATA_RAM125", CMIC_LEDUP1_DATA_RAM125r }, \
    { 0x000215f8, "CMIC_LEDUP1_DATA_RAM126", CMIC_LEDUP1_DATA_RAM126r }, \
    { 0x000215fc, "CMIC_LEDUP1_DATA_RAM127", CMIC_LEDUP1_DATA_RAM127r }, \
    { 0x00021600, "CMIC_LEDUP1_DATA_RAM128", CMIC_LEDUP1_DATA_RAM128r }, \
    { 0x00021604, "CMIC_LEDUP1_DATA_RAM129", CMIC_LEDUP1_DATA_RAM129r }, \
    { 0x00021608, "CMIC_LEDUP1_DATA_RAM130", CMIC_LEDUP1_DATA_RAM130r }, \
    { 0x0002160c, "CMIC_LEDUP1_DATA_RAM131", CMIC_LEDUP1_DATA_RAM131r }, \
    { 0x00021610, "CMIC_LEDUP1_DATA_RAM132", CMIC_LEDUP1_DATA_RAM132r }, \
    { 0x00021614, "CMIC_LEDUP1_DATA_RAM133", CMIC_LEDUP1_DATA_RAM133r }, \
    { 0x00021618, "CMIC_LEDUP1_DATA_RAM134", CMIC_LEDUP1_DATA_RAM134r }, \
    { 0x0002161c, "CMIC_LEDUP1_DATA_RAM135", CMIC_LEDUP1_DATA_RAM135r }, \
    { 0x00021620, "CMIC_LEDUP1_DATA_RAM136", CMIC_LEDUP1_DATA_RAM136r }, \
    { 0x00021624, "CMIC_LEDUP1_DATA_RAM137", CMIC_LEDUP1_DATA_RAM137r }, \
    { 0x00021628, "CMIC_LEDUP1_DATA_RAM138", CMIC_LEDUP1_DATA_RAM138r }, \
    { 0x0002162c, "CMIC_LEDUP1_DATA_RAM139", CMIC_LEDUP1_DATA_RAM139r }, \
    { 0x00021630, "CMIC_LEDUP1_DATA_RAM140", CMIC_LEDUP1_DATA_RAM140r }, \
    { 0x00021634, "CMIC_LEDUP1_DATA_RAM141", CMIC_LEDUP1_DATA_RAM141r }, \
    { 0x00021638, "CMIC_LEDUP1_DATA_RAM142", CMIC_LEDUP1_DATA_RAM142r }, \
    { 0x0002163c, "CMIC_LEDUP1_DATA_RAM143", CMIC_LEDUP1_DATA_RAM143r }, \
    { 0x00021640, "CMIC_LEDUP1_DATA_RAM144", CMIC_LEDUP1_DATA_RAM144r }, \
    { 0x00021644, "CMIC_LEDUP1_DATA_RAM145", CMIC_LEDUP1_DATA_RAM145r }, \
    { 0x00021648, "CMIC_LEDUP1_DATA_RAM146", CMIC_LEDUP1_DATA_RAM146r }, \
    { 0x0002164c, "CMIC_LEDUP1_DATA_RAM147", CMIC_LEDUP1_DATA_RAM147r }, \
    { 0x00021650, "CMIC_LEDUP1_DATA_RAM148", CMIC_LEDUP1_DATA_RAM148r }, \
    { 0x00021654, "CMIC_LEDUP1_DATA_RAM149", CMIC_LEDUP1_DATA_RAM149r }, \
    { 0x00021658, "CMIC_LEDUP1_DATA_RAM150", CMIC_LEDUP1_DATA_RAM150r }, \
    { 0x0002165c, "CMIC_LEDUP1_DATA_RAM151", CMIC_LEDUP1_DATA_RAM151r }, \
    { 0x00021660, "CMIC_LEDUP1_DATA_RAM152", CMIC_LEDUP1_DATA_RAM152r }, \
    { 0x00021664, "CMIC_LEDUP1_DATA_RAM153", CMIC_LEDUP1_DATA_RAM153r }, \
    { 0x00021668, "CMIC_LEDUP1_DATA_RAM154", CMIC_LEDUP1_DATA_RAM154r }, \
    { 0x0002166c, "CMIC_LEDUP1_DATA_RAM155", CMIC_LEDUP1_DATA_RAM155r }, \
    { 0x00021670, "CMIC_LEDUP1_DATA_RAM156", CMIC_LEDUP1_DATA_RAM156r }, \
    { 0x00021674, "CMIC_LEDUP1_DATA_RAM157", CMIC_LEDUP1_DATA_RAM157r }, \
    { 0x00021678, "CMIC_LEDUP1_DATA_RAM158", CMIC_LEDUP1_DATA_RAM158r }, \
    { 0x0002167c, "CMIC_LEDUP1_DATA_RAM159", CMIC_LEDUP1_DATA_RAM159r }, \
    { 0x00021680, "CMIC_LEDUP1_DATA_RAM160", CMIC_LEDUP1_DATA_RAM160r }, \
    { 0x00021684, "CMIC_LEDUP1_DATA_RAM161", CMIC_LEDUP1_DATA_RAM161r }, \
    { 0x00021688, "CMIC_LEDUP1_DATA_RAM162", CMIC_LEDUP1_DATA_RAM162r }, \
    { 0x0002168c, "CMIC_LEDUP1_DATA_RAM163", CMIC_LEDUP1_DATA_RAM163r }, \
    { 0x00021690, "CMIC_LEDUP1_DATA_RAM164", CMIC_LEDUP1_DATA_RAM164r }, \
    { 0x00021694, "CMIC_LEDUP1_DATA_RAM165", CMIC_LEDUP1_DATA_RAM165r }, \
    { 0x00021698, "CMIC_LEDUP1_DATA_RAM166", CMIC_LEDUP1_DATA_RAM166r }, \
    { 0x0002169c, "CMIC_LEDUP1_DATA_RAM167", CMIC_LEDUP1_DATA_RAM167r }, \
    { 0x000216a0, "CMIC_LEDUP1_DATA_RAM168", CMIC_LEDUP1_DATA_RAM168r }, \
    { 0x000216a4, "CMIC_LEDUP1_DATA_RAM169", CMIC_LEDUP1_DATA_RAM169r }, \
    { 0x000216a8, "CMIC_LEDUP1_DATA_RAM170", CMIC_LEDUP1_DATA_RAM170r }, \
    { 0x000216ac, "CMIC_LEDUP1_DATA_RAM171", CMIC_LEDUP1_DATA_RAM171r }, \
    { 0x000216b0, "CMIC_LEDUP1_DATA_RAM172", CMIC_LEDUP1_DATA_RAM172r }, \
    { 0x000216b4, "CMIC_LEDUP1_DATA_RAM173", CMIC_LEDUP1_DATA_RAM173r }, \
    { 0x000216b8, "CMIC_LEDUP1_DATA_RAM174", CMIC_LEDUP1_DATA_RAM174r }, \
    { 0x000216bc, "CMIC_LEDUP1_DATA_RAM175", CMIC_LEDUP1_DATA_RAM175r }, \
    { 0x000216c0, "CMIC_LEDUP1_DATA_RAM176", CMIC_LEDUP1_DATA_RAM176r }, \
    { 0x000216c4, "CMIC_LEDUP1_DATA_RAM177", CMIC_LEDUP1_DATA_RAM177r }, \
    { 0x000216c8, "CMIC_LEDUP1_DATA_RAM178", CMIC_LEDUP1_DATA_RAM178r }, \
    { 0x000216cc, "CMIC_LEDUP1_DATA_RAM179", CMIC_LEDUP1_DATA_RAM179r }, \
    { 0x000216d0, "CMIC_LEDUP1_DATA_RAM180", CMIC_LEDUP1_DATA_RAM180r }, \
    { 0x000216d4, "CMIC_LEDUP1_DATA_RAM181", CMIC_LEDUP1_DATA_RAM181r }, \
    { 0x000216d8, "CMIC_LEDUP1_DATA_RAM182", CMIC_LEDUP1_DATA_RAM182r }, \
    { 0x000216dc, "CMIC_LEDUP1_DATA_RAM183", CMIC_LEDUP1_DATA_RAM183r }, \
    { 0x000216e0, "CMIC_LEDUP1_DATA_RAM184", CMIC_LEDUP1_DATA_RAM184r }, \
    { 0x000216e4, "CMIC_LEDUP1_DATA_RAM185", CMIC_LEDUP1_DATA_RAM185r }, \
    { 0x000216e8, "CMIC_LEDUP1_DATA_RAM186", CMIC_LEDUP1_DATA_RAM186r }, \
    { 0x000216ec, "CMIC_LEDUP1_DATA_RAM187", CMIC_LEDUP1_DATA_RAM187r }, \
    { 0x000216f0, "CMIC_LEDUP1_DATA_RAM188", CMIC_LEDUP1_DATA_RAM188r }, \
    { 0x000216f4, "CMIC_LEDUP1_DATA_RAM189", CMIC_LEDUP1_DATA_RAM189r }, \
    { 0x000216f8, "CMIC_LEDUP1_DATA_RAM190", CMIC_LEDUP1_DATA_RAM190r }, \
    { 0x000216fc, "CMIC_LEDUP1_DATA_RAM191", CMIC_LEDUP1_DATA_RAM191r }, \
    { 0x00021700, "CMIC_LEDUP1_DATA_RAM192", CMIC_LEDUP1_DATA_RAM192r }, \
    { 0x00021704, "CMIC_LEDUP1_DATA_RAM193", CMIC_LEDUP1_DATA_RAM193r }, \
    { 0x00021708, "CMIC_LEDUP1_DATA_RAM194", CMIC_LEDUP1_DATA_RAM194r }, \
    { 0x0002170c, "CMIC_LEDUP1_DATA_RAM195", CMIC_LEDUP1_DATA_RAM195r }, \
    { 0x00021710, "CMIC_LEDUP1_DATA_RAM196", CMIC_LEDUP1_DATA_RAM196r }, \
    { 0x00021714, "CMIC_LEDUP1_DATA_RAM197", CMIC_LEDUP1_DATA_RAM197r }, \
    { 0x00021718, "CMIC_LEDUP1_DATA_RAM198", CMIC_LEDUP1_DATA_RAM198r }, \
    { 0x0002171c, "CMIC_LEDUP1_DATA_RAM199", CMIC_LEDUP1_DATA_RAM199r }, \
    { 0x00021720, "CMIC_LEDUP1_DATA_RAM200", CMIC_LEDUP1_DATA_RAM200r }, \
    { 0x00021724, "CMIC_LEDUP1_DATA_RAM201", CMIC_LEDUP1_DATA_RAM201r }, \
    { 0x00021728, "CMIC_LEDUP1_DATA_RAM202", CMIC_LEDUP1_DATA_RAM202r }, \
    { 0x0002172c, "CMIC_LEDUP1_DATA_RAM203", CMIC_LEDUP1_DATA_RAM203r }, \
    { 0x00021730, "CMIC_LEDUP1_DATA_RAM204", CMIC_LEDUP1_DATA_RAM204r }, \
    { 0x00021734, "CMIC_LEDUP1_DATA_RAM205", CMIC_LEDUP1_DATA_RAM205r }, \
    { 0x00021738, "CMIC_LEDUP1_DATA_RAM206", CMIC_LEDUP1_DATA_RAM206r }, \
    { 0x0002173c, "CMIC_LEDUP1_DATA_RAM207", CMIC_LEDUP1_DATA_RAM207r }, \
    { 0x00021740, "CMIC_LEDUP1_DATA_RAM208", CMIC_LEDUP1_DATA_RAM208r }, \
    { 0x00021744, "CMIC_LEDUP1_DATA_RAM209", CMIC_LEDUP1_DATA_RAM209r }, \
    { 0x00021748, "CMIC_LEDUP1_DATA_RAM210", CMIC_LEDUP1_DATA_RAM210r }, \
    { 0x0002174c, "CMIC_LEDUP1_DATA_RAM211", CMIC_LEDUP1_DATA_RAM211r }, \
    { 0x00021750, "CMIC_LEDUP1_DATA_RAM212", CMIC_LEDUP1_DATA_RAM212r }, \
    { 0x00021754, "CMIC_LEDUP1_DATA_RAM213", CMIC_LEDUP1_DATA_RAM213r }, \
    { 0x00021758, "CMIC_LEDUP1_DATA_RAM214", CMIC_LEDUP1_DATA_RAM214r }, \
    { 0x0002175c, "CMIC_LEDUP1_DATA_RAM215", CMIC_LEDUP1_DATA_RAM215r }, \
    { 0x00021760, "CMIC_LEDUP1_DATA_RAM216", CMIC_LEDUP1_DATA_RAM216r }, \
    { 0x00021764, "CMIC_LEDUP1_DATA_RAM217", CMIC_LEDUP1_DATA_RAM217r }, \
    { 0x00021768, "CMIC_LEDUP1_DATA_RAM218", CMIC_LEDUP1_DATA_RAM218r }, \
    { 0x0002176c, "CMIC_LEDUP1_DATA_RAM219", CMIC_LEDUP1_DATA_RAM219r }, \
    { 0x00021770, "CMIC_LEDUP1_DATA_RAM220", CMIC_LEDUP1_DATA_RAM220r }, \
    { 0x00021774, "CMIC_LEDUP1_DATA_RAM221", CMIC_LEDUP1_DATA_RAM221r }, \
    { 0x00021778, "CMIC_LEDUP1_DATA_RAM222", CMIC_LEDUP1_DATA_RAM222r }, \
    { 0x0002177c, "CMIC_LEDUP1_DATA_RAM223", CMIC_LEDUP1_DATA_RAM223r }, \
    { 0x00021780, "CMIC_LEDUP1_DATA_RAM224", CMIC_LEDUP1_DATA_RAM224r }, \
    { 0x00021784, "CMIC_LEDUP1_DATA_RAM225", CMIC_LEDUP1_DATA_RAM225r }, \
    { 0x00021788, "CMIC_LEDUP1_DATA_RAM226", CMIC_LEDUP1_DATA_RAM226r }, \
    { 0x0002178c, "CMIC_LEDUP1_DATA_RAM227", CMIC_LEDUP1_DATA_RAM227r }, \
    { 0x00021790, "CMIC_LEDUP1_DATA_RAM228", CMIC_LEDUP1_DATA_RAM228r }, \
    { 0x00021794, "CMIC_LEDUP1_DATA_RAM229", CMIC_LEDUP1_DATA_RAM229r }, \
    { 0x00021798, "CMIC_LEDUP1_DATA_RAM230", CMIC_LEDUP1_DATA_RAM230r }, \
    { 0x0002179c, "CMIC_LEDUP1_DATA_RAM231", CMIC_LEDUP1_DATA_RAM231r }, \
    { 0x000217a0, "CMIC_LEDUP1_DATA_RAM232", CMIC_LEDUP1_DATA_RAM232r }, \
    { 0x000217a4, "CMIC_LEDUP1_DATA_RAM233", CMIC_LEDUP1_DATA_RAM233r }, \
    { 0x000217a8, "CMIC_LEDUP1_DATA_RAM234", CMIC_LEDUP1_DATA_RAM234r }, \
    { 0x000217ac, "CMIC_LEDUP1_DATA_RAM235", CMIC_LEDUP1_DATA_RAM235r }, \
    { 0x000217b0, "CMIC_LEDUP1_DATA_RAM236", CMIC_LEDUP1_DATA_RAM236r }, \
    { 0x000217b4, "CMIC_LEDUP1_DATA_RAM237", CMIC_LEDUP1_DATA_RAM237r }, \
    { 0x000217b8, "CMIC_LEDUP1_DATA_RAM238", CMIC_LEDUP1_DATA_RAM238r }, \
    { 0x000217bc, "CMIC_LEDUP1_DATA_RAM239", CMIC_LEDUP1_DATA_RAM239r }, \
    { 0x000217c0, "CMIC_LEDUP1_DATA_RAM240", CMIC_LEDUP1_DATA_RAM240r }, \
    { 0x000217c4, "CMIC_LEDUP1_DATA_RAM241", CMIC_LEDUP1_DATA_RAM241r }, \
    { 0x000217c8, "CMIC_LEDUP1_DATA_RAM242", CMIC_LEDUP1_DATA_RAM242r }, \
    { 0x000217cc, "CMIC_LEDUP1_DATA_RAM243", CMIC_LEDUP1_DATA_RAM243r }, \
    { 0x000217d0, "CMIC_LEDUP1_DATA_RAM244", CMIC_LEDUP1_DATA_RAM244r }, \
    { 0x000217d4, "CMIC_LEDUP1_DATA_RAM245", CMIC_LEDUP1_DATA_RAM245r }, \
    { 0x000217d8, "CMIC_LEDUP1_DATA_RAM246", CMIC_LEDUP1_DATA_RAM246r }, \
    { 0x000217dc, "CMIC_LEDUP1_DATA_RAM247", CMIC_LEDUP1_DATA_RAM247r }, \
    { 0x000217e0, "CMIC_LEDUP1_DATA_RAM248", CMIC_LEDUP1_DATA_RAM248r }, \
    { 0x000217e4, "CMIC_LEDUP1_DATA_RAM249", CMIC_LEDUP1_DATA_RAM249r }, \
    { 0x000217e8, "CMIC_LEDUP1_DATA_RAM250", CMIC_LEDUP1_DATA_RAM250r }, \
    { 0x000217ec, "CMIC_LEDUP1_DATA_RAM251", CMIC_LEDUP1_DATA_RAM251r }, \
    { 0x000217f0, "CMIC_LEDUP1_DATA_RAM252", CMIC_LEDUP1_DATA_RAM252r }, \
    { 0x000217f4, "CMIC_LEDUP1_DATA_RAM253", CMIC_LEDUP1_DATA_RAM253r }, \
    { 0x000217f8, "CMIC_LEDUP1_DATA_RAM254", CMIC_LEDUP1_DATA_RAM254r }, \
    { 0x000217fc, "CMIC_LEDUP1_DATA_RAM255", CMIC_LEDUP1_DATA_RAM255r }, \
    { 0x00021800, "CMIC_LEDUP1_PROGRAM_RAM0", CMIC_LEDUP1_PROGRAM_RAM0r }, \
    { 0x00021800, "CMIC_LEDUP1_PROGRAM_RAM", CMIC_LEDUP1_PROGRAM_RAMr }, \
    { 0x00021804, "CMIC_LEDUP1_PROGRAM_RAM1", CMIC_LEDUP1_PROGRAM_RAM1r }, \
    { 0x00021808, "CMIC_LEDUP1_PROGRAM_RAM2", CMIC_LEDUP1_PROGRAM_RAM2r }, \
    { 0x0002180c, "CMIC_LEDUP1_PROGRAM_RAM3", CMIC_LEDUP1_PROGRAM_RAM3r }, \
    { 0x00021810, "CMIC_LEDUP1_PROGRAM_RAM4", CMIC_LEDUP1_PROGRAM_RAM4r }, \
    { 0x00021814, "CMIC_LEDUP1_PROGRAM_RAM5", CMIC_LEDUP1_PROGRAM_RAM5r }, \
    { 0x00021818, "CMIC_LEDUP1_PROGRAM_RAM6", CMIC_LEDUP1_PROGRAM_RAM6r }, \
    { 0x0002181c, "CMIC_LEDUP1_PROGRAM_RAM7", CMIC_LEDUP1_PROGRAM_RAM7r }, \
    { 0x00021820, "CMIC_LEDUP1_PROGRAM_RAM8", CMIC_LEDUP1_PROGRAM_RAM8r }, \
    { 0x00021824, "CMIC_LEDUP1_PROGRAM_RAM9", CMIC_LEDUP1_PROGRAM_RAM9r }, \
    { 0x00021828, "CMIC_LEDUP1_PROGRAM_RAM10", CMIC_LEDUP1_PROGRAM_RAM10r }, \
    { 0x0002182c, "CMIC_LEDUP1_PROGRAM_RAM11", CMIC_LEDUP1_PROGRAM_RAM11r }, \
    { 0x00021830, "CMIC_LEDUP1_PROGRAM_RAM12", CMIC_LEDUP1_PROGRAM_RAM12r }, \
    { 0x00021834, "CMIC_LEDUP1_PROGRAM_RAM13", CMIC_LEDUP1_PROGRAM_RAM13r }, \
    { 0x00021838, "CMIC_LEDUP1_PROGRAM_RAM14", CMIC_LEDUP1_PROGRAM_RAM14r }, \
    { 0x0002183c, "CMIC_LEDUP1_PROGRAM_RAM15", CMIC_LEDUP1_PROGRAM_RAM15r }, \
    { 0x00021840, "CMIC_LEDUP1_PROGRAM_RAM16", CMIC_LEDUP1_PROGRAM_RAM16r }, \
    { 0x00021844, "CMIC_LEDUP1_PROGRAM_RAM17", CMIC_LEDUP1_PROGRAM_RAM17r }, \
    { 0x00021848, "CMIC_LEDUP1_PROGRAM_RAM18", CMIC_LEDUP1_PROGRAM_RAM18r }, \
    { 0x0002184c, "CMIC_LEDUP1_PROGRAM_RAM19", CMIC_LEDUP1_PROGRAM_RAM19r }, \
    { 0x00021850, "CMIC_LEDUP1_PROGRAM_RAM20", CMIC_LEDUP1_PROGRAM_RAM20r }, \
    { 0x00021854, "CMIC_LEDUP1_PROGRAM_RAM21", CMIC_LEDUP1_PROGRAM_RAM21r }, \
    { 0x00021858, "CMIC_LEDUP1_PROGRAM_RAM22", CMIC_LEDUP1_PROGRAM_RAM22r }, \
    { 0x0002185c, "CMIC_LEDUP1_PROGRAM_RAM23", CMIC_LEDUP1_PROGRAM_RAM23r }, \
    { 0x00021860, "CMIC_LEDUP1_PROGRAM_RAM24", CMIC_LEDUP1_PROGRAM_RAM24r }, \
    { 0x00021864, "CMIC_LEDUP1_PROGRAM_RAM25", CMIC_LEDUP1_PROGRAM_RAM25r }, \
    { 0x00021868, "CMIC_LEDUP1_PROGRAM_RAM26", CMIC_LEDUP1_PROGRAM_RAM26r }, \
    { 0x0002186c, "CMIC_LEDUP1_PROGRAM_RAM27", CMIC_LEDUP1_PROGRAM_RAM27r }, \
    { 0x00021870, "CMIC_LEDUP1_PROGRAM_RAM28", CMIC_LEDUP1_PROGRAM_RAM28r }, \
    { 0x00021874, "CMIC_LEDUP1_PROGRAM_RAM29", CMIC_LEDUP1_PROGRAM_RAM29r }, \
    { 0x00021878, "CMIC_LEDUP1_PROGRAM_RAM30", CMIC_LEDUP1_PROGRAM_RAM30r }, \
    { 0x0002187c, "CMIC_LEDUP1_PROGRAM_RAM31", CMIC_LEDUP1_PROGRAM_RAM31r }, \
    { 0x00021880, "CMIC_LEDUP1_PROGRAM_RAM32", CMIC_LEDUP1_PROGRAM_RAM32r }, \
    { 0x00021884, "CMIC_LEDUP1_PROGRAM_RAM33", CMIC_LEDUP1_PROGRAM_RAM33r }, \
    { 0x00021888, "CMIC_LEDUP1_PROGRAM_RAM34", CMIC_LEDUP1_PROGRAM_RAM34r }, \
    { 0x0002188c, "CMIC_LEDUP1_PROGRAM_RAM35", CMIC_LEDUP1_PROGRAM_RAM35r }, \
    { 0x00021890, "CMIC_LEDUP1_PROGRAM_RAM36", CMIC_LEDUP1_PROGRAM_RAM36r }, \
    { 0x00021894, "CMIC_LEDUP1_PROGRAM_RAM37", CMIC_LEDUP1_PROGRAM_RAM37r }, \
    { 0x00021898, "CMIC_LEDUP1_PROGRAM_RAM38", CMIC_LEDUP1_PROGRAM_RAM38r }, \
    { 0x0002189c, "CMIC_LEDUP1_PROGRAM_RAM39", CMIC_LEDUP1_PROGRAM_RAM39r }, \
    { 0x000218a0, "CMIC_LEDUP1_PROGRAM_RAM40", CMIC_LEDUP1_PROGRAM_RAM40r }, \
    { 0x000218a4, "CMIC_LEDUP1_PROGRAM_RAM41", CMIC_LEDUP1_PROGRAM_RAM41r }, \
    { 0x000218a8, "CMIC_LEDUP1_PROGRAM_RAM42", CMIC_LEDUP1_PROGRAM_RAM42r }, \
    { 0x000218ac, "CMIC_LEDUP1_PROGRAM_RAM43", CMIC_LEDUP1_PROGRAM_RAM43r }, \
    { 0x000218b0, "CMIC_LEDUP1_PROGRAM_RAM44", CMIC_LEDUP1_PROGRAM_RAM44r }, \
    { 0x000218b4, "CMIC_LEDUP1_PROGRAM_RAM45", CMIC_LEDUP1_PROGRAM_RAM45r }, \
    { 0x000218b8, "CMIC_LEDUP1_PROGRAM_RAM46", CMIC_LEDUP1_PROGRAM_RAM46r }, \
    { 0x000218bc, "CMIC_LEDUP1_PROGRAM_RAM47", CMIC_LEDUP1_PROGRAM_RAM47r }, \
    { 0x000218c0, "CMIC_LEDUP1_PROGRAM_RAM48", CMIC_LEDUP1_PROGRAM_RAM48r }, \
    { 0x000218c4, "CMIC_LEDUP1_PROGRAM_RAM49", CMIC_LEDUP1_PROGRAM_RAM49r }, \
    { 0x000218c8, "CMIC_LEDUP1_PROGRAM_RAM50", CMIC_LEDUP1_PROGRAM_RAM50r }, \
    { 0x000218cc, "CMIC_LEDUP1_PROGRAM_RAM51", CMIC_LEDUP1_PROGRAM_RAM51r }, \
    { 0x000218d0, "CMIC_LEDUP1_PROGRAM_RAM52", CMIC_LEDUP1_PROGRAM_RAM52r }, \
    { 0x000218d4, "CMIC_LEDUP1_PROGRAM_RAM53", CMIC_LEDUP1_PROGRAM_RAM53r }, \
    { 0x000218d8, "CMIC_LEDUP1_PROGRAM_RAM54", CMIC_LEDUP1_PROGRAM_RAM54r }, \
    { 0x000218dc, "CMIC_LEDUP1_PROGRAM_RAM55", CMIC_LEDUP1_PROGRAM_RAM55r }, \
    { 0x000218e0, "CMIC_LEDUP1_PROGRAM_RAM56", CMIC_LEDUP1_PROGRAM_RAM56r }, \
    { 0x000218e4, "CMIC_LEDUP1_PROGRAM_RAM57", CMIC_LEDUP1_PROGRAM_RAM57r }, \
    { 0x000218e8, "CMIC_LEDUP1_PROGRAM_RAM58", CMIC_LEDUP1_PROGRAM_RAM58r }, \
    { 0x000218ec, "CMIC_LEDUP1_PROGRAM_RAM59", CMIC_LEDUP1_PROGRAM_RAM59r }, \
    { 0x000218f0, "CMIC_LEDUP1_PROGRAM_RAM60", CMIC_LEDUP1_PROGRAM_RAM60r }, \
    { 0x000218f4, "CMIC_LEDUP1_PROGRAM_RAM61", CMIC_LEDUP1_PROGRAM_RAM61r }, \
    { 0x000218f8, "CMIC_LEDUP1_PROGRAM_RAM62", CMIC_LEDUP1_PROGRAM_RAM62r }, \
    { 0x000218fc, "CMIC_LEDUP1_PROGRAM_RAM63", CMIC_LEDUP1_PROGRAM_RAM63r }, \
    { 0x00021900, "CMIC_LEDUP1_PROGRAM_RAM64", CMIC_LEDUP1_PROGRAM_RAM64r }, \
    { 0x00021904, "CMIC_LEDUP1_PROGRAM_RAM65", CMIC_LEDUP1_PROGRAM_RAM65r }, \
    { 0x00021908, "CMIC_LEDUP1_PROGRAM_RAM66", CMIC_LEDUP1_PROGRAM_RAM66r }, \
    { 0x0002190c, "CMIC_LEDUP1_PROGRAM_RAM67", CMIC_LEDUP1_PROGRAM_RAM67r }, \
    { 0x00021910, "CMIC_LEDUP1_PROGRAM_RAM68", CMIC_LEDUP1_PROGRAM_RAM68r }, \
    { 0x00021914, "CMIC_LEDUP1_PROGRAM_RAM69", CMIC_LEDUP1_PROGRAM_RAM69r }, \
    { 0x00021918, "CMIC_LEDUP1_PROGRAM_RAM70", CMIC_LEDUP1_PROGRAM_RAM70r }, \
    { 0x0002191c, "CMIC_LEDUP1_PROGRAM_RAM71", CMIC_LEDUP1_PROGRAM_RAM71r }, \
    { 0x00021920, "CMIC_LEDUP1_PROGRAM_RAM72", CMIC_LEDUP1_PROGRAM_RAM72r }, \
    { 0x00021924, "CMIC_LEDUP1_PROGRAM_RAM73", CMIC_LEDUP1_PROGRAM_RAM73r }, \
    { 0x00021928, "CMIC_LEDUP1_PROGRAM_RAM74", CMIC_LEDUP1_PROGRAM_RAM74r }, \
    { 0x0002192c, "CMIC_LEDUP1_PROGRAM_RAM75", CMIC_LEDUP1_PROGRAM_RAM75r }, \
    { 0x00021930, "CMIC_LEDUP1_PROGRAM_RAM76", CMIC_LEDUP1_PROGRAM_RAM76r }, \
    { 0x00021934, "CMIC_LEDUP1_PROGRAM_RAM77", CMIC_LEDUP1_PROGRAM_RAM77r }, \
    { 0x00021938, "CMIC_LEDUP1_PROGRAM_RAM78", CMIC_LEDUP1_PROGRAM_RAM78r }, \
    { 0x0002193c, "CMIC_LEDUP1_PROGRAM_RAM79", CMIC_LEDUP1_PROGRAM_RAM79r }, \
    { 0x00021940, "CMIC_LEDUP1_PROGRAM_RAM80", CMIC_LEDUP1_PROGRAM_RAM80r }, \
    { 0x00021944, "CMIC_LEDUP1_PROGRAM_RAM81", CMIC_LEDUP1_PROGRAM_RAM81r }, \
    { 0x00021948, "CMIC_LEDUP1_PROGRAM_RAM82", CMIC_LEDUP1_PROGRAM_RAM82r }, \
    { 0x0002194c, "CMIC_LEDUP1_PROGRAM_RAM83", CMIC_LEDUP1_PROGRAM_RAM83r }, \
    { 0x00021950, "CMIC_LEDUP1_PROGRAM_RAM84", CMIC_LEDUP1_PROGRAM_RAM84r }, \
    { 0x00021954, "CMIC_LEDUP1_PROGRAM_RAM85", CMIC_LEDUP1_PROGRAM_RAM85r }, \
    { 0x00021958, "CMIC_LEDUP1_PROGRAM_RAM86", CMIC_LEDUP1_PROGRAM_RAM86r }, \
    { 0x0002195c, "CMIC_LEDUP1_PROGRAM_RAM87", CMIC_LEDUP1_PROGRAM_RAM87r }, \
    { 0x00021960, "CMIC_LEDUP1_PROGRAM_RAM88", CMIC_LEDUP1_PROGRAM_RAM88r }, \
    { 0x00021964, "CMIC_LEDUP1_PROGRAM_RAM89", CMIC_LEDUP1_PROGRAM_RAM89r }, \
    { 0x00021968, "CMIC_LEDUP1_PROGRAM_RAM90", CMIC_LEDUP1_PROGRAM_RAM90r }, \
    { 0x0002196c, "CMIC_LEDUP1_PROGRAM_RAM91", CMIC_LEDUP1_PROGRAM_RAM91r }, \
    { 0x00021970, "CMIC_LEDUP1_PROGRAM_RAM92", CMIC_LEDUP1_PROGRAM_RAM92r }, \
    { 0x00021974, "CMIC_LEDUP1_PROGRAM_RAM93", CMIC_LEDUP1_PROGRAM_RAM93r }, \
    { 0x00021978, "CMIC_LEDUP1_PROGRAM_RAM94", CMIC_LEDUP1_PROGRAM_RAM94r }, \
    { 0x0002197c, "CMIC_LEDUP1_PROGRAM_RAM95", CMIC_LEDUP1_PROGRAM_RAM95r }, \
    { 0x00021980, "CMIC_LEDUP1_PROGRAM_RAM96", CMIC_LEDUP1_PROGRAM_RAM96r }, \
    { 0x00021984, "CMIC_LEDUP1_PROGRAM_RAM97", CMIC_LEDUP1_PROGRAM_RAM97r }, \
    { 0x00021988, "CMIC_LEDUP1_PROGRAM_RAM98", CMIC_LEDUP1_PROGRAM_RAM98r }, \
    { 0x0002198c, "CMIC_LEDUP1_PROGRAM_RAM99", CMIC_LEDUP1_PROGRAM_RAM99r }, \
    { 0x00021990, "CMIC_LEDUP1_PROGRAM_RAM100", CMIC_LEDUP1_PROGRAM_RAM100r }, \
    { 0x00021994, "CMIC_LEDUP1_PROGRAM_RAM101", CMIC_LEDUP1_PROGRAM_RAM101r }, \
    { 0x00021998, "CMIC_LEDUP1_PROGRAM_RAM102", CMIC_LEDUP1_PROGRAM_RAM102r }, \
    { 0x0002199c, "CMIC_LEDUP1_PROGRAM_RAM103", CMIC_LEDUP1_PROGRAM_RAM103r }, \
    { 0x000219a0, "CMIC_LEDUP1_PROGRAM_RAM104", CMIC_LEDUP1_PROGRAM_RAM104r }, \
    { 0x000219a4, "CMIC_LEDUP1_PROGRAM_RAM105", CMIC_LEDUP1_PROGRAM_RAM105r }, \
    { 0x000219a8, "CMIC_LEDUP1_PROGRAM_RAM106", CMIC_LEDUP1_PROGRAM_RAM106r }, \
    { 0x000219ac, "CMIC_LEDUP1_PROGRAM_RAM107", CMIC_LEDUP1_PROGRAM_RAM107r }, \
    { 0x000219b0, "CMIC_LEDUP1_PROGRAM_RAM108", CMIC_LEDUP1_PROGRAM_RAM108r }, \
    { 0x000219b4, "CMIC_LEDUP1_PROGRAM_RAM109", CMIC_LEDUP1_PROGRAM_RAM109r }, \
    { 0x000219b8, "CMIC_LEDUP1_PROGRAM_RAM110", CMIC_LEDUP1_PROGRAM_RAM110r }, \
    { 0x000219bc, "CMIC_LEDUP1_PROGRAM_RAM111", CMIC_LEDUP1_PROGRAM_RAM111r }, \
    { 0x000219c0, "CMIC_LEDUP1_PROGRAM_RAM112", CMIC_LEDUP1_PROGRAM_RAM112r }, \
    { 0x000219c4, "CMIC_LEDUP1_PROGRAM_RAM113", CMIC_LEDUP1_PROGRAM_RAM113r }, \
    { 0x000219c8, "CMIC_LEDUP1_PROGRAM_RAM114", CMIC_LEDUP1_PROGRAM_RAM114r }, \
    { 0x000219cc, "CMIC_LEDUP1_PROGRAM_RAM115", CMIC_LEDUP1_PROGRAM_RAM115r }, \
    { 0x000219d0, "CMIC_LEDUP1_PROGRAM_RAM116", CMIC_LEDUP1_PROGRAM_RAM116r }, \
    { 0x000219d4, "CMIC_LEDUP1_PROGRAM_RAM117", CMIC_LEDUP1_PROGRAM_RAM117r }, \
    { 0x000219d8, "CMIC_LEDUP1_PROGRAM_RAM118", CMIC_LEDUP1_PROGRAM_RAM118r }, \
    { 0x000219dc, "CMIC_LEDUP1_PROGRAM_RAM119", CMIC_LEDUP1_PROGRAM_RAM119r }, \
    { 0x000219e0, "CMIC_LEDUP1_PROGRAM_RAM120", CMIC_LEDUP1_PROGRAM_RAM120r }, \
    { 0x000219e4, "CMIC_LEDUP1_PROGRAM_RAM121", CMIC_LEDUP1_PROGRAM_RAM121r }, \
    { 0x000219e8, "CMIC_LEDUP1_PROGRAM_RAM122", CMIC_LEDUP1_PROGRAM_RAM122r }, \
    { 0x000219ec, "CMIC_LEDUP1_PROGRAM_RAM123", CMIC_LEDUP1_PROGRAM_RAM123r }, \
    { 0x000219f0, "CMIC_LEDUP1_PROGRAM_RAM124", CMIC_LEDUP1_PROGRAM_RAM124r }, \
    { 0x000219f4, "CMIC_LEDUP1_PROGRAM_RAM125", CMIC_LEDUP1_PROGRAM_RAM125r }, \
    { 0x000219f8, "CMIC_LEDUP1_PROGRAM_RAM126", CMIC_LEDUP1_PROGRAM_RAM126r }, \
    { 0x000219fc, "CMIC_LEDUP1_PROGRAM_RAM127", CMIC_LEDUP1_PROGRAM_RAM127r }, \
    { 0x00021a00, "CMIC_LEDUP1_PROGRAM_RAM128", CMIC_LEDUP1_PROGRAM_RAM128r }, \
    { 0x00021a04, "CMIC_LEDUP1_PROGRAM_RAM129", CMIC_LEDUP1_PROGRAM_RAM129r }, \
    { 0x00021a08, "CMIC_LEDUP1_PROGRAM_RAM130", CMIC_LEDUP1_PROGRAM_RAM130r }, \
    { 0x00021a0c, "CMIC_LEDUP1_PROGRAM_RAM131", CMIC_LEDUP1_PROGRAM_RAM131r }, \
    { 0x00021a10, "CMIC_LEDUP1_PROGRAM_RAM132", CMIC_LEDUP1_PROGRAM_RAM132r }, \
    { 0x00021a14, "CMIC_LEDUP1_PROGRAM_RAM133", CMIC_LEDUP1_PROGRAM_RAM133r }, \
    { 0x00021a18, "CMIC_LEDUP1_PROGRAM_RAM134", CMIC_LEDUP1_PROGRAM_RAM134r }, \
    { 0x00021a1c, "CMIC_LEDUP1_PROGRAM_RAM135", CMIC_LEDUP1_PROGRAM_RAM135r }, \
    { 0x00021a20, "CMIC_LEDUP1_PROGRAM_RAM136", CMIC_LEDUP1_PROGRAM_RAM136r }, \
    { 0x00021a24, "CMIC_LEDUP1_PROGRAM_RAM137", CMIC_LEDUP1_PROGRAM_RAM137r }, \
    { 0x00021a28, "CMIC_LEDUP1_PROGRAM_RAM138", CMIC_LEDUP1_PROGRAM_RAM138r }, \
    { 0x00021a2c, "CMIC_LEDUP1_PROGRAM_RAM139", CMIC_LEDUP1_PROGRAM_RAM139r }, \
    { 0x00021a30, "CMIC_LEDUP1_PROGRAM_RAM140", CMIC_LEDUP1_PROGRAM_RAM140r }, \
    { 0x00021a34, "CMIC_LEDUP1_PROGRAM_RAM141", CMIC_LEDUP1_PROGRAM_RAM141r }, \
    { 0x00021a38, "CMIC_LEDUP1_PROGRAM_RAM142", CMIC_LEDUP1_PROGRAM_RAM142r }, \
    { 0x00021a3c, "CMIC_LEDUP1_PROGRAM_RAM143", CMIC_LEDUP1_PROGRAM_RAM143r }, \
    { 0x00021a40, "CMIC_LEDUP1_PROGRAM_RAM144", CMIC_LEDUP1_PROGRAM_RAM144r }, \
    { 0x00021a44, "CMIC_LEDUP1_PROGRAM_RAM145", CMIC_LEDUP1_PROGRAM_RAM145r }, \
    { 0x00021a48, "CMIC_LEDUP1_PROGRAM_RAM146", CMIC_LEDUP1_PROGRAM_RAM146r }, \
    { 0x00021a4c, "CMIC_LEDUP1_PROGRAM_RAM147", CMIC_LEDUP1_PROGRAM_RAM147r }, \
    { 0x00021a50, "CMIC_LEDUP1_PROGRAM_RAM148", CMIC_LEDUP1_PROGRAM_RAM148r }, \
    { 0x00021a54, "CMIC_LEDUP1_PROGRAM_RAM149", CMIC_LEDUP1_PROGRAM_RAM149r }, \
    { 0x00021a58, "CMIC_LEDUP1_PROGRAM_RAM150", CMIC_LEDUP1_PROGRAM_RAM150r }, \
    { 0x00021a5c, "CMIC_LEDUP1_PROGRAM_RAM151", CMIC_LEDUP1_PROGRAM_RAM151r }, \
    { 0x00021a60, "CMIC_LEDUP1_PROGRAM_RAM152", CMIC_LEDUP1_PROGRAM_RAM152r }, \
    { 0x00021a64, "CMIC_LEDUP1_PROGRAM_RAM153", CMIC_LEDUP1_PROGRAM_RAM153r }, \
    { 0x00021a68, "CMIC_LEDUP1_PROGRAM_RAM154", CMIC_LEDUP1_PROGRAM_RAM154r }, \
    { 0x00021a6c, "CMIC_LEDUP1_PROGRAM_RAM155", CMIC_LEDUP1_PROGRAM_RAM155r }, \
    { 0x00021a70, "CMIC_LEDUP1_PROGRAM_RAM156", CMIC_LEDUP1_PROGRAM_RAM156r }, \
    { 0x00021a74, "CMIC_LEDUP1_PROGRAM_RAM157", CMIC_LEDUP1_PROGRAM_RAM157r }, \
    { 0x00021a78, "CMIC_LEDUP1_PROGRAM_RAM158", CMIC_LEDUP1_PROGRAM_RAM158r }, \
    { 0x00021a7c, "CMIC_LEDUP1_PROGRAM_RAM159", CMIC_LEDUP1_PROGRAM_RAM159r }, \
    { 0x00021a80, "CMIC_LEDUP1_PROGRAM_RAM160", CMIC_LEDUP1_PROGRAM_RAM160r }, \
    { 0x00021a84, "CMIC_LEDUP1_PROGRAM_RAM161", CMIC_LEDUP1_PROGRAM_RAM161r }, \
    { 0x00021a88, "CMIC_LEDUP1_PROGRAM_RAM162", CMIC_LEDUP1_PROGRAM_RAM162r }, \
    { 0x00021a8c, "CMIC_LEDUP1_PROGRAM_RAM163", CMIC_LEDUP1_PROGRAM_RAM163r }, \
    { 0x00021a90, "CMIC_LEDUP1_PROGRAM_RAM164", CMIC_LEDUP1_PROGRAM_RAM164r }, \
    { 0x00021a94, "CMIC_LEDUP1_PROGRAM_RAM165", CMIC_LEDUP1_PROGRAM_RAM165r }, \
    { 0x00021a98, "CMIC_LEDUP1_PROGRAM_RAM166", CMIC_LEDUP1_PROGRAM_RAM166r }, \
    { 0x00021a9c, "CMIC_LEDUP1_PROGRAM_RAM167", CMIC_LEDUP1_PROGRAM_RAM167r }, \
    { 0x00021aa0, "CMIC_LEDUP1_PROGRAM_RAM168", CMIC_LEDUP1_PROGRAM_RAM168r }, \
    { 0x00021aa4, "CMIC_LEDUP1_PROGRAM_RAM169", CMIC_LEDUP1_PROGRAM_RAM169r }, \
    { 0x00021aa8, "CMIC_LEDUP1_PROGRAM_RAM170", CMIC_LEDUP1_PROGRAM_RAM170r }, \
    { 0x00021aac, "CMIC_LEDUP1_PROGRAM_RAM171", CMIC_LEDUP1_PROGRAM_RAM171r }, \
    { 0x00021ab0, "CMIC_LEDUP1_PROGRAM_RAM172", CMIC_LEDUP1_PROGRAM_RAM172r }, \
    { 0x00021ab4, "CMIC_LEDUP1_PROGRAM_RAM173", CMIC_LEDUP1_PROGRAM_RAM173r }, \
    { 0x00021ab8, "CMIC_LEDUP1_PROGRAM_RAM174", CMIC_LEDUP1_PROGRAM_RAM174r }, \
    { 0x00021abc, "CMIC_LEDUP1_PROGRAM_RAM175", CMIC_LEDUP1_PROGRAM_RAM175r }, \
    { 0x00021ac0, "CMIC_LEDUP1_PROGRAM_RAM176", CMIC_LEDUP1_PROGRAM_RAM176r }, \
    { 0x00021ac4, "CMIC_LEDUP1_PROGRAM_RAM177", CMIC_LEDUP1_PROGRAM_RAM177r }, \
    { 0x00021ac8, "CMIC_LEDUP1_PROGRAM_RAM178", CMIC_LEDUP1_PROGRAM_RAM178r }, \
    { 0x00021acc, "CMIC_LEDUP1_PROGRAM_RAM179", CMIC_LEDUP1_PROGRAM_RAM179r }, \
    { 0x00021ad0, "CMIC_LEDUP1_PROGRAM_RAM180", CMIC_LEDUP1_PROGRAM_RAM180r }, \
    { 0x00021ad4, "CMIC_LEDUP1_PROGRAM_RAM181", CMIC_LEDUP1_PROGRAM_RAM181r }, \
    { 0x00021ad8, "CMIC_LEDUP1_PROGRAM_RAM182", CMIC_LEDUP1_PROGRAM_RAM182r }, \
    { 0x00021adc, "CMIC_LEDUP1_PROGRAM_RAM183", CMIC_LEDUP1_PROGRAM_RAM183r }, \
    { 0x00021ae0, "CMIC_LEDUP1_PROGRAM_RAM184", CMIC_LEDUP1_PROGRAM_RAM184r }, \
    { 0x00021ae4, "CMIC_LEDUP1_PROGRAM_RAM185", CMIC_LEDUP1_PROGRAM_RAM185r }, \
    { 0x00021ae8, "CMIC_LEDUP1_PROGRAM_RAM186", CMIC_LEDUP1_PROGRAM_RAM186r }, \
    { 0x00021aec, "CMIC_LEDUP1_PROGRAM_RAM187", CMIC_LEDUP1_PROGRAM_RAM187r }, \
    { 0x00021af0, "CMIC_LEDUP1_PROGRAM_RAM188", CMIC_LEDUP1_PROGRAM_RAM188r }, \
    { 0x00021af4, "CMIC_LEDUP1_PROGRAM_RAM189", CMIC_LEDUP1_PROGRAM_RAM189r }, \
    { 0x00021af8, "CMIC_LEDUP1_PROGRAM_RAM190", CMIC_LEDUP1_PROGRAM_RAM190r }, \
    { 0x00021afc, "CMIC_LEDUP1_PROGRAM_RAM191", CMIC_LEDUP1_PROGRAM_RAM191r }, \
    { 0x00021b00, "CMIC_LEDUP1_PROGRAM_RAM192", CMIC_LEDUP1_PROGRAM_RAM192r }, \
    { 0x00021b04, "CMIC_LEDUP1_PROGRAM_RAM193", CMIC_LEDUP1_PROGRAM_RAM193r }, \
    { 0x00021b08, "CMIC_LEDUP1_PROGRAM_RAM194", CMIC_LEDUP1_PROGRAM_RAM194r }, \
    { 0x00021b0c, "CMIC_LEDUP1_PROGRAM_RAM195", CMIC_LEDUP1_PROGRAM_RAM195r }, \
    { 0x00021b10, "CMIC_LEDUP1_PROGRAM_RAM196", CMIC_LEDUP1_PROGRAM_RAM196r }, \
    { 0x00021b14, "CMIC_LEDUP1_PROGRAM_RAM197", CMIC_LEDUP1_PROGRAM_RAM197r }, \
    { 0x00021b18, "CMIC_LEDUP1_PROGRAM_RAM198", CMIC_LEDUP1_PROGRAM_RAM198r }, \
    { 0x00021b1c, "CMIC_LEDUP1_PROGRAM_RAM199", CMIC_LEDUP1_PROGRAM_RAM199r }, \
    { 0x00021b20, "CMIC_LEDUP1_PROGRAM_RAM200", CMIC_LEDUP1_PROGRAM_RAM200r }, \
    { 0x00021b24, "CMIC_LEDUP1_PROGRAM_RAM201", CMIC_LEDUP1_PROGRAM_RAM201r }, \
    { 0x00021b28, "CMIC_LEDUP1_PROGRAM_RAM202", CMIC_LEDUP1_PROGRAM_RAM202r }, \
    { 0x00021b2c, "CMIC_LEDUP1_PROGRAM_RAM203", CMIC_LEDUP1_PROGRAM_RAM203r }, \
    { 0x00021b30, "CMIC_LEDUP1_PROGRAM_RAM204", CMIC_LEDUP1_PROGRAM_RAM204r }, \
    { 0x00021b34, "CMIC_LEDUP1_PROGRAM_RAM205", CMIC_LEDUP1_PROGRAM_RAM205r }, \
    { 0x00021b38, "CMIC_LEDUP1_PROGRAM_RAM206", CMIC_LEDUP1_PROGRAM_RAM206r }, \
    { 0x00021b3c, "CMIC_LEDUP1_PROGRAM_RAM207", CMIC_LEDUP1_PROGRAM_RAM207r }, \
    { 0x00021b40, "CMIC_LEDUP1_PROGRAM_RAM208", CMIC_LEDUP1_PROGRAM_RAM208r }, \
    { 0x00021b44, "CMIC_LEDUP1_PROGRAM_RAM209", CMIC_LEDUP1_PROGRAM_RAM209r }, \
    { 0x00021b48, "CMIC_LEDUP1_PROGRAM_RAM210", CMIC_LEDUP1_PROGRAM_RAM210r }, \
    { 0x00021b4c, "CMIC_LEDUP1_PROGRAM_RAM211", CMIC_LEDUP1_PROGRAM_RAM211r }, \
    { 0x00021b50, "CMIC_LEDUP1_PROGRAM_RAM212", CMIC_LEDUP1_PROGRAM_RAM212r }, \
    { 0x00021b54, "CMIC_LEDUP1_PROGRAM_RAM213", CMIC_LEDUP1_PROGRAM_RAM213r }, \
    { 0x00021b58, "CMIC_LEDUP1_PROGRAM_RAM214", CMIC_LEDUP1_PROGRAM_RAM214r }, \
    { 0x00021b5c, "CMIC_LEDUP1_PROGRAM_RAM215", CMIC_LEDUP1_PROGRAM_RAM215r }, \
    { 0x00021b60, "CMIC_LEDUP1_PROGRAM_RAM216", CMIC_LEDUP1_PROGRAM_RAM216r }, \
    { 0x00021b64, "CMIC_LEDUP1_PROGRAM_RAM217", CMIC_LEDUP1_PROGRAM_RAM217r }, \
    { 0x00021b68, "CMIC_LEDUP1_PROGRAM_RAM218", CMIC_LEDUP1_PROGRAM_RAM218r }, \
    { 0x00021b6c, "CMIC_LEDUP1_PROGRAM_RAM219", CMIC_LEDUP1_PROGRAM_RAM219r }, \
    { 0x00021b70, "CMIC_LEDUP1_PROGRAM_RAM220", CMIC_LEDUP1_PROGRAM_RAM220r }, \
    { 0x00021b74, "CMIC_LEDUP1_PROGRAM_RAM221", CMIC_LEDUP1_PROGRAM_RAM221r }, \
    { 0x00021b78, "CMIC_LEDUP1_PROGRAM_RAM222", CMIC_LEDUP1_PROGRAM_RAM222r }, \
    { 0x00021b7c, "CMIC_LEDUP1_PROGRAM_RAM223", CMIC_LEDUP1_PROGRAM_RAM223r }, \
    { 0x00021b80, "CMIC_LEDUP1_PROGRAM_RAM224", CMIC_LEDUP1_PROGRAM_RAM224r }, \
    { 0x00021b84, "CMIC_LEDUP1_PROGRAM_RAM225", CMIC_LEDUP1_PROGRAM_RAM225r }, \
    { 0x00021b88, "CMIC_LEDUP1_PROGRAM_RAM226", CMIC_LEDUP1_PROGRAM_RAM226r }, \
    { 0x00021b8c, "CMIC_LEDUP1_PROGRAM_RAM227", CMIC_LEDUP1_PROGRAM_RAM227r }, \
    { 0x00021b90, "CMIC_LEDUP1_PROGRAM_RAM228", CMIC_LEDUP1_PROGRAM_RAM228r }, \
    { 0x00021b94, "CMIC_LEDUP1_PROGRAM_RAM229", CMIC_LEDUP1_PROGRAM_RAM229r }, \
    { 0x00021b98, "CMIC_LEDUP1_PROGRAM_RAM230", CMIC_LEDUP1_PROGRAM_RAM230r }, \
    { 0x00021b9c, "CMIC_LEDUP1_PROGRAM_RAM231", CMIC_LEDUP1_PROGRAM_RAM231r }, \
    { 0x00021ba0, "CMIC_LEDUP1_PROGRAM_RAM232", CMIC_LEDUP1_PROGRAM_RAM232r }, \
    { 0x00021ba4, "CMIC_LEDUP1_PROGRAM_RAM233", CMIC_LEDUP1_PROGRAM_RAM233r }, \
    { 0x00021ba8, "CMIC_LEDUP1_PROGRAM_RAM234", CMIC_LEDUP1_PROGRAM_RAM234r }, \
    { 0x00021bac, "CMIC_LEDUP1_PROGRAM_RAM235", CMIC_LEDUP1_PROGRAM_RAM235r }, \
    { 0x00021bb0, "CMIC_LEDUP1_PROGRAM_RAM236", CMIC_LEDUP1_PROGRAM_RAM236r }, \
    { 0x00021bb4, "CMIC_LEDUP1_PROGRAM_RAM237", CMIC_LEDUP1_PROGRAM_RAM237r }, \
    { 0x00021bb8, "CMIC_LEDUP1_PROGRAM_RAM238", CMIC_LEDUP1_PROGRAM_RAM238r }, \
    { 0x00021bbc, "CMIC_LEDUP1_PROGRAM_RAM239", CMIC_LEDUP1_PROGRAM_RAM239r }, \
    { 0x00021bc0, "CMIC_LEDUP1_PROGRAM_RAM240", CMIC_LEDUP1_PROGRAM_RAM240r }, \
    { 0x00021bc4, "CMIC_LEDUP1_PROGRAM_RAM241", CMIC_LEDUP1_PROGRAM_RAM241r }, \
    { 0x00021bc8, "CMIC_LEDUP1_PROGRAM_RAM242", CMIC_LEDUP1_PROGRAM_RAM242r }, \
    { 0x00021bcc, "CMIC_LEDUP1_PROGRAM_RAM243", CMIC_LEDUP1_PROGRAM_RAM243r }, \
    { 0x00021bd0, "CMIC_LEDUP1_PROGRAM_RAM244", CMIC_LEDUP1_PROGRAM_RAM244r }, \
    { 0x00021bd4, "CMIC_LEDUP1_PROGRAM_RAM245", CMIC_LEDUP1_PROGRAM_RAM245r }, \
    { 0x00021bd8, "CMIC_LEDUP1_PROGRAM_RAM246", CMIC_LEDUP1_PROGRAM_RAM246r }, \
    { 0x00021bdc, "CMIC_LEDUP1_PROGRAM_RAM247", CMIC_LEDUP1_PROGRAM_RAM247r }, \
    { 0x00021be0, "CMIC_LEDUP1_PROGRAM_RAM248", CMIC_LEDUP1_PROGRAM_RAM248r }, \
    { 0x00021be4, "CMIC_LEDUP1_PROGRAM_RAM249", CMIC_LEDUP1_PROGRAM_RAM249r }, \
    { 0x00021be8, "CMIC_LEDUP1_PROGRAM_RAM250", CMIC_LEDUP1_PROGRAM_RAM250r }, \
    { 0x00021bec, "CMIC_LEDUP1_PROGRAM_RAM251", CMIC_LEDUP1_PROGRAM_RAM251r }, \
    { 0x00021bf0, "CMIC_LEDUP1_PROGRAM_RAM252", CMIC_LEDUP1_PROGRAM_RAM252r }, \
    { 0x00021bf4, "CMIC_LEDUP1_PROGRAM_RAM253", CMIC_LEDUP1_PROGRAM_RAM253r }, \
    { 0x00021bf8, "CMIC_LEDUP1_PROGRAM_RAM254", CMIC_LEDUP1_PROGRAM_RAM254r }, \
    { 0x00021bfc, "CMIC_LEDUP1_PROGRAM_RAM255", CMIC_LEDUP1_PROGRAM_RAM255r }, \
    { 0x00022080, "CMIC_RPE_MIIM_PARAM", CMIC_RPE_MIIM_PARAMr }, \
    { 0x00022084, "CMIC_RPE_MIIM_READ_DATA", CMIC_RPE_MIIM_READ_DATAr }, \
    { 0x00022088, "CMIC_RPE_MIIM_ADDRESS", CMIC_RPE_MIIM_ADDRESSr }, \
    { 0x0002208c, "CMIC_RPE_MIIM_CTRL", CMIC_RPE_MIIM_CTRLr }, \
    { 0x00022090, "CMIC_RPE_MIIM_STAT", CMIC_RPE_MIIM_STATr }, \
    { 0x00022100, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_0", CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r }, \
    { 0x00022104, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_1", CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r }, \
    { 0x00022108, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_2", CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r }, \
    { 0x0002210c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_3", CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r }, \
    { 0x00022110, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_4", CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r }, \
    { 0x00022114, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_5", CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r }, \
    { 0x00022118, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_6", CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r }, \
    { 0x0002211c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_7", CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r }, \
    { 0x00022120, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_8", CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r }, \
    { 0x00022124, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_9", CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r }, \
    { 0x00022128, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_10", CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r }, \
    { 0x0002212c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_11", CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r }, \
    { 0x00022130, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_12", CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r }, \
    { 0x00022134, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_13", CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r }, \
    { 0x00022138, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_14", CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r }, \
    { 0x0002213c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_15", CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r }, \
    { 0x00022140, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_16", CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r }, \
    { 0x00022144, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_17", CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r }, \
    { 0x00022148, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_18", CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r }, \
    { 0x0002214c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_19", CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r }, \
    { 0x00022150, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_20", CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r }, \
    { 0x00022154, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_21", CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r }, \
    { 0x00022158, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_22", CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r }, \
    { 0x0002215c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_23", CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r }, \
    { 0x00022160, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_24", CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r }, \
    { 0x00022164, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_25", CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r }, \
    { 0x00022168, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_26", CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r }, \
    { 0x0002216c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_27", CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r }, \
    { 0x00022170, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_28", CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r }, \
    { 0x00022174, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_29", CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r }, \
    { 0x00022178, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_30", CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r }, \
    { 0x0002217c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_31", CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r }, \
    { 0x00022180, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_32", CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r }, \
    { 0x00022184, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_33", CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r }, \
    { 0x00022188, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_34", CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r }, \
    { 0x0002218c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_35", CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r }, \
    { 0x00022190, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_36", CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r }, \
    { 0x00022194, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_37", CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r }, \
    { 0x00022198, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_38", CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r }, \
    { 0x0002219c, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_39", CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r }, \
    { 0x000221a0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_40", CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r }, \
    { 0x000221a4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_41", CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r }, \
    { 0x000221a8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_42", CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r }, \
    { 0x000221ac, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_43", CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r }, \
    { 0x000221b0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_44", CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r }, \
    { 0x000221b4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_45", CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r }, \
    { 0x000221b8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_46", CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r }, \
    { 0x000221bc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_47", CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r }, \
    { 0x000221c0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_48", CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r }, \
    { 0x000221c4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_49", CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r }, \
    { 0x000221c8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_50", CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r }, \
    { 0x000221cc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_51", CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r }, \
    { 0x000221d0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_52", CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r }, \
    { 0x000221d4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_53", CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r }, \
    { 0x000221d8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_54", CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r }, \
    { 0x000221dc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_55", CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r }, \
    { 0x000221e0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_56", CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r }, \
    { 0x000221e4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_57", CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r }, \
    { 0x000221e8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_58", CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r }, \
    { 0x000221ec, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_59", CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r }, \
    { 0x000221f0, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_60", CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r }, \
    { 0x000221f4, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_61", CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r }, \
    { 0x000221f8, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_62", CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r }, \
    { 0x000221fc, "CMIC_PKT_PRI_MAP_TABLE_ENTRY_63", CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r }, \
    { 0x00022200, "CMIC_PKT_CTRL", CMIC_PKT_CTRLr }, \
    { 0x00022204, "CMIC_PKT_LMAC0_HI", CMIC_PKT_LMAC0_HIr }, \
    { 0x00022208, "CMIC_PKT_LMAC0_LO", CMIC_PKT_LMAC0_LOr }, \
    { 0x0002220c, "CMIC_PKT_LMAC1_HI", CMIC_PKT_LMAC1_HIr }, \
    { 0x00022210, "CMIC_PKT_LMAC1_LO", CMIC_PKT_LMAC1_LOr }, \
    { 0x00022214, "CMIC_PKT_VLAN", CMIC_PKT_VLANr }, \
    { 0x00022218, "CMIC_PKT_ETHER_SIG", CMIC_PKT_ETHER_SIGr }, \
    { 0x0002221c, "CMIC_PKT_COS_0", CMIC_PKT_COS_0r }, \
    { 0x00022220, "CMIC_PKT_COS_1", CMIC_PKT_COS_1r }, \
    { 0x00022224, "CMIC_PKT_PORTS_0", CMIC_PKT_PORTS_0r }, \
    { 0x00022228, "CMIC_PKT_PORTS_1", CMIC_PKT_PORTS_1r }, \
    { 0x0002222c, "CMIC_PKT_PORTS_2", CMIC_PKT_PORTS_2r }, \
    { 0x00022230, "CMIC_PKT_RMAC", CMIC_PKT_RMACr }, \
    { 0x00022234, "CMIC_PKT_RMAC_HI", CMIC_PKT_RMAC_HIr }, \
    { 0x00022238, "CMIC_PKT_RMH0", CMIC_PKT_RMH0r }, \
    { 0x0002223c, "CMIC_PKT_RMH1", CMIC_PKT_RMH1r }, \
    { 0x00022240, "CMIC_PKT_RMH2", CMIC_PKT_RMH2r }, \
    { 0x00022244, "CMIC_INTR_PKT_PACING_DELAY", CMIC_INTR_PKT_PACING_DELAYr }, \
    { 0x00022248, "CMIC_RPE_STAT", CMIC_RPE_STATr }, \
    { 0x0002224c, "CMIC_RPE_STAT_CLR", CMIC_RPE_STAT_CLRr }, \
    { 0x00022250, "CMIC_PKT_PORTS_3", CMIC_PKT_PORTS_3r }, \
    { 0x00022254, "CMIC_PKT_PORTS_4", CMIC_PKT_PORTS_4r }, \
    { 0x00022258, "CMIC_PKT_PORTS_5", CMIC_PKT_PORTS_5r }, \
    { 0x0002225c, "CMIC_PKT_PORTS_6", CMIC_PKT_PORTS_6r }, \
    { 0x00022260, "CMIC_PKT_PORTS_7", CMIC_PKT_PORTS_7r }, \
    { 0x000222a4, "CMIC_PKT_COS_QUEUES_HI", CMIC_PKT_COS_QUEUES_HIr }, \
    { 0x000222a8, "CMIC_PKT_COS_QUEUES_LO", CMIC_PKT_COS_QUEUES_LOr }, \
    { 0x000222ac, "CMIC_PKT_COUNT_SCHAN", CMIC_PKT_COUNT_SCHANr }, \
    { 0x000222b0, "CMIC_PKT_COUNT_SCHAN_REP", CMIC_PKT_COUNT_SCHAN_REPr }, \
    { 0x000222b4, "CMIC_PKT_COUNT_FROMCPU_MH", CMIC_PKT_COUNT_FROMCPU_MHr }, \
    { 0x000222b8, "CMIC_PKT_COUNT_FROMCPU", CMIC_PKT_COUNT_FROMCPUr }, \
    { 0x000222bc, "CMIC_PKT_COUNT_TOCPUDM", CMIC_PKT_COUNT_TOCPUDMr }, \
    { 0x000222c0, "CMIC_PKT_COUNT_TOCPUD", CMIC_PKT_COUNT_TOCPUDr }, \
    { 0x000222c4, "CMIC_PKT_COUNT_TOCPUEM", CMIC_PKT_COUNT_TOCPUEMr }, \
    { 0x000222c8, "CMIC_PKT_COUNT_TOCPUE", CMIC_PKT_COUNT_TOCPUEr }, \
    { 0x000222cc, "CMIC_PKT_COUNT_PIO_REPLY", CMIC_PKT_COUNT_PIO_REPLYr }, \
    { 0x000222d0, "CMIC_PKT_COUNT_PIO", CMIC_PKT_COUNT_PIOr }, \
    { 0x000222d4, "CMIC_PKT_COUNT_INTR", CMIC_PKT_COUNT_INTRr }, \
    { 0x000222d8, "CMIC_SCHAN_RCPU_RPIO_MESSAGE", CMIC_SCHAN_RCPU_RPIO_MESSAGEr }, \
    { 0x00022330, "CMIC_RPE_IRQ_STAT0", CMIC_RPE_IRQ_STAT0r }, \
    { 0x00022334, "CMIC_RPE_IRQ_STAT1", CMIC_RPE_IRQ_STAT1r }, \
    { 0x00022338, "CMIC_RPE_IRQ_STAT2", CMIC_RPE_IRQ_STAT2r }, \
    { 0x0002233c, "CMIC_RPE_IRQ_STAT3", CMIC_RPE_IRQ_STAT3r }, \
    { 0x00022340, "CMIC_RPE_IRQ_STAT4", CMIC_RPE_IRQ_STAT4r }, \
    { 0x00022344, "CMIC_RPE_RCPU_IRQ_MASK0", CMIC_RPE_RCPU_IRQ_MASK0r }, \
    { 0x00022348, "CMIC_RPE_RCPU_IRQ_MASK1", CMIC_RPE_RCPU_IRQ_MASK1r }, \
    { 0x0002234c, "CMIC_RPE_RCPU_IRQ_MASK2", CMIC_RPE_RCPU_IRQ_MASK2r }, \
    { 0x00022350, "CMIC_RPE_RCPU_IRQ_MASK3", CMIC_RPE_RCPU_IRQ_MASK3r }, \
    { 0x00022354, "CMIC_RPE_RCPU_IRQ_MASK4", CMIC_RPE_RCPU_IRQ_MASK4r }, \
    { 0x00022358, "CMIC_RPE_PCIE_IRQ_MASK0", CMIC_RPE_PCIE_IRQ_MASK0r }, \
    { 0x0002235c, "CMIC_RPE_UC0_IRQ_MASK0", CMIC_RPE_UC0_IRQ_MASK0r }, \
    { 0x00022360, "CMIC_RPE_UC1_IRQ_MASK0", CMIC_RPE_UC1_IRQ_MASK0r }, \
    { 0x00022364, "CMIC_PKT_RMH3", CMIC_PKT_RMH3r }, \
    { 0x00022368, "CMIC_RPE_MAX_CELL_LIMIT", CMIC_RPE_MAX_CELL_LIMITr }, \
    { 0x0002236c, "CMIC_RPE_SW_INTR_CONFIG", CMIC_RPE_SW_INTR_CONFIGr }, \
    { 0x00022370, "CMIC_PKT_REASON_0_TYPE", CMIC_PKT_REASON_0_TYPEr }, \
    { 0x000223b0, "CMIC_PKT_REASON_1_TYPE", CMIC_PKT_REASON_1_TYPEr }, \
    { 0x000223f0, "CMIC_PKT_REASON_DIRECT_0_TYPE", CMIC_PKT_REASON_DIRECT_0_TYPEr }, \
    { 0x00022430, "CMIC_PKT_REASON_DIRECT_1_TYPE", CMIC_PKT_REASON_DIRECT_1_TYPEr }, \
    { 0x00022470, "CMIC_PKT_REASON_MINI_0_TYPE", CMIC_PKT_REASON_MINI_0_TYPEr }, \
    { 0x000224b0, "CMIC_PKT_REASON_MINI_1_TYPE", CMIC_PKT_REASON_MINI_1_TYPEr }, \
    { 0x000224f0, "CMIC_PKT_REASON_2_TYPE", CMIC_PKT_REASON_2_TYPEr }, \
    { 0x00022530, "CMIC_PKT_REASON_DIRECT_2_TYPE", CMIC_PKT_REASON_DIRECT_2_TYPEr }, \
    { 0x00022570, "CMIC_PKT_REASON_MINI_2_TYPE", CMIC_PKT_REASON_MINI_2_TYPEr }, \
    { 0x00022600, "CMIC_RPE1_MAX_CELL_LIMIT", CMIC_RPE1_MAX_CELL_LIMITr }, \
    { 0x00022604, "CMIC_RPE0_MAX_CELL_LIMIT", CMIC_RPE0_MAX_CELL_LIMITr }, \
    { 0x00022610, "CMIC_RPE_DEBUG", CMIC_RPE_DEBUGr }, \
    { 0x000226b0, "CMIC_RPE_IRQ_STAT5", CMIC_RPE_IRQ_STAT5r }, \
    { 0x000226b4, "CMIC_RPE_IRQ_STAT6", CMIC_RPE_IRQ_STAT6r }, \
    { 0x000226b8, "CMIC_RPE_RCPU_IRQ_MASK5", CMIC_RPE_RCPU_IRQ_MASK5r }, \
    { 0x000226bc, "CMIC_RPE_RCPU_IRQ_MASK6", CMIC_RPE_RCPU_IRQ_MASK6r }, \
    { 0x00023000, "CMIC_MMU_COSLC_COUNT_ADDR", CMIC_MMU_COSLC_COUNT_ADDRr }, \
    { 0x00023004, "CMIC_MMU_COSLC_COUNT_DATA", CMIC_MMU_COSLC_COUNT_DATAr }, \
    { 0x00024000, "CMIC_TIM0_TIMER1LOAD", CMIC_TIM0_TIMER1LOADr }, \
    { 0x00024004, "CMIC_TIM0_TIMER1VALUE", CMIC_TIM0_TIMER1VALUEr }, \
    { 0x00024008, "CMIC_TIM0_TIMER1CONTROL", CMIC_TIM0_TIMER1CONTROLr }, \
    { 0x0002400c, "CMIC_TIM0_TIMER1INTCLR", CMIC_TIM0_TIMER1INTCLRr }, \
    { 0x00024010, "CMIC_TIM0_TIMER1RIS", CMIC_TIM0_TIMER1RISr }, \
    { 0x00024014, "CMIC_TIM0_TIMER1MIS", CMIC_TIM0_TIMER1MISr }, \
    { 0x00024018, "CMIC_TIM0_TIMER1BGLOAD", CMIC_TIM0_TIMER1BGLOADr }, \
    { 0x00024020, "CMIC_TIM0_TIMER2LOAD", CMIC_TIM0_TIMER2LOADr }, \
    { 0x00024024, "CMIC_TIM0_TIMER2VALUE", CMIC_TIM0_TIMER2VALUEr }, \
    { 0x00024028, "CMIC_TIM0_TIMER2CONTROL", CMIC_TIM0_TIMER2CONTROLr }, \
    { 0x0002402c, "CMIC_TIM0_TIMER2INTCLR", CMIC_TIM0_TIMER2INTCLRr }, \
    { 0x00024030, "CMIC_TIM0_TIMER2RIS", CMIC_TIM0_TIMER2RISr }, \
    { 0x00024034, "CMIC_TIM0_TIMER2MIS", CMIC_TIM0_TIMER2MISr }, \
    { 0x00024038, "CMIC_TIM0_TIMER2BGLOAD", CMIC_TIM0_TIMER2BGLOADr }, \
    { 0x00024f00, "CMIC_TIM0_TIMERITCR", CMIC_TIM0_TIMERITCRr }, \
    { 0x00024f04, "CMIC_TIM0_TIMERITOP", CMIC_TIM0_TIMERITOPr }, \
    { 0x00024fe0, "CMIC_TIM0_TIMERPERIPHID0", CMIC_TIM0_TIMERPERIPHID0r }, \
    { 0x00024fe4, "CMIC_TIM0_TIMERPERIPHID1", CMIC_TIM0_TIMERPERIPHID1r }, \
    { 0x00024fe8, "CMIC_TIM0_TIMERPERIPHID2", CMIC_TIM0_TIMERPERIPHID2r }, \
    { 0x00024fec, "CMIC_TIM0_TIMERPERIPHID3", CMIC_TIM0_TIMERPERIPHID3r }, \
    { 0x00024ff0, "CMIC_TIM0_TIMERPCELLID0", CMIC_TIM0_TIMERPCELLID0r }, \
    { 0x00024ff4, "CMIC_TIM0_TIMERPCELLID1", CMIC_TIM0_TIMERPCELLID1r }, \
    { 0x00024ff8, "CMIC_TIM0_TIMERPCELLID2", CMIC_TIM0_TIMERPCELLID2r }, \
    { 0x00024ffc, "CMIC_TIM0_TIMERPCELLID3", CMIC_TIM0_TIMERPCELLID3r }, \
    { 0x00025000, "CMIC_FINE_GRAIN_COUNTERS_CTRL", CMIC_FINE_GRAIN_COUNTERS_CTRLr }, \
    { 0x00025004, "CMIC_FINE_GRAIN_COUNTERS_NS_VALUE", CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr }, \
    { 0x00025008, "CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE", CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr }, \
    { 0x00026000, "CMIC_TIM1_TIMER1LOAD", CMIC_TIM1_TIMER1LOADr }, \
    { 0x00026004, "CMIC_TIM1_TIMER1VALUE", CMIC_TIM1_TIMER1VALUEr }, \
    { 0x00026008, "CMIC_TIM1_TIMER1CONTROL", CMIC_TIM1_TIMER1CONTROLr }, \
    { 0x0002600c, "CMIC_TIM1_TIMER1INTCLR", CMIC_TIM1_TIMER1INTCLRr }, \
    { 0x00026010, "CMIC_TIM1_TIMER1RIS", CMIC_TIM1_TIMER1RISr }, \
    { 0x00026014, "CMIC_TIM1_TIMER1MIS", CMIC_TIM1_TIMER1MISr }, \
    { 0x00026018, "CMIC_TIM1_TIMER1BGLOAD", CMIC_TIM1_TIMER1BGLOADr }, \
    { 0x00026020, "CMIC_TIM1_TIMER2LOAD", CMIC_TIM1_TIMER2LOADr }, \
    { 0x00026024, "CMIC_TIM1_TIMER2VALUE", CMIC_TIM1_TIMER2VALUEr }, \
    { 0x00026028, "CMIC_TIM1_TIMER2CONTROL", CMIC_TIM1_TIMER2CONTROLr }, \
    { 0x0002602c, "CMIC_TIM1_TIMER2INTCLR", CMIC_TIM1_TIMER2INTCLRr }, \
    { 0x00026030, "CMIC_TIM1_TIMER2RIS", CMIC_TIM1_TIMER2RISr }, \
    { 0x00026034, "CMIC_TIM1_TIMER2MIS", CMIC_TIM1_TIMER2MISr }, \
    { 0x00026038, "CMIC_TIM1_TIMER2BGLOAD", CMIC_TIM1_TIMER2BGLOADr }, \
    { 0x00026f00, "CMIC_TIM1_TIMERITCR", CMIC_TIM1_TIMERITCRr }, \
    { 0x00026f04, "CMIC_TIM1_TIMERITOP", CMIC_TIM1_TIMERITOPr }, \
    { 0x00026fe0, "CMIC_TIM1_TIMERPERIPHID0", CMIC_TIM1_TIMERPERIPHID0r }, \
    { 0x00026fe4, "CMIC_TIM1_TIMERPERIPHID1", CMIC_TIM1_TIMERPERIPHID1r }, \
    { 0x00026fe8, "CMIC_TIM1_TIMERPERIPHID2", CMIC_TIM1_TIMERPERIPHID2r }, \
    { 0x00026fec, "CMIC_TIM1_TIMERPERIPHID3", CMIC_TIM1_TIMERPERIPHID3r }, \
    { 0x00026ff0, "CMIC_TIM1_TIMERPCELLID0", CMIC_TIM1_TIMERPCELLID0r }, \
    { 0x00026ff4, "CMIC_TIM1_TIMERPCELLID1", CMIC_TIM1_TIMERPCELLID1r }, \
    { 0x00026ff8, "CMIC_TIM1_TIMERPCELLID2", CMIC_TIM1_TIMERPCELLID2r }, \
    { 0x00026ffc, "CMIC_TIM1_TIMERPCELLID3", CMIC_TIM1_TIMERPCELLID3r }, \
    { 0x00027000, "CMIC_PCIE_CFG_ADDRESS", CMIC_PCIE_CFG_ADDRESSr }, \
    { 0x00027004, "CMIC_PCIE_CFG_WRITE_DATA", CMIC_PCIE_CFG_WRITE_DATAr }, \
    { 0x00027008, "CMIC_PCIE_CFG_READ_DATA", CMIC_PCIE_CFG_READ_DATAr }, \
    { 0x00029000, "CMIC_LEDUP2_CTRL", CMIC_LEDUP2_CTRLr }, \
    { 0x00029004, "CMIC_LEDUP2_STATUS", CMIC_LEDUP2_STATUSr }, \
    { 0x00029008, "CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDR", CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr }, \
    { 0x00029010, "CMIC_LEDUP2_PORT_ORDER_REMAP_0_3", CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r }, \
    { 0x00029014, "CMIC_LEDUP2_PORT_ORDER_REMAP_4_7", CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r }, \
    { 0x00029018, "CMIC_LEDUP2_PORT_ORDER_REMAP_8_11", CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r }, \
    { 0x0002901c, "CMIC_LEDUP2_PORT_ORDER_REMAP_12_15", CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r }, \
    { 0x00029020, "CMIC_LEDUP2_PORT_ORDER_REMAP_16_19", CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r }, \
    { 0x00029024, "CMIC_LEDUP2_PORT_ORDER_REMAP_20_23", CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r }, \
    { 0x00029028, "CMIC_LEDUP2_PORT_ORDER_REMAP_24_27", CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r }, \
    { 0x0002902c, "CMIC_LEDUP2_PORT_ORDER_REMAP_28_31", CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r }, \
    { 0x00029030, "CMIC_LEDUP2_PORT_ORDER_REMAP_32_35", CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r }, \
    { 0x00029034, "CMIC_LEDUP2_PORT_ORDER_REMAP_36_39", CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r }, \
    { 0x00029038, "CMIC_LEDUP2_PORT_ORDER_REMAP_40_43", CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r }, \
    { 0x0002903c, "CMIC_LEDUP2_PORT_ORDER_REMAP_44_47", CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r }, \
    { 0x00029040, "CMIC_LEDUP2_PORT_ORDER_REMAP_48_51", CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r }, \
    { 0x00029044, "CMIC_LEDUP2_PORT_ORDER_REMAP_52_55", CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r }, \
    { 0x00029048, "CMIC_LEDUP2_PORT_ORDER_REMAP_56_59", CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r }, \
    { 0x0002904c, "CMIC_LEDUP2_PORT_ORDER_REMAP_60_63", CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r }, \
    { 0x00029050, "CMIC_LEDUP2_CLK_PARAMS", CMIC_LEDUP2_CLK_PARAMSr }, \
    { 0x00029054, "CMIC_LEDUP2_SCANOUT_COUNT_UPPER", CMIC_LEDUP2_SCANOUT_COUNT_UPPERr }, \
    { 0x00029058, "CMIC_LEDUP2_TM_CONTROL", CMIC_LEDUP2_TM_CONTROLr }, \
    { 0x0002905c, "CMIC_LEDUP2_CLK_DIV", CMIC_LEDUP2_CLK_DIVr }, \
    { 0x00029400, "CMIC_LEDUP2_DATA_RAM", CMIC_LEDUP2_DATA_RAMr }, \
    { 0x00029800, "CMIC_LEDUP2_PROGRAM_RAM", CMIC_LEDUP2_PROGRAM_RAMr }, \
    { 0x00030064, "CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00030068, "CMIC_FSCHAN_STATUS", CMIC_FSCHAN_STATUSr }, \
    { 0x0003006c, "CMIC_FSCHAN_OPCODE", CMIC_FSCHAN_OPCODEr }, \
    { 0x00030070, "CMIC_FSCHAN_ADDRESS", CMIC_FSCHAN_ADDRESSr }, \
    { 0x00030074, "CMIC_FSCHAN_DATA32", CMIC_FSCHAN_DATA32r }, \
    { 0x00030078, "CMIC_FSCHAN_DATA64_LO", CMIC_FSCHAN_DATA64_LOr }, \
    { 0x0003007c, "CMIC_FSCHAN_DATA64_HI", CMIC_FSCHAN_DATA64_HIr }, \
    { 0x00031000, "CMIC_CMC0_SCHAN_CTRL", CMIC_CMC0_SCHAN_CTRLr }, \
    { 0x00031004, "CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00031008, "CMIC_CMC0_SCHAN_ERR", CMIC_CMC0_SCHAN_ERRr }, \
    { 0x0003100c, "CMIC_CMC0_SCHAN_MESSAGE0", CMIC_CMC0_SCHAN_MESSAGE0r }, \
    { 0x0003100c, "CMIC_CMC0_SCHAN_MESSAGE", CMIC_CMC0_SCHAN_MESSAGEr }, \
    { 0x00031010, "CMIC_CMC0_SCHAN_MESSAGE1", CMIC_CMC0_SCHAN_MESSAGE1r }, \
    { 0x00031014, "CMIC_CMC0_SCHAN_MESSAGE2", CMIC_CMC0_SCHAN_MESSAGE2r }, \
    { 0x00031018, "CMIC_CMC0_SCHAN_MESSAGE3", CMIC_CMC0_SCHAN_MESSAGE3r }, \
    { 0x0003101c, "CMIC_CMC0_SCHAN_MESSAGE4", CMIC_CMC0_SCHAN_MESSAGE4r }, \
    { 0x00031020, "CMIC_CMC0_SCHAN_MESSAGE5", CMIC_CMC0_SCHAN_MESSAGE5r }, \
    { 0x00031024, "CMIC_CMC0_SCHAN_MESSAGE6", CMIC_CMC0_SCHAN_MESSAGE6r }, \
    { 0x00031028, "CMIC_CMC0_SCHAN_MESSAGE7", CMIC_CMC0_SCHAN_MESSAGE7r }, \
    { 0x0003102c, "CMIC_CMC0_SCHAN_MESSAGE8", CMIC_CMC0_SCHAN_MESSAGE8r }, \
    { 0x00031030, "CMIC_CMC0_SCHAN_MESSAGE9", CMIC_CMC0_SCHAN_MESSAGE9r }, \
    { 0x00031034, "CMIC_CMC0_SCHAN_MESSAGE10", CMIC_CMC0_SCHAN_MESSAGE10r }, \
    { 0x00031038, "CMIC_CMC0_SCHAN_MESSAGE11", CMIC_CMC0_SCHAN_MESSAGE11r }, \
    { 0x0003103c, "CMIC_CMC0_SCHAN_MESSAGE12", CMIC_CMC0_SCHAN_MESSAGE12r }, \
    { 0x00031040, "CMIC_CMC0_SCHAN_MESSAGE13", CMIC_CMC0_SCHAN_MESSAGE13r }, \
    { 0x00031044, "CMIC_CMC0_SCHAN_MESSAGE14", CMIC_CMC0_SCHAN_MESSAGE14r }, \
    { 0x00031048, "CMIC_CMC0_SCHAN_MESSAGE15", CMIC_CMC0_SCHAN_MESSAGE15r }, \
    { 0x0003104c, "CMIC_CMC0_SCHAN_MESSAGE16", CMIC_CMC0_SCHAN_MESSAGE16r }, \
    { 0x00031050, "CMIC_CMC0_SCHAN_MESSAGE17", CMIC_CMC0_SCHAN_MESSAGE17r }, \
    { 0x00031054, "CMIC_CMC0_SCHAN_MESSAGE18", CMIC_CMC0_SCHAN_MESSAGE18r }, \
    { 0x00031058, "CMIC_CMC0_SCHAN_MESSAGE19", CMIC_CMC0_SCHAN_MESSAGE19r }, \
    { 0x0003105c, "CMIC_CMC0_SCHAN_MESSAGE20", CMIC_CMC0_SCHAN_MESSAGE20r }, \
    { 0x00031060, "CMIC_CMC0_SCHAN_MESSAGE21", CMIC_CMC0_SCHAN_MESSAGE21r }, \
    { 0x00031064, "CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00031068, "CMIC_CMC0_FSCHAN_STATUS", CMIC_CMC0_FSCHAN_STATUSr }, \
    { 0x0003106c, "CMIC_CMC0_FSCHAN_OPCODE", CMIC_CMC0_FSCHAN_OPCODEr }, \
    { 0x00031070, "CMIC_CMC0_FSCHAN_ADDRESS", CMIC_CMC0_FSCHAN_ADDRESSr }, \
    { 0x00031074, "CMIC_CMC0_FSCHAN_DATA32", CMIC_CMC0_FSCHAN_DATA32r }, \
    { 0x00031078, "CMIC_CMC0_FSCHAN_DATA64_LO", CMIC_CMC0_FSCHAN_DATA64_LOr }, \
    { 0x0003107c, "CMIC_CMC0_FSCHAN_DATA64_HI", CMIC_CMC0_FSCHAN_DATA64_HIr }, \
    { 0x00031080, "CMIC_CMC0_MIIM_PARAM", CMIC_CMC0_MIIM_PARAMr }, \
    { 0x00031084, "CMIC_CMC0_MIIM_READ_DATA", CMIC_CMC0_MIIM_READ_DATAr }, \
    { 0x00031088, "CMIC_CMC0_MIIM_ADDRESS", CMIC_CMC0_MIIM_ADDRESSr }, \
    { 0x0003108c, "CMIC_CMC0_MIIM_CTRL", CMIC_CMC0_MIIM_CTRLr }, \
    { 0x00031090, "CMIC_CMC0_MIIM_STAT", CMIC_CMC0_MIIM_STATr }, \
    { 0x00031100, "CMIC_CMC0_TM_CONTROL_0", CMIC_CMC0_TM_CONTROL_0r }, \
    { 0x00031104, "CMIC_CMC0_TM_CONTROL_1", CMIC_CMC0_TM_CONTROL_1r }, \
    { 0x00031108, "CMIC_CMC0_CONFIG", CMIC_CMC0_CONFIGr }, \
    { 0x0003110c, "CMIC_CMC0_STAT", CMIC_CMC0_STATr }, \
    { 0x00031110, "CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00031114, "CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00031118, "CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003111c, "CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00031120, "CMIC_CMC0_DMA_CH0_DESC_HALT_ADDR", CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr }, \
    { 0x00031124, "CMIC_CMC0_DMA_CH1_DESC_HALT_ADDR", CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr }, \
    { 0x00031128, "CMIC_CMC0_DMA_CH2_DESC_HALT_ADDR", CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr }, \
    { 0x0003112c, "CMIC_CMC0_DMA_CH3_DESC_HALT_ADDR", CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr }, \
    { 0x00031130, "CMIC_CMC0_DMA_STAT_HI", CMIC_CMC0_DMA_STAT_HIr }, \
    { 0x00031140, "CMIC_CMC0_CH0_DMA_CTRL", CMIC_CMC0_CH0_DMA_CTRLr }, \
    { 0x00031144, "CMIC_CMC0_CH1_DMA_CTRL", CMIC_CMC0_CH1_DMA_CTRLr }, \
    { 0x00031148, "CMIC_CMC0_CH2_DMA_CTRL", CMIC_CMC0_CH2_DMA_CTRLr }, \
    { 0x0003114c, "CMIC_CMC0_CH3_DMA_CTRL", CMIC_CMC0_CH3_DMA_CTRLr }, \
    { 0x00031150, "CMIC_CMC0_DMA_STAT", CMIC_CMC0_DMA_STATr }, \
    { 0x00031158, "CMIC_CMC0_DMA_DESC0", CMIC_CMC0_DMA_DESC0r }, \
    { 0x0003115c, "CMIC_CMC0_DMA_DESC1", CMIC_CMC0_DMA_DESC1r }, \
    { 0x00031160, "CMIC_CMC0_DMA_DESC2", CMIC_CMC0_DMA_DESC2r }, \
    { 0x00031164, "CMIC_CMC0_DMA_DESC3", CMIC_CMC0_DMA_DESC3r }, \
    { 0x00031168, "CMIC_CMC0_CH0_COS_CTRL_RX_0", CMIC_CMC0_CH0_COS_CTRL_RX_0r }, \
    { 0x0003116c, "CMIC_CMC0_CH0_COS_CTRL_RX_1", CMIC_CMC0_CH0_COS_CTRL_RX_1r }, \
    { 0x00031170, "CMIC_CMC0_CH1_COS_CTRL_RX_0", CMIC_CMC0_CH1_COS_CTRL_RX_0r }, \
    { 0x00031174, "CMIC_CMC0_CH1_COS_CTRL_RX_1", CMIC_CMC0_CH1_COS_CTRL_RX_1r }, \
    { 0x00031178, "CMIC_CMC0_CH2_COS_CTRL_RX_0", CMIC_CMC0_CH2_COS_CTRL_RX_0r }, \
    { 0x0003117c, "CMIC_CMC0_CH2_COS_CTRL_RX_1", CMIC_CMC0_CH2_COS_CTRL_RX_1r }, \
    { 0x00031180, "CMIC_CMC0_CH3_COS_CTRL_RX_0", CMIC_CMC0_CH3_COS_CTRL_RX_0r }, \
    { 0x00031184, "CMIC_CMC0_CH3_COS_CTRL_RX_1", CMIC_CMC0_CH3_COS_CTRL_RX_1r }, \
    { 0x00031188, "CMIC_CMC0_DMA_CH0_INTR_COAL", CMIC_CMC0_DMA_CH0_INTR_COALr }, \
    { 0x0003118c, "CMIC_CMC0_DMA_CH1_INTR_COAL", CMIC_CMC0_DMA_CH1_INTR_COALr }, \
    { 0x00031190, "CMIC_CMC0_DMA_CH2_INTR_COAL", CMIC_CMC0_DMA_CH2_INTR_COALr }, \
    { 0x00031194, "CMIC_CMC0_DMA_CH3_INTR_COAL", CMIC_CMC0_DMA_CH3_INTR_COALr }, \
    { 0x00031198, "CMIC_CMC0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003119c, "CMIC_CMC0_PROGRAMMABLE_COS_MASK0", CMIC_CMC0_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000311a0, "CMIC_CMC0_PROGRAMMABLE_COS_MASK1", CMIC_CMC0_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000311a4, "CMIC_CMC0_DMA_STAT_CLR", CMIC_CMC0_DMA_STAT_CLRr }, \
    { 0x000311a8, "CMIC_CMC0_CH0_DMA_CURR_DESC", CMIC_CMC0_CH0_DMA_CURR_DESCr }, \
    { 0x000311ac, "CMIC_CMC0_CH1_DMA_CURR_DESC", CMIC_CMC0_CH1_DMA_CURR_DESCr }, \
    { 0x000311b0, "CMIC_CMC0_CH2_DMA_CURR_DESC", CMIC_CMC0_CH2_DMA_CURR_DESCr }, \
    { 0x000311b4, "CMIC_CMC0_CH3_DMA_CURR_DESC", CMIC_CMC0_CH3_DMA_CURR_DESCr }, \
    { 0x000311c0, "CMIC_CMC0_STAT_DMA_ADDR", CMIC_CMC0_STAT_DMA_ADDRr }, \
    { 0x000311c4, "CMIC_CMC0_STAT_DMA_CFG", CMIC_CMC0_STAT_DMA_CFGr }, \
    { 0x000311c8, "CMIC_CMC0_STAT_DMA_PORTS_0", CMIC_CMC0_STAT_DMA_PORTS_0r }, \
    { 0x000311cc, "CMIC_CMC0_STAT_DMA_PORTS_1", CMIC_CMC0_STAT_DMA_PORTS_1r }, \
    { 0x000311d0, "CMIC_CMC0_STAT_DMA_PORTS_2", CMIC_CMC0_STAT_DMA_PORTS_2r }, \
    { 0x000311d4, "CMIC_CMC0_STAT_DMA_CURRENT", CMIC_CMC0_STAT_DMA_CURRENTr }, \
    { 0x000311d8, "CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000311dc, "CMIC_CMC0_STAT_DMA_STAT", CMIC_CMC0_STAT_DMA_STATr }, \
    { 0x00031200, "CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00031204, "CMIC_CMC0_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00031208, "CMIC_CMC0_SLAM_DMA_ENTRY_COUNT", CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003120c, "CMIC_CMC0_SLAM_DMA_CFG", CMIC_CMC0_SLAM_DMA_CFGr }, \
    { 0x00031210, "CMIC_CMC0_SLAM_DMA_STAT", CMIC_CMC0_SLAM_DMA_STATr }, \
    { 0x00031214, "CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00031218, "CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031240, "CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00031244, "CMIC_CMC0_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00031248, "CMIC_CMC0_TABLE_DMA_ENTRY_COUNT", CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003124c, "CMIC_CMC0_TABLE_DMA_CFG", CMIC_CMC0_TABLE_DMA_CFGr }, \
    { 0x00031250, "CMIC_CMC0_TABLE_DMA_STAT", CMIC_CMC0_TABLE_DMA_STATr }, \
    { 0x00031254, "CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00031258, "CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000312c0, "CMIC_CMC0_FIFO_CH0_RD_DMA_CFG", CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000312c4, "CMIC_CMC0_FIFO_CH1_RD_DMA_CFG", CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000312c8, "CMIC_CMC0_FIFO_CH2_RD_DMA_CFG", CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000312cc, "CMIC_CMC0_FIFO_CH3_RD_DMA_CFG", CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000312d0, "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312d4, "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312d8, "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312dc, "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000312e0, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312e4, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312e8, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312ec, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000312f0, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000312f0, "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000312f4, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000312f4, "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x000312f8, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000312f8, "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000312fc, "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x000312fc, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031300, "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00031300, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00031304, "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00031304, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031308, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00031308, "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x0003130c, "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0003130c, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00031310, "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS", CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00031314, "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS", CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00031318, "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS", CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x0003131c, "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS", CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00031320, "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL", CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00031324, "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL", CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00031328, "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL", CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr }, \
    { 0x0003132c, "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL", CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00031330, "CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00031334, "CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00031338, "CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x0003133c, "CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00031354, "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031358, "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003135c, "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031360, "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00031364, "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT", CMIC_CMC0_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00031368, "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT", CMIC_CMC0_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003136c, "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT", CMIC_CMC0_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00031370, "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT", CMIC_CMC0_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00031374, "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00031378, "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003137c, "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00031380, "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00031384, "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031384, "CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE", CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr }, \
    { 0x00031388, "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031388, "CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE", CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr }, \
    { 0x0003138c, "CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE", CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr }, \
    { 0x0003138c, "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031390, "CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE", CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr }, \
    { 0x00031390, "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00031394, "CMIC_CMC0_FIFO_RD_DMA_DEBUG", CMIC_CMC0_FIFO_RD_DMA_DEBUGr }, \
    { 0x000313a0, "CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000313a4, "CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000313a8, "CMIC_CMC0_CCM_DMA_ENTRY_COUNT", CMIC_CMC0_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000313ac, "CMIC_CMC0_CCM_DMA_CFG", CMIC_CMC0_CCM_DMA_CFGr }, \
    { 0x000313b0, "CMIC_CMC0_CCM_DMA_STAT", CMIC_CMC0_CCM_DMA_STATr }, \
    { 0x000313b4, "CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000313b8, "CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x000313bc, "CMIC_CMC0_CCM_DMA_ECCERR_ADDR", CMIC_CMC0_CCM_DMA_ECCERR_ADDRr }, \
    { 0x000313c0, "CMIC_CMC0_CCM_DMA_STATUS_CLR", CMIC_CMC0_CCM_DMA_STATUS_CLRr }, \
    { 0x000313c4, "CMIC_CMC0_CCM_DMA_ECCERR_CONTROL", CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr }, \
    { 0x00031400, "CMIC_CMC0_IRQ_STAT0", CMIC_CMC0_IRQ_STAT0r }, \
    { 0x00031404, "CMIC_CMC0_IRQ_STAT1", CMIC_CMC0_IRQ_STAT1r }, \
    { 0x00031408, "CMIC_CMC0_IRQ_STAT2", CMIC_CMC0_IRQ_STAT2r }, \
    { 0x0003140c, "CMIC_CMC0_IRQ_STAT3", CMIC_CMC0_IRQ_STAT3r }, \
    { 0x00031410, "CMIC_CMC0_IRQ_STAT4", CMIC_CMC0_IRQ_STAT4r }, \
    { 0x00031414, "CMIC_CMC0_PCIE_IRQ_MASK0", CMIC_CMC0_PCIE_IRQ_MASK0r }, \
    { 0x00031418, "CMIC_CMC0_PCIE_IRQ_MASK1", CMIC_CMC0_PCIE_IRQ_MASK1r }, \
    { 0x0003141c, "CMIC_CMC0_PCIE_IRQ_MASK2", CMIC_CMC0_PCIE_IRQ_MASK2r }, \
    { 0x00031420, "CMIC_CMC0_PCIE_IRQ_MASK3", CMIC_CMC0_PCIE_IRQ_MASK3r }, \
    { 0x00031424, "CMIC_CMC0_PCIE_IRQ_MASK4", CMIC_CMC0_PCIE_IRQ_MASK4r }, \
    { 0x00031428, "CMIC_CMC0_UC0_IRQ_MASK0", CMIC_CMC0_UC0_IRQ_MASK0r }, \
    { 0x0003142c, "CMIC_CMC0_UC0_IRQ_MASK1", CMIC_CMC0_UC0_IRQ_MASK1r }, \
    { 0x00031430, "CMIC_CMC0_UC0_IRQ_MASK2", CMIC_CMC0_UC0_IRQ_MASK2r }, \
    { 0x00031434, "CMIC_CMC0_UC0_IRQ_MASK3", CMIC_CMC0_UC0_IRQ_MASK3r }, \
    { 0x00031438, "CMIC_CMC0_UC0_IRQ_MASK4", CMIC_CMC0_UC0_IRQ_MASK4r }, \
    { 0x0003143c, "CMIC_CMC0_UC1_IRQ_MASK0", CMIC_CMC0_UC1_IRQ_MASK0r }, \
    { 0x00031440, "CMIC_CMC0_UC1_IRQ_MASK1", CMIC_CMC0_UC1_IRQ_MASK1r }, \
    { 0x00031444, "CMIC_CMC0_UC1_IRQ_MASK2", CMIC_CMC0_UC1_IRQ_MASK2r }, \
    { 0x00031448, "CMIC_CMC0_UC1_IRQ_MASK3", CMIC_CMC0_UC1_IRQ_MASK3r }, \
    { 0x0003144c, "CMIC_CMC0_UC1_IRQ_MASK4", CMIC_CMC0_UC1_IRQ_MASK4r }, \
    { 0x00031450, "CMIC_CMC0_RCPU_IRQ_MASK0", CMIC_CMC0_RCPU_IRQ_MASK0r }, \
    { 0x00031454, "CMIC_CMC0_2BIT_ECC_ERROR_STATUS", CMIC_CMC0_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00031458, "CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK", CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr }, \
    { 0x00031470, "CMIC_CMC0_PCIE_MISCEL", CMIC_CMC0_PCIE_MISCELr }, \
    { 0x00031474, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0", CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00031478, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1", CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003147c, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2", CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00031480, "CMIC_CMC0_PKT_COUNT_CH0_RXPKT", CMIC_CMC0_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00031484, "CMIC_CMC0_PKT_COUNT_CH0_TXPKT", CMIC_CMC0_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00031488, "CMIC_CMC0_PKT_COUNT_CH1_RXPKT", CMIC_CMC0_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003148c, "CMIC_CMC0_PKT_COUNT_CH1_TXPKT", CMIC_CMC0_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00031490, "CMIC_CMC0_PKT_COUNT_CH2_RXPKT", CMIC_CMC0_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00031494, "CMIC_CMC0_PKT_COUNT_CH2_TXPKT", CMIC_CMC0_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00031498, "CMIC_CMC0_PKT_COUNT_CH3_RXPKT", CMIC_CMC0_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003149c, "CMIC_CMC0_PKT_COUNT_CH3_TXPKT", CMIC_CMC0_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000314a0, "CMIC_CMC0_PKT_COUNT_RXPKT", CMIC_CMC0_PKT_COUNT_RXPKTr }, \
    { 0x000314a4, "CMIC_CMC0_PKT_COUNT_TXPKT", CMIC_CMC0_PKT_COUNT_TXPKTr }, \
    { 0x000314a8, "CMIC_CMC0_SW_INTR_CONFIG", CMIC_CMC0_SW_INTR_CONFIGr }, \
    { 0x000314ac, "CMIC_CMC0_HOSTMEM_ADDR_REMAP_3", CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r }, \
    { 0x000314b0, "CMIC_CMC0_IRQ_STAT5", CMIC_CMC0_IRQ_STAT5r }, \
    { 0x000314b4, "CMIC_CMC0_IRQ_STAT6", CMIC_CMC0_IRQ_STAT6r }, \
    { 0x000314b8, "CMIC_CMC0_PCIE_IRQ_MASK5", CMIC_CMC0_PCIE_IRQ_MASK5r }, \
    { 0x000314bc, "CMIC_CMC0_PCIE_IRQ_MASK6", CMIC_CMC0_PCIE_IRQ_MASK6r }, \
    { 0x000314c0, "CMIC_CMC0_UC0_IRQ_MASK5", CMIC_CMC0_UC0_IRQ_MASK5r }, \
    { 0x000314c4, "CMIC_CMC0_UC0_IRQ_MASK6", CMIC_CMC0_UC0_IRQ_MASK6r }, \
    { 0x000314c8, "CMIC_CMC0_UC1_IRQ_MASK5", CMIC_CMC0_UC1_IRQ_MASK5r }, \
    { 0x000314cc, "CMIC_CMC0_UC1_IRQ_MASK6", CMIC_CMC0_UC1_IRQ_MASK6r }, \
    { 0x00031600, "CMIC_CMC0_SBUSDMA_CH0_CONTROL", CMIC_CMC0_SBUSDMA_CH0_CONTROLr }, \
    { 0x00031604, "CMIC_CMC0_SBUSDMA_CH0_REQUEST", CMIC_CMC0_SBUSDMA_CH0_REQUESTr }, \
    { 0x00031608, "CMIC_CMC0_SBUSDMA_CH0_COUNT", CMIC_CMC0_SBUSDMA_CH0_COUNTr }, \
    { 0x0003160c, "CMIC_CMC0_SBUSDMA_CH0_OPCODE", CMIC_CMC0_SBUSDMA_CH0_OPCODEr }, \
    { 0x00031610, "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00031614, "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr }, \
    { 0x00031618, "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr }, \
    { 0x0003161c, "CMIC_CMC0_SBUSDMA_CH0_STATUS", CMIC_CMC0_SBUSDMA_CH0_STATUSr }, \
    { 0x00031620, "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00031624, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00031628, "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr }, \
    { 0x0003162c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00031630, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00031634, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00031638, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003163c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00031640, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00031644, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x00031648, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003164c, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x00031650, "CMIC_CMC0_SBUSDMA_CH1_CONTROL", CMIC_CMC0_SBUSDMA_CH1_CONTROLr }, \
    { 0x00031654, "CMIC_CMC0_SBUSDMA_CH1_REQUEST", CMIC_CMC0_SBUSDMA_CH1_REQUESTr }, \
    { 0x00031658, "CMIC_CMC0_SBUSDMA_CH1_COUNT", CMIC_CMC0_SBUSDMA_CH1_COUNTr }, \
    { 0x0003165c, "CMIC_CMC0_SBUSDMA_CH1_OPCODE", CMIC_CMC0_SBUSDMA_CH1_OPCODEr }, \
    { 0x00031660, "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00031664, "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr }, \
    { 0x00031668, "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr }, \
    { 0x0003166c, "CMIC_CMC0_SBUSDMA_CH1_STATUS", CMIC_CMC0_SBUSDMA_CH1_STATUSr }, \
    { 0x00031670, "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00031674, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00031678, "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr }, \
    { 0x0003167c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00031680, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00031684, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00031688, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003168c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00031690, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00031694, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x00031698, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003169c, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000316a0, "CMIC_CMC0_SBUSDMA_CH2_CONTROL", CMIC_CMC0_SBUSDMA_CH2_CONTROLr }, \
    { 0x000316a4, "CMIC_CMC0_SBUSDMA_CH2_REQUEST", CMIC_CMC0_SBUSDMA_CH2_REQUESTr }, \
    { 0x000316a8, "CMIC_CMC0_SBUSDMA_CH2_COUNT", CMIC_CMC0_SBUSDMA_CH2_COUNTr }, \
    { 0x000316ac, "CMIC_CMC0_SBUSDMA_CH2_OPCODE", CMIC_CMC0_SBUSDMA_CH2_OPCODEr }, \
    { 0x000316b0, "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x000316b4, "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr }, \
    { 0x000316b8, "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr }, \
    { 0x000316bc, "CMIC_CMC0_SBUSDMA_CH2_STATUS", CMIC_CMC0_SBUSDMA_CH2_STATUSr }, \
    { 0x000316c0, "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr }, \
    { 0x000316c4, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x000316c8, "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr }, \
    { 0x000316cc, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x000316d0, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x000316d4, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x000316d8, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x000316dc, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x000316e0, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x000316e4, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x000316e8, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x000316ec, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000316f0, "CMIC_CMC0_SBUSDMA_CH0_TIMER", CMIC_CMC0_SBUSDMA_CH0_TIMERr }, \
    { 0x000316f4, "CMIC_CMC0_SBUSDMA_CH1_TIMER", CMIC_CMC0_SBUSDMA_CH1_TIMERr }, \
    { 0x000316f8, "CMIC_CMC0_SBUSDMA_CH2_TIMER", CMIC_CMC0_SBUSDMA_CH2_TIMERr }, \
    { 0x000316fc, "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00031700, "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00031704, "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00031800, "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r }, \
    { 0x00031804, "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r }, \
    { 0x0003180c, "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r }, \
    { 0x00031810, "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r }, \
    { 0x00031814, "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r }, \
    { 0x00031818, "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r }, \
    { 0x0003181c, "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r }, \
    { 0x00031820, "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r }, \
    { 0x00031824, "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r }, \
    { 0x00031828, "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0", CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r }, \
    { 0x0003182c, "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1", CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r }, \
    { 0x00031830, "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0", CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r }, \
    { 0x00031834, "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1", CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r }, \
    { 0x00031838, "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0", CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r }, \
    { 0x0003183c, "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1", CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r }, \
    { 0x00031840, "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0", CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r }, \
    { 0x00031844, "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1", CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r }, \
    { 0x00031848, "CMIC_CMC0_CCMDMA_TM_CONTROL_0", CMIC_CMC0_CCMDMA_TM_CONTROL_0r }, \
    { 0x0003184c, "CMIC_CMC0_CCMDMA_TM_CONTROL_1", CMIC_CMC0_CCMDMA_TM_CONTROL_1r }, \
    { 0x00031850, "CMIC_CMC0_AXIIC_TM_CONTROL_0", CMIC_CMC0_AXIIC_TM_CONTROL_0r }, \
    { 0x00031854, "CMIC_CMC0_AXIIC_TM_CONTROL_1", CMIC_CMC0_AXIIC_TM_CONTROL_1r }, \
    { 0x00031858, "CMIC_CMC0_AXIIC_TM_CONTROL_2", CMIC_CMC0_AXIIC_TM_CONTROL_2r }, \
    { 0x00032000, "CMIC_CMC1_SCHAN_CTRL", CMIC_CMC1_SCHAN_CTRLr }, \
    { 0x00032004, "CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00032008, "CMIC_CMC1_SCHAN_ERR", CMIC_CMC1_SCHAN_ERRr }, \
    { 0x0003200c, "CMIC_CMC1_SCHAN_MESSAGE", CMIC_CMC1_SCHAN_MESSAGEr }, \
    { 0x0003200c, "CMIC_CMC1_SCHAN_MESSAGE0", CMIC_CMC1_SCHAN_MESSAGE0r }, \
    { 0x00032010, "CMIC_CMC1_SCHAN_MESSAGE1", CMIC_CMC1_SCHAN_MESSAGE1r }, \
    { 0x00032014, "CMIC_CMC1_SCHAN_MESSAGE2", CMIC_CMC1_SCHAN_MESSAGE2r }, \
    { 0x00032018, "CMIC_CMC1_SCHAN_MESSAGE3", CMIC_CMC1_SCHAN_MESSAGE3r }, \
    { 0x0003201c, "CMIC_CMC1_SCHAN_MESSAGE4", CMIC_CMC1_SCHAN_MESSAGE4r }, \
    { 0x00032020, "CMIC_CMC1_SCHAN_MESSAGE5", CMIC_CMC1_SCHAN_MESSAGE5r }, \
    { 0x00032024, "CMIC_CMC1_SCHAN_MESSAGE6", CMIC_CMC1_SCHAN_MESSAGE6r }, \
    { 0x00032028, "CMIC_CMC1_SCHAN_MESSAGE7", CMIC_CMC1_SCHAN_MESSAGE7r }, \
    { 0x0003202c, "CMIC_CMC1_SCHAN_MESSAGE8", CMIC_CMC1_SCHAN_MESSAGE8r }, \
    { 0x00032030, "CMIC_CMC1_SCHAN_MESSAGE9", CMIC_CMC1_SCHAN_MESSAGE9r }, \
    { 0x00032034, "CMIC_CMC1_SCHAN_MESSAGE10", CMIC_CMC1_SCHAN_MESSAGE10r }, \
    { 0x00032038, "CMIC_CMC1_SCHAN_MESSAGE11", CMIC_CMC1_SCHAN_MESSAGE11r }, \
    { 0x0003203c, "CMIC_CMC1_SCHAN_MESSAGE12", CMIC_CMC1_SCHAN_MESSAGE12r }, \
    { 0x00032040, "CMIC_CMC1_SCHAN_MESSAGE13", CMIC_CMC1_SCHAN_MESSAGE13r }, \
    { 0x00032044, "CMIC_CMC1_SCHAN_MESSAGE14", CMIC_CMC1_SCHAN_MESSAGE14r }, \
    { 0x00032048, "CMIC_CMC1_SCHAN_MESSAGE15", CMIC_CMC1_SCHAN_MESSAGE15r }, \
    { 0x0003204c, "CMIC_CMC1_SCHAN_MESSAGE16", CMIC_CMC1_SCHAN_MESSAGE16r }, \
    { 0x00032050, "CMIC_CMC1_SCHAN_MESSAGE17", CMIC_CMC1_SCHAN_MESSAGE17r }, \
    { 0x00032054, "CMIC_CMC1_SCHAN_MESSAGE18", CMIC_CMC1_SCHAN_MESSAGE18r }, \
    { 0x00032058, "CMIC_CMC1_SCHAN_MESSAGE19", CMIC_CMC1_SCHAN_MESSAGE19r }, \
    { 0x0003205c, "CMIC_CMC1_SCHAN_MESSAGE20", CMIC_CMC1_SCHAN_MESSAGE20r }, \
    { 0x00032060, "CMIC_CMC1_SCHAN_MESSAGE21", CMIC_CMC1_SCHAN_MESSAGE21r }, \
    { 0x00032064, "CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00032068, "CMIC_CMC1_FSCHAN_STATUS", CMIC_CMC1_FSCHAN_STATUSr }, \
    { 0x0003206c, "CMIC_CMC1_FSCHAN_OPCODE", CMIC_CMC1_FSCHAN_OPCODEr }, \
    { 0x00032070, "CMIC_CMC1_FSCHAN_ADDRESS", CMIC_CMC1_FSCHAN_ADDRESSr }, \
    { 0x00032074, "CMIC_CMC1_FSCHAN_DATA32", CMIC_CMC1_FSCHAN_DATA32r }, \
    { 0x00032078, "CMIC_CMC1_FSCHAN_DATA64_LO", CMIC_CMC1_FSCHAN_DATA64_LOr }, \
    { 0x0003207c, "CMIC_CMC1_FSCHAN_DATA64_HI", CMIC_CMC1_FSCHAN_DATA64_HIr }, \
    { 0x00032080, "CMIC_CMC1_MIIM_PARAM", CMIC_CMC1_MIIM_PARAMr }, \
    { 0x00032084, "CMIC_CMC1_MIIM_READ_DATA", CMIC_CMC1_MIIM_READ_DATAr }, \
    { 0x00032088, "CMIC_CMC1_MIIM_ADDRESS", CMIC_CMC1_MIIM_ADDRESSr }, \
    { 0x0003208c, "CMIC_CMC1_MIIM_CTRL", CMIC_CMC1_MIIM_CTRLr }, \
    { 0x00032090, "CMIC_CMC1_MIIM_STAT", CMIC_CMC1_MIIM_STATr }, \
    { 0x00032100, "CMIC_CMC1_TM_CONTROL_0", CMIC_CMC1_TM_CONTROL_0r }, \
    { 0x00032104, "CMIC_CMC1_TM_CONTROL_1", CMIC_CMC1_TM_CONTROL_1r }, \
    { 0x00032108, "CMIC_CMC1_CONFIG", CMIC_CMC1_CONFIGr }, \
    { 0x0003210c, "CMIC_CMC1_STAT", CMIC_CMC1_STATr }, \
    { 0x00032110, "CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00032114, "CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00032118, "CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003211c, "CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00032120, "CMIC_CMC1_DMA_CH0_DESC_HALT_ADDR", CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr }, \
    { 0x00032124, "CMIC_CMC1_DMA_CH1_DESC_HALT_ADDR", CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr }, \
    { 0x00032128, "CMIC_CMC1_DMA_CH2_DESC_HALT_ADDR", CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr }, \
    { 0x0003212c, "CMIC_CMC1_DMA_CH3_DESC_HALT_ADDR", CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr }, \
    { 0x00032130, "CMIC_CMC1_DMA_STAT_HI", CMIC_CMC1_DMA_STAT_HIr }, \
    { 0x00032140, "CMIC_CMC1_CH0_DMA_CTRL", CMIC_CMC1_CH0_DMA_CTRLr }, \
    { 0x00032144, "CMIC_CMC1_CH1_DMA_CTRL", CMIC_CMC1_CH1_DMA_CTRLr }, \
    { 0x00032148, "CMIC_CMC1_CH2_DMA_CTRL", CMIC_CMC1_CH2_DMA_CTRLr }, \
    { 0x0003214c, "CMIC_CMC1_CH3_DMA_CTRL", CMIC_CMC1_CH3_DMA_CTRLr }, \
    { 0x00032150, "CMIC_CMC1_DMA_STAT", CMIC_CMC1_DMA_STATr }, \
    { 0x00032158, "CMIC_CMC1_DMA_DESC0", CMIC_CMC1_DMA_DESC0r }, \
    { 0x0003215c, "CMIC_CMC1_DMA_DESC1", CMIC_CMC1_DMA_DESC1r }, \
    { 0x00032160, "CMIC_CMC1_DMA_DESC2", CMIC_CMC1_DMA_DESC2r }, \
    { 0x00032164, "CMIC_CMC1_DMA_DESC3", CMIC_CMC1_DMA_DESC3r }, \
    { 0x00032168, "CMIC_CMC1_CH0_COS_CTRL_RX_0", CMIC_CMC1_CH0_COS_CTRL_RX_0r }, \
    { 0x0003216c, "CMIC_CMC1_CH0_COS_CTRL_RX_1", CMIC_CMC1_CH0_COS_CTRL_RX_1r }, \
    { 0x00032170, "CMIC_CMC1_CH1_COS_CTRL_RX_0", CMIC_CMC1_CH1_COS_CTRL_RX_0r }, \
    { 0x00032174, "CMIC_CMC1_CH1_COS_CTRL_RX_1", CMIC_CMC1_CH1_COS_CTRL_RX_1r }, \
    { 0x00032178, "CMIC_CMC1_CH2_COS_CTRL_RX_0", CMIC_CMC1_CH2_COS_CTRL_RX_0r }, \
    { 0x0003217c, "CMIC_CMC1_CH2_COS_CTRL_RX_1", CMIC_CMC1_CH2_COS_CTRL_RX_1r }, \
    { 0x00032180, "CMIC_CMC1_CH3_COS_CTRL_RX_0", CMIC_CMC1_CH3_COS_CTRL_RX_0r }, \
    { 0x00032184, "CMIC_CMC1_CH3_COS_CTRL_RX_1", CMIC_CMC1_CH3_COS_CTRL_RX_1r }, \
    { 0x00032188, "CMIC_CMC1_DMA_CH0_INTR_COAL", CMIC_CMC1_DMA_CH0_INTR_COALr }, \
    { 0x0003218c, "CMIC_CMC1_DMA_CH1_INTR_COAL", CMIC_CMC1_DMA_CH1_INTR_COALr }, \
    { 0x00032190, "CMIC_CMC1_DMA_CH2_INTR_COAL", CMIC_CMC1_DMA_CH2_INTR_COALr }, \
    { 0x00032194, "CMIC_CMC1_DMA_CH3_INTR_COAL", CMIC_CMC1_DMA_CH3_INTR_COALr }, \
    { 0x00032198, "CMIC_CMC1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003219c, "CMIC_CMC1_PROGRAMMABLE_COS_MASK0", CMIC_CMC1_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000321a0, "CMIC_CMC1_PROGRAMMABLE_COS_MASK1", CMIC_CMC1_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000321a4, "CMIC_CMC1_DMA_STAT_CLR", CMIC_CMC1_DMA_STAT_CLRr }, \
    { 0x000321a8, "CMIC_CMC1_CH0_DMA_CURR_DESC", CMIC_CMC1_CH0_DMA_CURR_DESCr }, \
    { 0x000321ac, "CMIC_CMC1_CH1_DMA_CURR_DESC", CMIC_CMC1_CH1_DMA_CURR_DESCr }, \
    { 0x000321b0, "CMIC_CMC1_CH2_DMA_CURR_DESC", CMIC_CMC1_CH2_DMA_CURR_DESCr }, \
    { 0x000321b4, "CMIC_CMC1_CH3_DMA_CURR_DESC", CMIC_CMC1_CH3_DMA_CURR_DESCr }, \
    { 0x000321c0, "CMIC_CMC1_STAT_DMA_ADDR", CMIC_CMC1_STAT_DMA_ADDRr }, \
    { 0x000321c4, "CMIC_CMC1_STAT_DMA_CFG", CMIC_CMC1_STAT_DMA_CFGr }, \
    { 0x000321c8, "CMIC_CMC1_STAT_DMA_PORTS_0", CMIC_CMC1_STAT_DMA_PORTS_0r }, \
    { 0x000321cc, "CMIC_CMC1_STAT_DMA_PORTS_1", CMIC_CMC1_STAT_DMA_PORTS_1r }, \
    { 0x000321d0, "CMIC_CMC1_STAT_DMA_PORTS_2", CMIC_CMC1_STAT_DMA_PORTS_2r }, \
    { 0x000321d4, "CMIC_CMC1_STAT_DMA_CURRENT", CMIC_CMC1_STAT_DMA_CURRENTr }, \
    { 0x000321d8, "CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000321dc, "CMIC_CMC1_STAT_DMA_STAT", CMIC_CMC1_STAT_DMA_STATr }, \
    { 0x00032200, "CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00032204, "CMIC_CMC1_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00032208, "CMIC_CMC1_SLAM_DMA_ENTRY_COUNT", CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003220c, "CMIC_CMC1_SLAM_DMA_CFG", CMIC_CMC1_SLAM_DMA_CFGr }, \
    { 0x00032210, "CMIC_CMC1_SLAM_DMA_STAT", CMIC_CMC1_SLAM_DMA_STATr }, \
    { 0x00032214, "CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00032218, "CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032240, "CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00032244, "CMIC_CMC1_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00032248, "CMIC_CMC1_TABLE_DMA_ENTRY_COUNT", CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003224c, "CMIC_CMC1_TABLE_DMA_CFG", CMIC_CMC1_TABLE_DMA_CFGr }, \
    { 0x00032250, "CMIC_CMC1_TABLE_DMA_STAT", CMIC_CMC1_TABLE_DMA_STATr }, \
    { 0x00032254, "CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00032258, "CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000322c0, "CMIC_CMC1_FIFO_CH0_RD_DMA_CFG", CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000322c4, "CMIC_CMC1_FIFO_CH1_RD_DMA_CFG", CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000322c8, "CMIC_CMC1_FIFO_CH2_RD_DMA_CFG", CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000322cc, "CMIC_CMC1_FIFO_CH3_RD_DMA_CFG", CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000322d0, "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322d4, "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322d8, "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322dc, "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000322e0, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322e4, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322e8, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322ec, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000322f0, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000322f0, "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000322f4, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000322f4, "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x000322f8, "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000322f8, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000322fc, "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x000322fc, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00032300, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00032300, "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00032304, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00032304, "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00032308, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00032308, "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x0003230c, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x0003230c, "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00032310, "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS", CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00032314, "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS", CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00032318, "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS", CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x0003231c, "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS", CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00032320, "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL", CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00032324, "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL", CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00032328, "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL", CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr }, \
    { 0x0003232c, "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL", CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00032330, "CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00032334, "CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00032338, "CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x0003233c, "CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00032354, "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032358, "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003235c, "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032360, "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00032364, "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT", CMIC_CMC1_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00032368, "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT", CMIC_CMC1_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003236c, "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT", CMIC_CMC1_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00032370, "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT", CMIC_CMC1_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00032374, "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00032378, "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003237c, "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00032380, "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00032384, "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032384, "CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE", CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr }, \
    { 0x00032388, "CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE", CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr }, \
    { 0x00032388, "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x0003238c, "CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE", CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr }, \
    { 0x0003238c, "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032390, "CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE", CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr }, \
    { 0x00032390, "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00032394, "CMIC_CMC1_FIFO_RD_DMA_DEBUG", CMIC_CMC1_FIFO_RD_DMA_DEBUGr }, \
    { 0x000323a0, "CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000323a4, "CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000323a8, "CMIC_CMC1_CCM_DMA_ENTRY_COUNT", CMIC_CMC1_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000323ac, "CMIC_CMC1_CCM_DMA_CFG", CMIC_CMC1_CCM_DMA_CFGr }, \
    { 0x000323b0, "CMIC_CMC1_CCM_DMA_STAT", CMIC_CMC1_CCM_DMA_STATr }, \
    { 0x000323b4, "CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000323b8, "CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x000323bc, "CMIC_CMC1_CCM_DMA_ECCERR_ADDR", CMIC_CMC1_CCM_DMA_ECCERR_ADDRr }, \
    { 0x000323c0, "CMIC_CMC1_CCM_DMA_STATUS_CLR", CMIC_CMC1_CCM_DMA_STATUS_CLRr }, \
    { 0x000323c4, "CMIC_CMC1_CCM_DMA_ECCERR_CONTROL", CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr }, \
    { 0x00032400, "CMIC_CMC1_IRQ_STAT0", CMIC_CMC1_IRQ_STAT0r }, \
    { 0x00032404, "CMIC_CMC1_IRQ_STAT1", CMIC_CMC1_IRQ_STAT1r }, \
    { 0x00032408, "CMIC_CMC1_IRQ_STAT2", CMIC_CMC1_IRQ_STAT2r }, \
    { 0x0003240c, "CMIC_CMC1_IRQ_STAT3", CMIC_CMC1_IRQ_STAT3r }, \
    { 0x00032410, "CMIC_CMC1_IRQ_STAT4", CMIC_CMC1_IRQ_STAT4r }, \
    { 0x00032414, "CMIC_CMC1_PCIE_IRQ_MASK0", CMIC_CMC1_PCIE_IRQ_MASK0r }, \
    { 0x00032418, "CMIC_CMC1_PCIE_IRQ_MASK1", CMIC_CMC1_PCIE_IRQ_MASK1r }, \
    { 0x0003241c, "CMIC_CMC1_PCIE_IRQ_MASK2", CMIC_CMC1_PCIE_IRQ_MASK2r }, \
    { 0x00032420, "CMIC_CMC1_PCIE_IRQ_MASK3", CMIC_CMC1_PCIE_IRQ_MASK3r }, \
    { 0x00032424, "CMIC_CMC1_PCIE_IRQ_MASK4", CMIC_CMC1_PCIE_IRQ_MASK4r }, \
    { 0x00032428, "CMIC_CMC1_UC0_IRQ_MASK0", CMIC_CMC1_UC0_IRQ_MASK0r }, \
    { 0x0003242c, "CMIC_CMC1_UC0_IRQ_MASK1", CMIC_CMC1_UC0_IRQ_MASK1r }, \
    { 0x00032430, "CMIC_CMC1_UC0_IRQ_MASK2", CMIC_CMC1_UC0_IRQ_MASK2r }, \
    { 0x00032434, "CMIC_CMC1_UC0_IRQ_MASK3", CMIC_CMC1_UC0_IRQ_MASK3r }, \
    { 0x00032438, "CMIC_CMC1_UC0_IRQ_MASK4", CMIC_CMC1_UC0_IRQ_MASK4r }, \
    { 0x0003243c, "CMIC_CMC1_UC1_IRQ_MASK0", CMIC_CMC1_UC1_IRQ_MASK0r }, \
    { 0x00032440, "CMIC_CMC1_UC1_IRQ_MASK1", CMIC_CMC1_UC1_IRQ_MASK1r }, \
    { 0x00032444, "CMIC_CMC1_UC1_IRQ_MASK2", CMIC_CMC1_UC1_IRQ_MASK2r }, \
    { 0x00032448, "CMIC_CMC1_UC1_IRQ_MASK3", CMIC_CMC1_UC1_IRQ_MASK3r }, \
    { 0x0003244c, "CMIC_CMC1_UC1_IRQ_MASK4", CMIC_CMC1_UC1_IRQ_MASK4r }, \
    { 0x00032450, "CMIC_CMC1_RCPU_IRQ_MASK0", CMIC_CMC1_RCPU_IRQ_MASK0r }, \
    { 0x00032454, "CMIC_CMC1_2BIT_ECC_ERROR_STATUS", CMIC_CMC1_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00032458, "CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK", CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr }, \
    { 0x00032470, "CMIC_CMC1_PCIE_MISCEL", CMIC_CMC1_PCIE_MISCELr }, \
    { 0x00032474, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_0", CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00032478, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_1", CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003247c, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_2", CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00032480, "CMIC_CMC1_PKT_COUNT_CH0_RXPKT", CMIC_CMC1_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00032484, "CMIC_CMC1_PKT_COUNT_CH0_TXPKT", CMIC_CMC1_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00032488, "CMIC_CMC1_PKT_COUNT_CH1_RXPKT", CMIC_CMC1_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003248c, "CMIC_CMC1_PKT_COUNT_CH1_TXPKT", CMIC_CMC1_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00032490, "CMIC_CMC1_PKT_COUNT_CH2_RXPKT", CMIC_CMC1_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00032494, "CMIC_CMC1_PKT_COUNT_CH2_TXPKT", CMIC_CMC1_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00032498, "CMIC_CMC1_PKT_COUNT_CH3_RXPKT", CMIC_CMC1_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003249c, "CMIC_CMC1_PKT_COUNT_CH3_TXPKT", CMIC_CMC1_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000324a0, "CMIC_CMC1_PKT_COUNT_RXPKT", CMIC_CMC1_PKT_COUNT_RXPKTr }, \
    { 0x000324a4, "CMIC_CMC1_PKT_COUNT_TXPKT", CMIC_CMC1_PKT_COUNT_TXPKTr }, \
    { 0x000324a8, "CMIC_CMC1_SW_INTR_CONFIG", CMIC_CMC1_SW_INTR_CONFIGr }, \
    { 0x000324ac, "CMIC_CMC1_HOSTMEM_ADDR_REMAP_3", CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r }, \
    { 0x000324b0, "CMIC_CMC1_IRQ_STAT5", CMIC_CMC1_IRQ_STAT5r }, \
    { 0x000324b4, "CMIC_CMC1_IRQ_STAT6", CMIC_CMC1_IRQ_STAT6r }, \
    { 0x000324b8, "CMIC_CMC1_PCIE_IRQ_MASK5", CMIC_CMC1_PCIE_IRQ_MASK5r }, \
    { 0x000324bc, "CMIC_CMC1_PCIE_IRQ_MASK6", CMIC_CMC1_PCIE_IRQ_MASK6r }, \
    { 0x000324c0, "CMIC_CMC1_UC0_IRQ_MASK5", CMIC_CMC1_UC0_IRQ_MASK5r }, \
    { 0x000324c4, "CMIC_CMC1_UC0_IRQ_MASK6", CMIC_CMC1_UC0_IRQ_MASK6r }, \
    { 0x000324c8, "CMIC_CMC1_UC1_IRQ_MASK5", CMIC_CMC1_UC1_IRQ_MASK5r }, \
    { 0x000324cc, "CMIC_CMC1_UC1_IRQ_MASK6", CMIC_CMC1_UC1_IRQ_MASK6r }, \
    { 0x00032600, "CMIC_CMC1_SBUSDMA_CH0_CONTROL", CMIC_CMC1_SBUSDMA_CH0_CONTROLr }, \
    { 0x00032604, "CMIC_CMC1_SBUSDMA_CH0_REQUEST", CMIC_CMC1_SBUSDMA_CH0_REQUESTr }, \
    { 0x00032608, "CMIC_CMC1_SBUSDMA_CH0_COUNT", CMIC_CMC1_SBUSDMA_CH0_COUNTr }, \
    { 0x0003260c, "CMIC_CMC1_SBUSDMA_CH0_OPCODE", CMIC_CMC1_SBUSDMA_CH0_OPCODEr }, \
    { 0x00032610, "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00032614, "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr }, \
    { 0x00032618, "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr }, \
    { 0x0003261c, "CMIC_CMC1_SBUSDMA_CH0_STATUS", CMIC_CMC1_SBUSDMA_CH0_STATUSr }, \
    { 0x00032620, "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00032624, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00032628, "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr }, \
    { 0x0003262c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00032630, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00032634, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00032638, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003263c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00032640, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00032644, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x00032648, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003264c, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x00032650, "CMIC_CMC1_SBUSDMA_CH1_CONTROL", CMIC_CMC1_SBUSDMA_CH1_CONTROLr }, \
    { 0x00032654, "CMIC_CMC1_SBUSDMA_CH1_REQUEST", CMIC_CMC1_SBUSDMA_CH1_REQUESTr }, \
    { 0x00032658, "CMIC_CMC1_SBUSDMA_CH1_COUNT", CMIC_CMC1_SBUSDMA_CH1_COUNTr }, \
    { 0x0003265c, "CMIC_CMC1_SBUSDMA_CH1_OPCODE", CMIC_CMC1_SBUSDMA_CH1_OPCODEr }, \
    { 0x00032660, "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00032664, "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr }, \
    { 0x00032668, "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr }, \
    { 0x0003266c, "CMIC_CMC1_SBUSDMA_CH1_STATUS", CMIC_CMC1_SBUSDMA_CH1_STATUSr }, \
    { 0x00032670, "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00032674, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00032678, "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr }, \
    { 0x0003267c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00032680, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00032684, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00032688, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003268c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00032690, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00032694, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x00032698, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003269c, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000326a0, "CMIC_CMC1_SBUSDMA_CH2_CONTROL", CMIC_CMC1_SBUSDMA_CH2_CONTROLr }, \
    { 0x000326a4, "CMIC_CMC1_SBUSDMA_CH2_REQUEST", CMIC_CMC1_SBUSDMA_CH2_REQUESTr }, \
    { 0x000326a8, "CMIC_CMC1_SBUSDMA_CH2_COUNT", CMIC_CMC1_SBUSDMA_CH2_COUNTr }, \
    { 0x000326ac, "CMIC_CMC1_SBUSDMA_CH2_OPCODE", CMIC_CMC1_SBUSDMA_CH2_OPCODEr }, \
    { 0x000326b0, "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x000326b4, "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr }, \
    { 0x000326b8, "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr }, \
    { 0x000326bc, "CMIC_CMC1_SBUSDMA_CH2_STATUS", CMIC_CMC1_SBUSDMA_CH2_STATUSr }, \
    { 0x000326c0, "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr }, \
    { 0x000326c4, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x000326c8, "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr }, \
    { 0x000326cc, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x000326d0, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x000326d4, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x000326d8, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x000326dc, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x000326e0, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x000326e4, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x000326e8, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x000326ec, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000326f0, "CMIC_CMC1_SBUSDMA_CH0_TIMER", CMIC_CMC1_SBUSDMA_CH0_TIMERr }, \
    { 0x000326f4, "CMIC_CMC1_SBUSDMA_CH1_TIMER", CMIC_CMC1_SBUSDMA_CH1_TIMERr }, \
    { 0x000326f8, "CMIC_CMC1_SBUSDMA_CH2_TIMER", CMIC_CMC1_SBUSDMA_CH2_TIMERr }, \
    { 0x000326fc, "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00032700, "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00032704, "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00032800, "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r }, \
    { 0x00032804, "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r }, \
    { 0x0003280c, "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r }, \
    { 0x00032810, "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r }, \
    { 0x00032814, "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r }, \
    { 0x00032818, "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r }, \
    { 0x0003281c, "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r }, \
    { 0x00032820, "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r }, \
    { 0x00032824, "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r }, \
    { 0x00032828, "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0", CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r }, \
    { 0x0003282c, "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1", CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r }, \
    { 0x00032830, "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0", CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r }, \
    { 0x00032834, "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1", CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r }, \
    { 0x00032838, "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0", CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r }, \
    { 0x0003283c, "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1", CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r }, \
    { 0x00032840, "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0", CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r }, \
    { 0x00032844, "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1", CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r }, \
    { 0x00032848, "CMIC_CMC1_CCMDMA_TM_CONTROL_0", CMIC_CMC1_CCMDMA_TM_CONTROL_0r }, \
    { 0x0003284c, "CMIC_CMC1_CCMDMA_TM_CONTROL_1", CMIC_CMC1_CCMDMA_TM_CONTROL_1r }, \
    { 0x00032850, "CMIC_CMC1_AXIIC_TM_CONTROL_0", CMIC_CMC1_AXIIC_TM_CONTROL_0r }, \
    { 0x00032854, "CMIC_CMC1_AXIIC_TM_CONTROL_1", CMIC_CMC1_AXIIC_TM_CONTROL_1r }, \
    { 0x00032858, "CMIC_CMC1_AXIIC_TM_CONTROL_2", CMIC_CMC1_AXIIC_TM_CONTROL_2r }, \
    { 0x00033000, "CMIC_CMC2_SCHAN_CTRL", CMIC_CMC2_SCHAN_CTRLr }, \
    { 0x00033004, "CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT", CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr }, \
    { 0x00033008, "CMIC_CMC2_SCHAN_ERR", CMIC_CMC2_SCHAN_ERRr }, \
    { 0x0003300c, "CMIC_CMC2_SCHAN_MESSAGE0", CMIC_CMC2_SCHAN_MESSAGE0r }, \
    { 0x0003300c, "CMIC_CMC2_SCHAN_MESSAGE", CMIC_CMC2_SCHAN_MESSAGEr }, \
    { 0x00033010, "CMIC_CMC2_SCHAN_MESSAGE1", CMIC_CMC2_SCHAN_MESSAGE1r }, \
    { 0x00033014, "CMIC_CMC2_SCHAN_MESSAGE2", CMIC_CMC2_SCHAN_MESSAGE2r }, \
    { 0x00033018, "CMIC_CMC2_SCHAN_MESSAGE3", CMIC_CMC2_SCHAN_MESSAGE3r }, \
    { 0x0003301c, "CMIC_CMC2_SCHAN_MESSAGE4", CMIC_CMC2_SCHAN_MESSAGE4r }, \
    { 0x00033020, "CMIC_CMC2_SCHAN_MESSAGE5", CMIC_CMC2_SCHAN_MESSAGE5r }, \
    { 0x00033024, "CMIC_CMC2_SCHAN_MESSAGE6", CMIC_CMC2_SCHAN_MESSAGE6r }, \
    { 0x00033028, "CMIC_CMC2_SCHAN_MESSAGE7", CMIC_CMC2_SCHAN_MESSAGE7r }, \
    { 0x0003302c, "CMIC_CMC2_SCHAN_MESSAGE8", CMIC_CMC2_SCHAN_MESSAGE8r }, \
    { 0x00033030, "CMIC_CMC2_SCHAN_MESSAGE9", CMIC_CMC2_SCHAN_MESSAGE9r }, \
    { 0x00033034, "CMIC_CMC2_SCHAN_MESSAGE10", CMIC_CMC2_SCHAN_MESSAGE10r }, \
    { 0x00033038, "CMIC_CMC2_SCHAN_MESSAGE11", CMIC_CMC2_SCHAN_MESSAGE11r }, \
    { 0x0003303c, "CMIC_CMC2_SCHAN_MESSAGE12", CMIC_CMC2_SCHAN_MESSAGE12r }, \
    { 0x00033040, "CMIC_CMC2_SCHAN_MESSAGE13", CMIC_CMC2_SCHAN_MESSAGE13r }, \
    { 0x00033044, "CMIC_CMC2_SCHAN_MESSAGE14", CMIC_CMC2_SCHAN_MESSAGE14r }, \
    { 0x00033048, "CMIC_CMC2_SCHAN_MESSAGE15", CMIC_CMC2_SCHAN_MESSAGE15r }, \
    { 0x0003304c, "CMIC_CMC2_SCHAN_MESSAGE16", CMIC_CMC2_SCHAN_MESSAGE16r }, \
    { 0x00033050, "CMIC_CMC2_SCHAN_MESSAGE17", CMIC_CMC2_SCHAN_MESSAGE17r }, \
    { 0x00033054, "CMIC_CMC2_SCHAN_MESSAGE18", CMIC_CMC2_SCHAN_MESSAGE18r }, \
    { 0x00033058, "CMIC_CMC2_SCHAN_MESSAGE19", CMIC_CMC2_SCHAN_MESSAGE19r }, \
    { 0x0003305c, "CMIC_CMC2_SCHAN_MESSAGE20", CMIC_CMC2_SCHAN_MESSAGE20r }, \
    { 0x00033060, "CMIC_CMC2_SCHAN_MESSAGE21", CMIC_CMC2_SCHAN_MESSAGE21r }, \
    { 0x00033064, "CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE", CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr }, \
    { 0x00033068, "CMIC_CMC2_FSCHAN_STATUS", CMIC_CMC2_FSCHAN_STATUSr }, \
    { 0x0003306c, "CMIC_CMC2_FSCHAN_OPCODE", CMIC_CMC2_FSCHAN_OPCODEr }, \
    { 0x00033070, "CMIC_CMC2_FSCHAN_ADDRESS", CMIC_CMC2_FSCHAN_ADDRESSr }, \
    { 0x00033074, "CMIC_CMC2_FSCHAN_DATA32", CMIC_CMC2_FSCHAN_DATA32r }, \
    { 0x00033078, "CMIC_CMC2_FSCHAN_DATA64_LO", CMIC_CMC2_FSCHAN_DATA64_LOr }, \
    { 0x0003307c, "CMIC_CMC2_FSCHAN_DATA64_HI", CMIC_CMC2_FSCHAN_DATA64_HIr }, \
    { 0x00033080, "CMIC_CMC2_MIIM_PARAM", CMIC_CMC2_MIIM_PARAMr }, \
    { 0x00033084, "CMIC_CMC2_MIIM_READ_DATA", CMIC_CMC2_MIIM_READ_DATAr }, \
    { 0x00033088, "CMIC_CMC2_MIIM_ADDRESS", CMIC_CMC2_MIIM_ADDRESSr }, \
    { 0x0003308c, "CMIC_CMC2_MIIM_CTRL", CMIC_CMC2_MIIM_CTRLr }, \
    { 0x00033090, "CMIC_CMC2_MIIM_STAT", CMIC_CMC2_MIIM_STATr }, \
    { 0x00033100, "CMIC_CMC2_TM_CONTROL_0", CMIC_CMC2_TM_CONTROL_0r }, \
    { 0x00033104, "CMIC_CMC2_TM_CONTROL_1", CMIC_CMC2_TM_CONTROL_1r }, \
    { 0x00033108, "CMIC_CMC2_CONFIG", CMIC_CMC2_CONFIGr }, \
    { 0x0003310c, "CMIC_CMC2_STAT", CMIC_CMC2_STATr }, \
    { 0x00033110, "CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00033114, "CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00033118, "CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003311c, "CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00033120, "CMIC_CMC2_DMA_CH0_DESC_HALT_ADDR", CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr }, \
    { 0x00033124, "CMIC_CMC2_DMA_CH1_DESC_HALT_ADDR", CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr }, \
    { 0x00033128, "CMIC_CMC2_DMA_CH2_DESC_HALT_ADDR", CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr }, \
    { 0x0003312c, "CMIC_CMC2_DMA_CH3_DESC_HALT_ADDR", CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr }, \
    { 0x00033130, "CMIC_CMC2_DMA_STAT_HI", CMIC_CMC2_DMA_STAT_HIr }, \
    { 0x00033140, "CMIC_CMC2_CH0_DMA_CTRL", CMIC_CMC2_CH0_DMA_CTRLr }, \
    { 0x00033144, "CMIC_CMC2_CH1_DMA_CTRL", CMIC_CMC2_CH1_DMA_CTRLr }, \
    { 0x00033148, "CMIC_CMC2_CH2_DMA_CTRL", CMIC_CMC2_CH2_DMA_CTRLr }, \
    { 0x0003314c, "CMIC_CMC2_CH3_DMA_CTRL", CMIC_CMC2_CH3_DMA_CTRLr }, \
    { 0x00033150, "CMIC_CMC2_DMA_STAT", CMIC_CMC2_DMA_STATr }, \
    { 0x00033158, "CMIC_CMC2_DMA_DESC0", CMIC_CMC2_DMA_DESC0r }, \
    { 0x0003315c, "CMIC_CMC2_DMA_DESC1", CMIC_CMC2_DMA_DESC1r }, \
    { 0x00033160, "CMIC_CMC2_DMA_DESC2", CMIC_CMC2_DMA_DESC2r }, \
    { 0x00033164, "CMIC_CMC2_DMA_DESC3", CMIC_CMC2_DMA_DESC3r }, \
    { 0x00033168, "CMIC_CMC2_CH0_COS_CTRL_RX_0", CMIC_CMC2_CH0_COS_CTRL_RX_0r }, \
    { 0x0003316c, "CMIC_CMC2_CH0_COS_CTRL_RX_1", CMIC_CMC2_CH0_COS_CTRL_RX_1r }, \
    { 0x00033170, "CMIC_CMC2_CH1_COS_CTRL_RX_0", CMIC_CMC2_CH1_COS_CTRL_RX_0r }, \
    { 0x00033174, "CMIC_CMC2_CH1_COS_CTRL_RX_1", CMIC_CMC2_CH1_COS_CTRL_RX_1r }, \
    { 0x00033178, "CMIC_CMC2_CH2_COS_CTRL_RX_0", CMIC_CMC2_CH2_COS_CTRL_RX_0r }, \
    { 0x0003317c, "CMIC_CMC2_CH2_COS_CTRL_RX_1", CMIC_CMC2_CH2_COS_CTRL_RX_1r }, \
    { 0x00033180, "CMIC_CMC2_CH3_COS_CTRL_RX_0", CMIC_CMC2_CH3_COS_CTRL_RX_0r }, \
    { 0x00033184, "CMIC_CMC2_CH3_COS_CTRL_RX_1", CMIC_CMC2_CH3_COS_CTRL_RX_1r }, \
    { 0x00033188, "CMIC_CMC2_DMA_CH0_INTR_COAL", CMIC_CMC2_DMA_CH0_INTR_COALr }, \
    { 0x0003318c, "CMIC_CMC2_DMA_CH1_INTR_COAL", CMIC_CMC2_DMA_CH1_INTR_COALr }, \
    { 0x00033190, "CMIC_CMC2_DMA_CH2_INTR_COAL", CMIC_CMC2_DMA_CH2_INTR_COALr }, \
    { 0x00033194, "CMIC_CMC2_DMA_CH3_INTR_COAL", CMIC_CMC2_DMA_CH3_INTR_COALr }, \
    { 0x00033198, "CMIC_CMC2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0003319c, "CMIC_CMC2_PROGRAMMABLE_COS_MASK0", CMIC_CMC2_PROGRAMMABLE_COS_MASK0r }, \
    { 0x000331a0, "CMIC_CMC2_PROGRAMMABLE_COS_MASK1", CMIC_CMC2_PROGRAMMABLE_COS_MASK1r }, \
    { 0x000331a4, "CMIC_CMC2_DMA_STAT_CLR", CMIC_CMC2_DMA_STAT_CLRr }, \
    { 0x000331a8, "CMIC_CMC2_CH0_DMA_CURR_DESC", CMIC_CMC2_CH0_DMA_CURR_DESCr }, \
    { 0x000331ac, "CMIC_CMC2_CH1_DMA_CURR_DESC", CMIC_CMC2_CH1_DMA_CURR_DESCr }, \
    { 0x000331b0, "CMIC_CMC2_CH2_DMA_CURR_DESC", CMIC_CMC2_CH2_DMA_CURR_DESCr }, \
    { 0x000331b4, "CMIC_CMC2_CH3_DMA_CURR_DESC", CMIC_CMC2_CH3_DMA_CURR_DESCr }, \
    { 0x000331c0, "CMIC_CMC2_STAT_DMA_ADDR", CMIC_CMC2_STAT_DMA_ADDRr }, \
    { 0x000331c4, "CMIC_CMC2_STAT_DMA_CFG", CMIC_CMC2_STAT_DMA_CFGr }, \
    { 0x000331c8, "CMIC_CMC2_STAT_DMA_PORTS_0", CMIC_CMC2_STAT_DMA_PORTS_0r }, \
    { 0x000331cc, "CMIC_CMC2_STAT_DMA_PORTS_1", CMIC_CMC2_STAT_DMA_PORTS_1r }, \
    { 0x000331d0, "CMIC_CMC2_STAT_DMA_PORTS_2", CMIC_CMC2_STAT_DMA_PORTS_2r }, \
    { 0x000331d4, "CMIC_CMC2_STAT_DMA_CURRENT", CMIC_CMC2_STAT_DMA_CURRENTr }, \
    { 0x000331d8, "CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESS", CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr }, \
    { 0x000331dc, "CMIC_CMC2_STAT_DMA_STAT", CMIC_CMC2_STAT_DMA_STATr }, \
    { 0x00033200, "CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDR", CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr }, \
    { 0x00033204, "CMIC_CMC2_SLAM_DMA_SBUS_START_ADDR", CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr }, \
    { 0x00033208, "CMIC_CMC2_SLAM_DMA_ENTRY_COUNT", CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr }, \
    { 0x0003320c, "CMIC_CMC2_SLAM_DMA_CFG", CMIC_CMC2_SLAM_DMA_CFGr }, \
    { 0x00033210, "CMIC_CMC2_SLAM_DMA_STAT", CMIC_CMC2_SLAM_DMA_STATr }, \
    { 0x00033214, "CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00033218, "CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033240, "CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDR", CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr }, \
    { 0x00033244, "CMIC_CMC2_TABLE_DMA_SBUS_START_ADDR", CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr }, \
    { 0x00033248, "CMIC_CMC2_TABLE_DMA_ENTRY_COUNT", CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr }, \
    { 0x0003324c, "CMIC_CMC2_TABLE_DMA_CFG", CMIC_CMC2_TABLE_DMA_CFGr }, \
    { 0x00033250, "CMIC_CMC2_TABLE_DMA_STAT", CMIC_CMC2_TABLE_DMA_STATr }, \
    { 0x00033254, "CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDR", CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr }, \
    { 0x00033258, "CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr }, \
    { 0x000332c0, "CMIC_CMC2_FIFO_CH0_RD_DMA_CFG", CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x000332c4, "CMIC_CMC2_FIFO_CH1_RD_DMA_CFG", CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x000332c8, "CMIC_CMC2_FIFO_CH2_RD_DMA_CFG", CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x000332cc, "CMIC_CMC2_FIFO_CH3_RD_DMA_CFG", CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x000332d0, "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332d4, "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332d8, "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332dc, "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x000332e0, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332e4, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332e8, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332ec, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr }, \
    { 0x000332f0, "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000332f0, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000332f4, "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x000332f4, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000332f8, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x000332f8, "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x000332fc, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x000332fc, "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00033300, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x00033300, "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00033304, "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00033304, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x00033308, "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00033308, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr }, \
    { 0x0003330c, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr }, \
    { 0x0003330c, "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x00033310, "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS", CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00033314, "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS", CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00033318, "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS", CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x0003331c, "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS", CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr }, \
    { 0x00033320, "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL", CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00033324, "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL", CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00033328, "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL", CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr }, \
    { 0x0003332c, "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL", CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr }, \
    { 0x00033330, "CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00033334, "CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00033338, "CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x0003333c, "CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR", CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr }, \
    { 0x00033354, "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033358, "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x0003335c, "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033360, "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00033364, "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT", CMIC_CMC2_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00033368, "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT", CMIC_CMC2_FIFO_CH1_RD_DMA_STATr }, \
    { 0x0003336c, "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT", CMIC_CMC2_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00033370, "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT", CMIC_CMC2_FIFO_CH3_RD_DMA_STATr }, \
    { 0x00033374, "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00033378, "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x0003337c, "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00033380, "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x00033384, "CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE", CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr }, \
    { 0x00033384, "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033388, "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033388, "CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE", CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr }, \
    { 0x0003338c, "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x0003338c, "CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE", CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr }, \
    { 0x00033390, "CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE", CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr }, \
    { 0x00033390, "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG", CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr }, \
    { 0x00033394, "CMIC_CMC2_FIFO_RD_DMA_DEBUG", CMIC_CMC2_FIFO_RD_DMA_DEBUGr }, \
    { 0x000333a0, "CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR", CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr }, \
    { 0x000333a4, "CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR", CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr }, \
    { 0x000333a8, "CMIC_CMC2_CCM_DMA_ENTRY_COUNT", CMIC_CMC2_CCM_DMA_ENTRY_COUNTr }, \
    { 0x000333ac, "CMIC_CMC2_CCM_DMA_CFG", CMIC_CMC2_CCM_DMA_CFGr }, \
    { 0x000333b0, "CMIC_CMC2_CCM_DMA_STAT", CMIC_CMC2_CCM_DMA_STATr }, \
    { 0x000333b4, "CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR", CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr }, \
    { 0x000333b8, "CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR", CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr }, \
    { 0x000333bc, "CMIC_CMC2_CCM_DMA_ECCERR_ADDR", CMIC_CMC2_CCM_DMA_ECCERR_ADDRr }, \
    { 0x000333c0, "CMIC_CMC2_CCM_DMA_STATUS_CLR", CMIC_CMC2_CCM_DMA_STATUS_CLRr }, \
    { 0x000333c4, "CMIC_CMC2_CCM_DMA_ECCERR_CONTROL", CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr }, \
    { 0x00033400, "CMIC_CMC2_IRQ_STAT0", CMIC_CMC2_IRQ_STAT0r }, \
    { 0x00033404, "CMIC_CMC2_IRQ_STAT1", CMIC_CMC2_IRQ_STAT1r }, \
    { 0x00033408, "CMIC_CMC2_IRQ_STAT2", CMIC_CMC2_IRQ_STAT2r }, \
    { 0x0003340c, "CMIC_CMC2_IRQ_STAT3", CMIC_CMC2_IRQ_STAT3r }, \
    { 0x00033410, "CMIC_CMC2_IRQ_STAT4", CMIC_CMC2_IRQ_STAT4r }, \
    { 0x00033414, "CMIC_CMC2_PCIE_IRQ_MASK0", CMIC_CMC2_PCIE_IRQ_MASK0r }, \
    { 0x00033418, "CMIC_CMC2_PCIE_IRQ_MASK1", CMIC_CMC2_PCIE_IRQ_MASK1r }, \
    { 0x0003341c, "CMIC_CMC2_PCIE_IRQ_MASK2", CMIC_CMC2_PCIE_IRQ_MASK2r }, \
    { 0x00033420, "CMIC_CMC2_PCIE_IRQ_MASK3", CMIC_CMC2_PCIE_IRQ_MASK3r }, \
    { 0x00033424, "CMIC_CMC2_PCIE_IRQ_MASK4", CMIC_CMC2_PCIE_IRQ_MASK4r }, \
    { 0x00033428, "CMIC_CMC2_UC0_IRQ_MASK0", CMIC_CMC2_UC0_IRQ_MASK0r }, \
    { 0x0003342c, "CMIC_CMC2_UC0_IRQ_MASK1", CMIC_CMC2_UC0_IRQ_MASK1r }, \
    { 0x00033430, "CMIC_CMC2_UC0_IRQ_MASK2", CMIC_CMC2_UC0_IRQ_MASK2r }, \
    { 0x00033434, "CMIC_CMC2_UC0_IRQ_MASK3", CMIC_CMC2_UC0_IRQ_MASK3r }, \
    { 0x00033438, "CMIC_CMC2_UC0_IRQ_MASK4", CMIC_CMC2_UC0_IRQ_MASK4r }, \
    { 0x0003343c, "CMIC_CMC2_UC1_IRQ_MASK0", CMIC_CMC2_UC1_IRQ_MASK0r }, \
    { 0x00033440, "CMIC_CMC2_UC1_IRQ_MASK1", CMIC_CMC2_UC1_IRQ_MASK1r }, \
    { 0x00033444, "CMIC_CMC2_UC1_IRQ_MASK2", CMIC_CMC2_UC1_IRQ_MASK2r }, \
    { 0x00033448, "CMIC_CMC2_UC1_IRQ_MASK3", CMIC_CMC2_UC1_IRQ_MASK3r }, \
    { 0x0003344c, "CMIC_CMC2_UC1_IRQ_MASK4", CMIC_CMC2_UC1_IRQ_MASK4r }, \
    { 0x00033450, "CMIC_CMC2_RCPU_IRQ_MASK0", CMIC_CMC2_RCPU_IRQ_MASK0r }, \
    { 0x00033454, "CMIC_CMC2_2BIT_ECC_ERROR_STATUS", CMIC_CMC2_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00033458, "CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK", CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr }, \
    { 0x00033470, "CMIC_CMC2_PCIE_MISCEL", CMIC_CMC2_PCIE_MISCELr }, \
    { 0x00033474, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_0", CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r }, \
    { 0x00033478, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_1", CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r }, \
    { 0x0003347c, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_2", CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r }, \
    { 0x00033480, "CMIC_CMC2_PKT_COUNT_CH0_RXPKT", CMIC_CMC2_PKT_COUNT_CH0_RXPKTr }, \
    { 0x00033484, "CMIC_CMC2_PKT_COUNT_CH0_TXPKT", CMIC_CMC2_PKT_COUNT_CH0_TXPKTr }, \
    { 0x00033488, "CMIC_CMC2_PKT_COUNT_CH1_RXPKT", CMIC_CMC2_PKT_COUNT_CH1_RXPKTr }, \
    { 0x0003348c, "CMIC_CMC2_PKT_COUNT_CH1_TXPKT", CMIC_CMC2_PKT_COUNT_CH1_TXPKTr }, \
    { 0x00033490, "CMIC_CMC2_PKT_COUNT_CH2_RXPKT", CMIC_CMC2_PKT_COUNT_CH2_RXPKTr }, \
    { 0x00033494, "CMIC_CMC2_PKT_COUNT_CH2_TXPKT", CMIC_CMC2_PKT_COUNT_CH2_TXPKTr }, \
    { 0x00033498, "CMIC_CMC2_PKT_COUNT_CH3_RXPKT", CMIC_CMC2_PKT_COUNT_CH3_RXPKTr }, \
    { 0x0003349c, "CMIC_CMC2_PKT_COUNT_CH3_TXPKT", CMIC_CMC2_PKT_COUNT_CH3_TXPKTr }, \
    { 0x000334a0, "CMIC_CMC2_PKT_COUNT_RXPKT", CMIC_CMC2_PKT_COUNT_RXPKTr }, \
    { 0x000334a4, "CMIC_CMC2_PKT_COUNT_TXPKT", CMIC_CMC2_PKT_COUNT_TXPKTr }, \
    { 0x000334a8, "CMIC_CMC2_SW_INTR_CONFIG", CMIC_CMC2_SW_INTR_CONFIGr }, \
    { 0x000334ac, "CMIC_CMC2_HOSTMEM_ADDR_REMAP_3", CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r }, \
    { 0x000334b0, "CMIC_CMC2_IRQ_STAT5", CMIC_CMC2_IRQ_STAT5r }, \
    { 0x000334b4, "CMIC_CMC2_IRQ_STAT6", CMIC_CMC2_IRQ_STAT6r }, \
    { 0x000334b8, "CMIC_CMC2_PCIE_IRQ_MASK5", CMIC_CMC2_PCIE_IRQ_MASK5r }, \
    { 0x000334bc, "CMIC_CMC2_PCIE_IRQ_MASK6", CMIC_CMC2_PCIE_IRQ_MASK6r }, \
    { 0x000334c0, "CMIC_CMC2_UC0_IRQ_MASK5", CMIC_CMC2_UC0_IRQ_MASK5r }, \
    { 0x000334c4, "CMIC_CMC2_UC0_IRQ_MASK6", CMIC_CMC2_UC0_IRQ_MASK6r }, \
    { 0x000334c8, "CMIC_CMC2_UC1_IRQ_MASK5", CMIC_CMC2_UC1_IRQ_MASK5r }, \
    { 0x000334cc, "CMIC_CMC2_UC1_IRQ_MASK6", CMIC_CMC2_UC1_IRQ_MASK6r }, \
    { 0x00033600, "CMIC_CMC2_SBUSDMA_CH0_CONTROL", CMIC_CMC2_SBUSDMA_CH0_CONTROLr }, \
    { 0x00033604, "CMIC_CMC2_SBUSDMA_CH0_REQUEST", CMIC_CMC2_SBUSDMA_CH0_REQUESTr }, \
    { 0x00033608, "CMIC_CMC2_SBUSDMA_CH0_COUNT", CMIC_CMC2_SBUSDMA_CH0_COUNTr }, \
    { 0x0003360c, "CMIC_CMC2_SBUSDMA_CH0_OPCODE", CMIC_CMC2_SBUSDMA_CH0_OPCODEr }, \
    { 0x00033610, "CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00033614, "CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr }, \
    { 0x00033618, "CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr }, \
    { 0x0003361c, "CMIC_CMC2_SBUSDMA_CH0_STATUS", CMIC_CMC2_SBUSDMA_CH0_STATUSr }, \
    { 0x00033620, "CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00033624, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00033628, "CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr }, \
    { 0x0003362c, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00033630, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00033634, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00033638, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003363c, "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00033640, "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00033644, "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x00033648, "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003364c, "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL", CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x00033650, "CMIC_CMC2_SBUSDMA_CH1_CONTROL", CMIC_CMC2_SBUSDMA_CH1_CONTROLr }, \
    { 0x00033654, "CMIC_CMC2_SBUSDMA_CH1_REQUEST", CMIC_CMC2_SBUSDMA_CH1_REQUESTr }, \
    { 0x00033658, "CMIC_CMC2_SBUSDMA_CH1_COUNT", CMIC_CMC2_SBUSDMA_CH1_COUNTr }, \
    { 0x0003365c, "CMIC_CMC2_SBUSDMA_CH1_OPCODE", CMIC_CMC2_SBUSDMA_CH1_OPCODEr }, \
    { 0x00033660, "CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00033664, "CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr }, \
    { 0x00033668, "CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr }, \
    { 0x0003366c, "CMIC_CMC2_SBUSDMA_CH1_STATUS", CMIC_CMC2_SBUSDMA_CH1_STATUSr }, \
    { 0x00033670, "CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr }, \
    { 0x00033674, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00033678, "CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr }, \
    { 0x0003367c, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00033680, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00033684, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00033688, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x0003368c, "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00033690, "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00033694, "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x00033698, "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x0003369c, "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL", CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000336a0, "CMIC_CMC2_SBUSDMA_CH2_CONTROL", CMIC_CMC2_SBUSDMA_CH2_CONTROLr }, \
    { 0x000336a4, "CMIC_CMC2_SBUSDMA_CH2_REQUEST", CMIC_CMC2_SBUSDMA_CH2_REQUESTr }, \
    { 0x000336a8, "CMIC_CMC2_SBUSDMA_CH2_COUNT", CMIC_CMC2_SBUSDMA_CH2_COUNTr }, \
    { 0x000336ac, "CMIC_CMC2_SBUSDMA_CH2_OPCODE", CMIC_CMC2_SBUSDMA_CH2_OPCODEr }, \
    { 0x000336b0, "CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x000336b4, "CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr }, \
    { 0x000336b8, "CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr }, \
    { 0x000336bc, "CMIC_CMC2_SBUSDMA_CH2_STATUS", CMIC_CMC2_SBUSDMA_CH2_STATUSr }, \
    { 0x000336c0, "CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr }, \
    { 0x000336c4, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x000336c8, "CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr }, \
    { 0x000336cc, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x000336d0, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x000336d4, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x000336d8, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr }, \
    { 0x000336dc, "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x000336e0, "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x000336e4, "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x000336e8, "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS", CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr }, \
    { 0x000336ec, "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL", CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr }, \
    { 0x000336f0, "CMIC_CMC2_SBUSDMA_CH0_TIMER", CMIC_CMC2_SBUSDMA_CH0_TIMERr }, \
    { 0x000336f4, "CMIC_CMC2_SBUSDMA_CH1_TIMER", CMIC_CMC2_SBUSDMA_CH1_TIMERr }, \
    { 0x000336f8, "CMIC_CMC2_SBUSDMA_CH2_TIMER", CMIC_CMC2_SBUSDMA_CH2_TIMERr }, \
    { 0x000336fc, "CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00033700, "CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00033704, "CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00033800, "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0", CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r }, \
    { 0x00033804, "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1", CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r }, \
    { 0x0003380c, "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2", CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r }, \
    { 0x00033810, "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0", CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r }, \
    { 0x00033814, "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1", CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r }, \
    { 0x00033818, "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2", CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r }, \
    { 0x0003381c, "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0", CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r }, \
    { 0x00033820, "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1", CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r }, \
    { 0x00033824, "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2", CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r }, \
    { 0x00033828, "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0", CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r }, \
    { 0x0003382c, "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1", CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r }, \
    { 0x00033830, "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0", CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r }, \
    { 0x00033834, "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1", CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r }, \
    { 0x00033838, "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0", CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r }, \
    { 0x0003383c, "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1", CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r }, \
    { 0x00033840, "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0", CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r }, \
    { 0x00033844, "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1", CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r }, \
    { 0x00033848, "CMIC_CMC2_CCMDMA_TM_CONTROL_0", CMIC_CMC2_CCMDMA_TM_CONTROL_0r }, \
    { 0x0003384c, "CMIC_CMC2_CCMDMA_TM_CONTROL_1", CMIC_CMC2_CCMDMA_TM_CONTROL_1r }, \
    { 0x00033850, "CMIC_CMC2_AXIIC_TM_CONTROL_0", CMIC_CMC2_AXIIC_TM_CONTROL_0r }, \
    { 0x00033854, "CMIC_CMC2_AXIIC_TM_CONTROL_1", CMIC_CMC2_AXIIC_TM_CONTROL_1r }, \
    { 0x00033858, "CMIC_CMC2_AXIIC_TM_CONTROL_2", CMIC_CMC2_AXIIC_TM_CONTROL_2r }, \
}

#define CMICM_OFFSET_MIN (0)
#define CMICM_OFFSET_MAX (0x00033858)
#define NUM_CMICM_REGS (3394)

#define CMICM_BSPI_B0_CNTRL_OFFSET                      (0x1690)
#define CMICM_BSPI_B0_STATUS_OFFSET                     (0x168c)
#define CMICM_BSPI_B1_CNTRL_OFFSET                      (0x1698)
#define CMICM_BSPI_B1_STATUS_OFFSET                     (0x1694)
#define CMICM_BSPI_BUSY_STATUS_OFFSET                   (0x1684)
#define CMICM_BSPI_INTR_STATUS_OFFSET                   (0x1688)
#define CMICM_BSPI_MAST_N_BOOT_OFFSET                   (0x1680)
#define CMICM_COMMON_CONFIG_OFFSET                      (0x10194)
#define CMICM_REVID_OFFSET                              (0x10228)
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRL_OFFSET          (0x106fc)
#define CMIC_BS0_CLK_CTRL_OFFSET                        (0x10704)
#define CMIC_BS0_CONFIG_OFFSET                          (0x10700)
#define CMIC_BS0_HEARTBEAT_CTRL_OFFSET                  (0x10708)
#define CMIC_BS0_HEARTBEAT_DOWN_DURATION_OFFSET         (0x10710)
#define CMIC_BS0_HEARTBEAT_UP_DURATION_OFFSET           (0x1070c)
#define CMIC_BS0_INITIAL_CRC_OFFSET                     (0x1072c)
#define CMIC_BS0_INPUT_TIME_0_OFFSET                    (0x10720)
#define CMIC_BS0_INPUT_TIME_1_OFFSET                    (0x10724)
#define CMIC_BS0_INPUT_TIME_2_OFFSET                    (0x10728)
#define CMIC_BS0_OUTPUT_TIME_0_OFFSET                   (0x10714)
#define CMIC_BS0_OUTPUT_TIME_1_OFFSET                   (0x10718)
#define CMIC_BS0_OUTPUT_TIME_2_OFFSET                   (0x1071c)
#define CMIC_BS1_CLK_CTRL_OFFSET                        (0x10804)
#define CMIC_BS1_CONFIG_OFFSET                          (0x10800)
#define CMIC_BS1_HEARTBEAT_CTRL_OFFSET                  (0x10808)
#define CMIC_BS1_HEARTBEAT_DOWN_DURATION_OFFSET         (0x10810)
#define CMIC_BS1_HEARTBEAT_UP_DURATION_OFFSET           (0x1080c)
#define CMIC_BS1_INITIAL_CRC_OFFSET                     (0x1082c)
#define CMIC_BS1_INPUT_TIME_0_OFFSET                    (0x10820)
#define CMIC_BS1_INPUT_TIME_1_OFFSET                    (0x10824)
#define CMIC_BS1_INPUT_TIME_2_OFFSET                    (0x10828)
#define CMIC_BS1_OUTPUT_TIME_0_OFFSET                   (0x10814)
#define CMIC_BS1_OUTPUT_TIME_1_OFFSET                   (0x10818)
#define CMIC_BS1_OUTPUT_TIME_2_OFFSET                   (0x1081c)
#define CMIC_BS_CLK_CTRL_OFFSET                         (0x10504)
#define CMIC_BS_CONFIG_OFFSET                           (0x10500)
#define CMIC_BS_HEARTBEAT_CTRL_OFFSET                   (0x10508)
#define CMIC_BS_HEARTBEAT_DOWN_DURATION_OFFSET          (0x10510)
#define CMIC_BS_HEARTBEAT_UP_DURATION_OFFSET            (0x1050c)
#define CMIC_BS_INITIAL_CRC_OFFSET                      (0x1052c)
#define CMIC_BS_INPUT_TIME_0_OFFSET                     (0x10520)
#define CMIC_BS_INPUT_TIME_1_OFFSET                     (0x10524)
#define CMIC_BS_INPUT_TIME_2_OFFSET                     (0x10528)
#define CMIC_BS_OUTPUT_TIME_0_OFFSET                    (0x10514)
#define CMIC_BS_OUTPUT_TIME_1_OFFSET                    (0x10518)
#define CMIC_BS_OUTPUT_TIME_2_OFFSET                    (0x1051c)
#define CMIC_BS_REF_CLK_GEN_CTRL_OFFSET                 (0x10474)
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_OFFSET          (0x31454)
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_OFFSET          (0x32454)
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_OFFSET          (0x33454)
#define CMIC_CMCx_2BIT_ECC_ERROR_STATUS_OFFSET(x)       (0x31454 + (0x1000 * x))
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_OFFSET     (0x31458)
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK_OFFSET     (0x32458)
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK_OFFSET     (0x33458)
#define CMIC_CMCx_2BIT_ECC_ERROR_STATUS_MASK_OFFSET(x)  (0x31458 + (0x1000 * x))
#define CMIC_CMC0_AXIIC_TM_CONTROL_0_OFFSET             (0x31850)
#define CMIC_CMC1_AXIIC_TM_CONTROL_0_OFFSET             (0x32850)
#define CMIC_CMC2_AXIIC_TM_CONTROL_0_OFFSET             (0x33850)
#define CMIC_CMCx_AXIIC_TM_CONTROL_0_OFFSET(x)          (0x31850 + (0x1000 * x))
#define CMIC_CMC0_AXIIC_TM_CONTROL_1_OFFSET             (0x31854)
#define CMIC_CMC1_AXIIC_TM_CONTROL_1_OFFSET             (0x32854)
#define CMIC_CMC2_AXIIC_TM_CONTROL_1_OFFSET             (0x33854)
#define CMIC_CMCx_AXIIC_TM_CONTROL_1_OFFSET(x)          (0x31854 + (0x1000 * x))
#define CMIC_CMC0_AXIIC_TM_CONTROL_2_OFFSET             (0x31858)
#define CMIC_CMC1_AXIIC_TM_CONTROL_2_OFFSET             (0x32858)
#define CMIC_CMC2_AXIIC_TM_CONTROL_2_OFFSET             (0x33858)
#define CMIC_CMCx_AXIIC_TM_CONTROL_2_OFFSET(x)          (0x31858 + (0x1000 * x))
#define CMIC_CMC0_CCMDMA_TM_CONTROL_0_OFFSET            (0x31848)
#define CMIC_CMC1_CCMDMA_TM_CONTROL_0_OFFSET            (0x32848)
#define CMIC_CMC2_CCMDMA_TM_CONTROL_0_OFFSET            (0x33848)
#define CMIC_CMCx_CCMDMA_TM_CONTROL_0_OFFSET(x)         (0x31848 + (0x1000 * x))
#define CMIC_CMC0_CCMDMA_TM_CONTROL_1_OFFSET            (0x3184c)
#define CMIC_CMC1_CCMDMA_TM_CONTROL_1_OFFSET            (0x3284c)
#define CMIC_CMC2_CCMDMA_TM_CONTROL_1_OFFSET            (0x3384c)
#define CMIC_CMCx_CCMDMA_TM_CONTROL_1_OFFSET(x)         (0x3184c + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_CFG_OFFSET                    (0x313ac)
#define CMIC_CMC1_CCM_DMA_CFG_OFFSET                    (0x323ac)
#define CMIC_CMC2_CCM_DMA_CFG_OFFSET                    (0x333ac)
#define CMIC_CMCx_CCM_DMA_CFG_OFFSET(x)                 (0x313ac + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_OFFSET         (0x313b4)
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR_OFFSET         (0x323b4)
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR_OFFSET         (0x333b4)
#define CMIC_CMCx_CCM_DMA_CUR_HOST0_ADDR_OFFSET(x)      (0x313b4 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR_OFFSET         (0x313b8)
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR_OFFSET         (0x323b8)
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR_OFFSET         (0x333b8)
#define CMIC_CMCx_CCM_DMA_CUR_HOST1_ADDR_OFFSET(x)      (0x313b8 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDR_OFFSET            (0x313bc)
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDR_OFFSET            (0x323bc)
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDR_OFFSET            (0x333bc)
#define CMIC_CMCx_CCM_DMA_ECCERR_ADDR_OFFSET(x)         (0x313bc + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_OFFSET         (0x313c4)
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROL_OFFSET         (0x323c4)
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROL_OFFSET         (0x333c4)
#define CMIC_CMCx_CCM_DMA_ECCERR_CONTROL_OFFSET(x)      (0x313c4 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNT_OFFSET            (0x313a8)
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNT_OFFSET            (0x323a8)
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNT_OFFSET            (0x333a8)
#define CMIC_CMCx_CCM_DMA_ENTRY_COUNT_OFFSET(x)         (0x313a8 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET   (0x313a0)
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET   (0x323a0)
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET   (0x333a0)
#define CMIC_CMCx_CCM_DMA_HOST0_MEM_START_ADDR_OFFSET(x)        (0x313a0 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET   (0x313a4)
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET   (0x323a4)
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET   (0x333a4)
#define CMIC_CMCx_CCM_DMA_HOST1_MEM_START_ADDR_OFFSET(x)        (0x313a4 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_STAT_OFFSET                   (0x313b0)
#define CMIC_CMC1_CCM_DMA_STAT_OFFSET                   (0x323b0)
#define CMIC_CMC2_CCM_DMA_STAT_OFFSET                   (0x333b0)
#define CMIC_CMCx_CCM_DMA_STAT_OFFSET(x)                (0x313b0 + (0x1000 * x))
#define CMIC_CMC0_CCM_DMA_STATUS_CLR_OFFSET             (0x313c0)
#define CMIC_CMC1_CCM_DMA_STATUS_CLR_OFFSET             (0x323c0)
#define CMIC_CMC2_CCM_DMA_STATUS_CLR_OFFSET             (0x333c0)
#define CMIC_CMCx_CCM_DMA_STATUS_CLR_OFFSET(x)          (0x313c0 + (0x1000 * x))
#define CMIC_CMC0_CH0_COS_CTRL_RX_0_OFFSET              (0x31168)
#define CMIC_CMC1_CH0_COS_CTRL_RX_0_OFFSET              (0x32168)
#define CMIC_CMC2_CH0_COS_CTRL_RX_0_OFFSET              (0x33168)
#define CMIC_CMCx_CH0_COS_CTRL_RX_0_OFFSET(x)           (0x31168 + (0x1000 * x))
#define CMIC_CMC0_CH0_COS_CTRL_RX_1_OFFSET              (0x3116c)
#define CMIC_CMC1_CH0_COS_CTRL_RX_1_OFFSET              (0x3216c)
#define CMIC_CMC2_CH0_COS_CTRL_RX_1_OFFSET              (0x3316c)
#define CMIC_CMCx_CH0_COS_CTRL_RX_1_OFFSET(x)           (0x3116c + (0x1000 * x))
#define CMIC_CMC0_CH0_DMA_CTRL_OFFSET                   (0x31140)
#define CMIC_CMC1_CH0_DMA_CTRL_OFFSET                   (0x32140)
#define CMIC_CMC2_CH0_DMA_CTRL_OFFSET                   (0x33140)
#define CMIC_CMCx_CH0_DMA_CTRL_OFFSET(x)                (0x31140 + (0x1000 * x))
#define CMIC_CMC0_CH0_DMA_CURR_DESC_OFFSET              (0x311a8)
#define CMIC_CMC1_CH0_DMA_CURR_DESC_OFFSET              (0x321a8)
#define CMIC_CMC2_CH0_DMA_CURR_DESC_OFFSET              (0x331a8)
#define CMIC_CMCx_CH0_DMA_CURR_DESC_OFFSET(x)           (0x311a8 + (0x1000 * x))
#define CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x31110)
#define CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x32110)
#define CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x33110)
#define CMIC_CMCx_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET(x)  (0x31110 + (0x1000 * x))
#define CMIC_CMC0_CH1_COS_CTRL_RX_0_OFFSET              (0x31170)
#define CMIC_CMC1_CH1_COS_CTRL_RX_0_OFFSET              (0x32170)
#define CMIC_CMC2_CH1_COS_CTRL_RX_0_OFFSET              (0x33170)
#define CMIC_CMCx_CH1_COS_CTRL_RX_0_OFFSET(x)           (0x31170 + (0x1000 * x))
#define CMIC_CMC0_CH1_COS_CTRL_RX_1_OFFSET              (0x31174)
#define CMIC_CMC1_CH1_COS_CTRL_RX_1_OFFSET              (0x32174)
#define CMIC_CMC2_CH1_COS_CTRL_RX_1_OFFSET              (0x33174)
#define CMIC_CMCx_CH1_COS_CTRL_RX_1_OFFSET(x)           (0x31174 + (0x1000 * x))
#define CMIC_CMC0_CH1_DMA_CTRL_OFFSET                   (0x31144)
#define CMIC_CMC1_CH1_DMA_CTRL_OFFSET                   (0x32144)
#define CMIC_CMC2_CH1_DMA_CTRL_OFFSET                   (0x33144)
#define CMIC_CMCx_CH1_DMA_CTRL_OFFSET(x)                (0x31144 + (0x1000 * x))
#define CMIC_CMC0_CH1_DMA_CURR_DESC_OFFSET              (0x311ac)
#define CMIC_CMC1_CH1_DMA_CURR_DESC_OFFSET              (0x321ac)
#define CMIC_CMC2_CH1_DMA_CURR_DESC_OFFSET              (0x331ac)
#define CMIC_CMCx_CH1_DMA_CURR_DESC_OFFSET(x)           (0x311ac + (0x1000 * x))
#define CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x31114)
#define CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x32114)
#define CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x33114)
#define CMIC_CMCx_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET(x)  (0x31114 + (0x1000 * x))
#define CMIC_CMC0_CH2_COS_CTRL_RX_0_OFFSET              (0x31178)
#define CMIC_CMC1_CH2_COS_CTRL_RX_0_OFFSET              (0x32178)
#define CMIC_CMC2_CH2_COS_CTRL_RX_0_OFFSET              (0x33178)
#define CMIC_CMCx_CH2_COS_CTRL_RX_0_OFFSET(x)           (0x31178 + (0x1000 * x))
#define CMIC_CMC0_CH2_COS_CTRL_RX_1_OFFSET              (0x3117c)
#define CMIC_CMC1_CH2_COS_CTRL_RX_1_OFFSET              (0x3217c)
#define CMIC_CMC2_CH2_COS_CTRL_RX_1_OFFSET              (0x3317c)
#define CMIC_CMCx_CH2_COS_CTRL_RX_1_OFFSET(x)           (0x3117c + (0x1000 * x))
#define CMIC_CMC0_CH2_DMA_CTRL_OFFSET                   (0x31148)
#define CMIC_CMC1_CH2_DMA_CTRL_OFFSET                   (0x32148)
#define CMIC_CMC2_CH2_DMA_CTRL_OFFSET                   (0x33148)
#define CMIC_CMCx_CH2_DMA_CTRL_OFFSET(x)                (0x31148 + (0x1000 * x))
#define CMIC_CMC0_CH2_DMA_CURR_DESC_OFFSET              (0x311b0)
#define CMIC_CMC1_CH2_DMA_CURR_DESC_OFFSET              (0x321b0)
#define CMIC_CMC2_CH2_DMA_CURR_DESC_OFFSET              (0x331b0)
#define CMIC_CMCx_CH2_DMA_CURR_DESC_OFFSET(x)           (0x311b0 + (0x1000 * x))
#define CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x31118)
#define CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x32118)
#define CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x33118)
#define CMIC_CMCx_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET(x)  (0x31118 + (0x1000 * x))
#define CMIC_CMC0_CH3_COS_CTRL_RX_0_OFFSET              (0x31180)
#define CMIC_CMC1_CH3_COS_CTRL_RX_0_OFFSET              (0x32180)
#define CMIC_CMC2_CH3_COS_CTRL_RX_0_OFFSET              (0x33180)
#define CMIC_CMCx_CH3_COS_CTRL_RX_0_OFFSET(x)           (0x31180 + (0x1000 * x))
#define CMIC_CMC0_CH3_COS_CTRL_RX_1_OFFSET              (0x31184)
#define CMIC_CMC1_CH3_COS_CTRL_RX_1_OFFSET              (0x32184)
#define CMIC_CMC2_CH3_COS_CTRL_RX_1_OFFSET              (0x33184)
#define CMIC_CMCx_CH3_COS_CTRL_RX_1_OFFSET(x)           (0x31184 + (0x1000 * x))
#define CMIC_CMC0_CH3_DMA_CTRL_OFFSET                   (0x3114c)
#define CMIC_CMC1_CH3_DMA_CTRL_OFFSET                   (0x3214c)
#define CMIC_CMC2_CH3_DMA_CTRL_OFFSET                   (0x3314c)
#define CMIC_CMCx_CH3_DMA_CTRL_OFFSET(x)                (0x3114c + (0x1000 * x))
#define CMIC_CMC0_CH3_DMA_CURR_DESC_OFFSET              (0x311b4)
#define CMIC_CMC1_CH3_DMA_CURR_DESC_OFFSET              (0x321b4)
#define CMIC_CMC2_CH3_DMA_CURR_DESC_OFFSET              (0x331b4)
#define CMIC_CMCx_CH3_DMA_CURR_DESC_OFFSET(x)           (0x311b4 + (0x1000 * x))
#define CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x3111c)
#define CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x3211c)
#define CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET     (0x3311c)
#define CMIC_CMCx_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET(x)  (0x3111c + (0x1000 * x))
#define CMIC_CMC0_CONFIG_OFFSET                         (0x31108)
#define CMIC_CMC1_CONFIG_OFFSET                         (0x32108)
#define CMIC_CMC2_CONFIG_OFFSET                         (0x33108)
#define CMIC_CMCx_CONFIG_OFFSET(x)                      (0x31108 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH0_DESC_HALT_ADDR_OFFSET         (0x31120)
#define CMIC_CMC1_DMA_CH0_DESC_HALT_ADDR_OFFSET         (0x32120)
#define CMIC_CMC2_DMA_CH0_DESC_HALT_ADDR_OFFSET         (0x33120)
#define CMIC_CMCx_DMA_CH0_DESC_HALT_ADDR_OFFSET(x)      (0x31120 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH0_INTR_COAL_OFFSET              (0x31188)
#define CMIC_CMC1_DMA_CH0_INTR_COAL_OFFSET              (0x32188)
#define CMIC_CMC2_DMA_CH0_INTR_COAL_OFFSET              (0x33188)
#define CMIC_CMCx_DMA_CH0_INTR_COAL_OFFSET(x)           (0x31188 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH1_DESC_HALT_ADDR_OFFSET         (0x31124)
#define CMIC_CMC1_DMA_CH1_DESC_HALT_ADDR_OFFSET         (0x32124)
#define CMIC_CMC2_DMA_CH1_DESC_HALT_ADDR_OFFSET         (0x33124)
#define CMIC_CMCx_DMA_CH1_DESC_HALT_ADDR_OFFSET(x)      (0x31124 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH1_INTR_COAL_OFFSET              (0x3118c)
#define CMIC_CMC1_DMA_CH1_INTR_COAL_OFFSET              (0x3218c)
#define CMIC_CMC2_DMA_CH1_INTR_COAL_OFFSET              (0x3318c)
#define CMIC_CMCx_DMA_CH1_INTR_COAL_OFFSET(x)           (0x3118c + (0x1000 * x))
#define CMIC_CMC0_DMA_CH2_DESC_HALT_ADDR_OFFSET         (0x31128)
#define CMIC_CMC1_DMA_CH2_DESC_HALT_ADDR_OFFSET         (0x32128)
#define CMIC_CMC2_DMA_CH2_DESC_HALT_ADDR_OFFSET         (0x33128)
#define CMIC_CMCx_DMA_CH2_DESC_HALT_ADDR_OFFSET(x)      (0x31128 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH2_INTR_COAL_OFFSET              (0x31190)
#define CMIC_CMC1_DMA_CH2_INTR_COAL_OFFSET              (0x32190)
#define CMIC_CMC2_DMA_CH2_INTR_COAL_OFFSET              (0x33190)
#define CMIC_CMCx_DMA_CH2_INTR_COAL_OFFSET(x)           (0x31190 + (0x1000 * x))
#define CMIC_CMC0_DMA_CH3_DESC_HALT_ADDR_OFFSET         (0x3112c)
#define CMIC_CMC1_DMA_CH3_DESC_HALT_ADDR_OFFSET         (0x3212c)
#define CMIC_CMC2_DMA_CH3_DESC_HALT_ADDR_OFFSET         (0x3312c)
#define CMIC_CMCx_DMA_CH3_DESC_HALT_ADDR_OFFSET(x)      (0x3112c + (0x1000 * x))
#define CMIC_CMC0_DMA_CH3_INTR_COAL_OFFSET              (0x31194)
#define CMIC_CMC1_DMA_CH3_INTR_COAL_OFFSET              (0x32194)
#define CMIC_CMC2_DMA_CH3_INTR_COAL_OFFSET              (0x33194)
#define CMIC_CMCx_DMA_CH3_INTR_COAL_OFFSET(x)           (0x31194 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC0_OFFSET                      (0x31158)
#define CMIC_CMC1_DMA_DESC0_OFFSET                      (0x32158)
#define CMIC_CMC2_DMA_DESC0_OFFSET                      (0x33158)
#define CMIC_CMCx_DMA_DESC0_OFFSET(x)                   (0x31158 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC1_OFFSET                      (0x3115c)
#define CMIC_CMC1_DMA_DESC1_OFFSET                      (0x3215c)
#define CMIC_CMC2_DMA_DESC1_OFFSET                      (0x3315c)
#define CMIC_CMCx_DMA_DESC1_OFFSET(x)                   (0x3115c + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC2_OFFSET                      (0x31160)
#define CMIC_CMC1_DMA_DESC2_OFFSET                      (0x32160)
#define CMIC_CMC2_DMA_DESC2_OFFSET                      (0x33160)
#define CMIC_CMCx_DMA_DESC2_OFFSET(x)                   (0x31160 + (0x1000 * x))
#define CMIC_CMC0_DMA_DESC3_OFFSET                      (0x31164)
#define CMIC_CMC1_DMA_DESC3_OFFSET                      (0x32164)
#define CMIC_CMC2_DMA_DESC3_OFFSET                      (0x33164)
#define CMIC_CMCx_DMA_DESC3_OFFSET(x)                   (0x31164 + (0x1000 * x))
#define CMIC_CMC0_DMA_STAT_OFFSET                       (0x31150)
#define CMIC_CMC1_DMA_STAT_OFFSET                       (0x32150)
#define CMIC_CMC2_DMA_STAT_OFFSET                       (0x33150)
#define CMIC_CMCx_DMA_STAT_OFFSET(x)                    (0x31150 + (0x1000 * x))
#define CMIC_CMC0_DMA_STAT_CLR_OFFSET                   (0x311a4)
#define CMIC_CMC1_DMA_STAT_CLR_OFFSET                   (0x321a4)
#define CMIC_CMC2_DMA_STAT_CLR_OFFSET                   (0x331a4)
#define CMIC_CMCx_DMA_STAT_CLR_OFFSET(x)                (0x311a4 + (0x1000 * x))
#define CMIC_CMC0_DMA_STAT_HI_OFFSET                    (0x31130)
#define CMIC_CMC1_DMA_STAT_HI_OFFSET                    (0x32130)
#define CMIC_CMC2_DMA_STAT_HI_OFFSET                    (0x33130)
#define CMIC_CMCx_DMA_STAT_HI_OFFSET(x)                 (0x31130 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0_OFFSET     (0x31828)
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0_OFFSET     (0x32828)
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0_OFFSET     (0x33828)
#define CMIC_CMCx_FIFORDDMA_CH0_TM_CONTROL_0_OFFSET(x)  (0x31828 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1_OFFSET     (0x3182c)
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1_OFFSET     (0x3282c)
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1_OFFSET     (0x3382c)
#define CMIC_CMCx_FIFORDDMA_CH0_TM_CONTROL_1_OFFSET(x)  (0x3182c + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0_OFFSET     (0x31830)
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0_OFFSET     (0x32830)
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0_OFFSET     (0x33830)
#define CMIC_CMCx_FIFORDDMA_CH1_TM_CONTROL_0_OFFSET(x)  (0x31830 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1_OFFSET     (0x31834)
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1_OFFSET     (0x32834)
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1_OFFSET     (0x33834)
#define CMIC_CMCx_FIFORDDMA_CH1_TM_CONTROL_1_OFFSET(x)  (0x31834 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0_OFFSET     (0x31838)
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0_OFFSET     (0x32838)
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0_OFFSET     (0x33838)
#define CMIC_CMCx_FIFORDDMA_CH2_TM_CONTROL_0_OFFSET(x)  (0x31838 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1_OFFSET     (0x3183c)
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1_OFFSET     (0x3283c)
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1_OFFSET     (0x3383c)
#define CMIC_CMCx_FIFORDDMA_CH2_TM_CONTROL_1_OFFSET(x)  (0x3183c + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0_OFFSET     (0x31840)
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0_OFFSET     (0x32840)
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0_OFFSET     (0x33840)
#define CMIC_CMCx_FIFORDDMA_CH3_TM_CONTROL_0_OFFSET(x)  (0x31840 + (0x1000 * x))
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1_OFFSET     (0x31844)
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1_OFFSET     (0x32844)
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1_OFFSET     (0x33844)
#define CMIC_CMCx_FIFORDDMA_CH3_TM_CONTROL_1_OFFSET(x)  (0x31844 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_OFFSET            (0x312c0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFG_OFFSET            (0x322c0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFG_OFFSET            (0x332c0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_CFG_OFFSET(x)         (0x312c0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x31330)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x32330)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x33330)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET(x)       (0x31330 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_OFFSET (0x31310)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_OFFSET (0x32310)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_OFFSET (0x33310)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_OFFSET(x)      (0x31310 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL_OFFSET (0x31320)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL_OFFSET (0x32320)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL_OFFSET (0x33320)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_ECCERR_CONTROL_OFFSET(x)      (0x31320 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x312f0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x322f0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x332f0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)    (0x312f0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x312e0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x322e0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x332e0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)       (0x312e0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x31354)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x32354)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x33354)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)   (0x31354 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x312f4)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x322f4)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x332f4)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)   (0x312f4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x312f0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x322f0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x332f0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET(x)     (0x312f0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x312f4)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x322f4)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x332f4)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET(x)     (0x312f4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_OFFSET         (0x31384)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE_OFFSET         (0x32384)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE_OFFSET         (0x33384)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_OPCODE_OFFSET(x)      (0x31384 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x31384)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x32384)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x33384)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)     (0x31384 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x312d0)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x322d0)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x332d0)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)  (0x312d0 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_OFFSET           (0x31364)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_OFFSET           (0x32364)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_OFFSET           (0x33364)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_STAT_OFFSET(x)        (0x31364 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET       (0x31374)
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET       (0x32374)
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET       (0x33374)
#define CMIC_CMCx_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET(x)    (0x31374 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFG_OFFSET            (0x312c4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFG_OFFSET            (0x322c4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFG_OFFSET            (0x332c4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_CFG_OFFSET(x)         (0x312c4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x31334)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x32334)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x33334)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET(x)       (0x31334 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_OFFSET (0x31314)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_OFFSET (0x32314)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_OFFSET (0x33314)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_OFFSET(x)      (0x31314 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL_OFFSET (0x31324)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL_OFFSET (0x32324)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL_OFFSET (0x33324)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_ECCERR_CONTROL_OFFSET(x)      (0x31324 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x312f8)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x322f8)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x332f8)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)    (0x312f8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x312e4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x322e4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x332e4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)       (0x312e4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x31358)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x32358)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x33358)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)   (0x31358 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x312fc)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x322fc)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x332fc)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)   (0x312fc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x312f8)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x322f8)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x332f8)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET(x)     (0x312f8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x312fc)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x322fc)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x332fc)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET(x)     (0x312fc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE_OFFSET         (0x31388)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE_OFFSET         (0x32388)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE_OFFSET         (0x33388)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_OPCODE_OFFSET(x)      (0x31388 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x31388)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x32388)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x33388)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)     (0x31388 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x312d4)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x322d4)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x332d4)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)  (0x312d4 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_OFFSET           (0x31368)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_OFFSET           (0x32368)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_OFFSET           (0x33368)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_STAT_OFFSET(x)        (0x31368 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET       (0x31378)
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET       (0x32378)
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET       (0x33378)
#define CMIC_CMCx_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET(x)    (0x31378 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFG_OFFSET            (0x312c8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFG_OFFSET            (0x322c8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFG_OFFSET            (0x332c8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_CFG_OFFSET(x)         (0x312c8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x31338)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x32338)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x33338)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET(x)       (0x31338 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_OFFSET (0x31318)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_OFFSET (0x32318)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_OFFSET (0x33318)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_OFFSET(x)      (0x31318 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL_OFFSET (0x31328)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL_OFFSET (0x32328)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL_OFFSET (0x33328)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_ECCERR_CONTROL_OFFSET(x)      (0x31328 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x31300)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x32300)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x33300)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)    (0x31300 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x312e8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x322e8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x332e8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)       (0x312e8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x3135c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x3235c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x3335c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)   (0x3135c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x31304)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x32304)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x33304)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)   (0x31304 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x31300)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x32300)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x33300)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET(x)     (0x31300 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x31304)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x32304)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x33304)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET(x)     (0x31304 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE_OFFSET         (0x3138c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE_OFFSET         (0x3238c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE_OFFSET         (0x3338c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_OPCODE_OFFSET(x)      (0x3138c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x3138c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x3238c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x3338c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)     (0x3138c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x312d8)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x322d8)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x332d8)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)  (0x312d8 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_OFFSET           (0x3136c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_OFFSET           (0x3236c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_OFFSET           (0x3336c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_STAT_OFFSET(x)        (0x3136c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET       (0x3137c)
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET       (0x3237c)
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET       (0x3337c)
#define CMIC_CMCx_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET(x)    (0x3137c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFG_OFFSET            (0x312cc)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFG_OFFSET            (0x322cc)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFG_OFFSET            (0x332cc)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_CFG_OFFSET(x)         (0x312cc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x3133c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x3233c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET  (0x3333c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_OFFSET(x)       (0x3133c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_OFFSET (0x3131c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_OFFSET (0x3231c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_OFFSET (0x3331c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_OFFSET(x)      (0x3131c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL_OFFSET (0x3132c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL_OFFSET (0x3232c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL_OFFSET (0x3332c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_ECCERR_CONTROL_OFFSET(x)      (0x3132c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x31308)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x32308)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET       (0x33308)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTR_OFFSET(x)    (0x31308 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x312ec)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x322ec)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET  (0x332ec)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_OFFSET(x)       (0x312ec + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x31360)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x32360)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET      (0x33360)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET(x)   (0x31360 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x3130c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x3230c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET      (0x3330c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_OFFSET(x)   (0x3130c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x31308)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x32308)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET        (0x33308)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET(x)     (0x31308 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x3130c)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x3230c)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET        (0x3330c)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET(x)     (0x3130c + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE_OFFSET         (0x31390)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE_OFFSET         (0x32390)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE_OFFSET         (0x33390)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_OPCODE_OFFSET(x)      (0x31390 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x31390)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x32390)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET        (0x33390)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIG_OFFSET(x)     (0x31390 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x312dc)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x322dc)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET     (0x332dc)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET(x)  (0x312dc + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_OFFSET           (0x31370)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_OFFSET           (0x32370)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_OFFSET           (0x33370)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_STAT_OFFSET(x)        (0x31370 + (0x1000 * x))
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET       (0x31380)
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET       (0x32380)
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET       (0x33380)
#define CMIC_CMCx_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET(x)    (0x31380 + (0x1000 * x))
#define CMIC_CMC0_FIFO_RD_DMA_DEBUG_OFFSET              (0x31394)
#define CMIC_CMC1_FIFO_RD_DMA_DEBUG_OFFSET              (0x32394)
#define CMIC_CMC2_FIFO_RD_DMA_DEBUG_OFFSET              (0x33394)
#define CMIC_CMCx_FIFO_RD_DMA_DEBUG_OFFSET(x)           (0x31394 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_ADDRESS_OFFSET                 (0x31070)
#define CMIC_CMC1_FSCHAN_ADDRESS_OFFSET                 (0x32070)
#define CMIC_CMC2_FSCHAN_ADDRESS_OFFSET                 (0x33070)
#define CMIC_CMCx_FSCHAN_ADDRESS_OFFSET(x)              (0x31070 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA32_OFFSET                  (0x31074)
#define CMIC_CMC1_FSCHAN_DATA32_OFFSET                  (0x32074)
#define CMIC_CMC2_FSCHAN_DATA32_OFFSET                  (0x33074)
#define CMIC_CMCx_FSCHAN_DATA32_OFFSET(x)               (0x31074 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA64_HI_OFFSET               (0x3107c)
#define CMIC_CMC1_FSCHAN_DATA64_HI_OFFSET               (0x3207c)
#define CMIC_CMC2_FSCHAN_DATA64_HI_OFFSET               (0x3307c)
#define CMIC_CMCx_FSCHAN_DATA64_HI_OFFSET(x)            (0x3107c + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_DATA64_LO_OFFSET               (0x31078)
#define CMIC_CMC1_FSCHAN_DATA64_LO_OFFSET               (0x32078)
#define CMIC_CMC2_FSCHAN_DATA64_LO_OFFSET               (0x33078)
#define CMIC_CMCx_FSCHAN_DATA64_LO_OFFSET(x)            (0x31078 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET      (0x31064)
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET      (0x32064)
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET      (0x33064)
#define CMIC_CMCx_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET(x)   (0x31064 + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_OPCODE_OFFSET                  (0x3106c)
#define CMIC_CMC1_FSCHAN_OPCODE_OFFSET                  (0x3206c)
#define CMIC_CMC2_FSCHAN_OPCODE_OFFSET                  (0x3306c)
#define CMIC_CMCx_FSCHAN_OPCODE_OFFSET(x)               (0x3106c + (0x1000 * x))
#define CMIC_CMC0_FSCHAN_STATUS_OFFSET                  (0x31068)
#define CMIC_CMC1_FSCHAN_STATUS_OFFSET                  (0x32068)
#define CMIC_CMC2_FSCHAN_STATUS_OFFSET                  (0x33068)
#define CMIC_CMCx_FSCHAN_STATUS_OFFSET(x)               (0x31068 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_OFFSET           (0x31474)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0_OFFSET           (0x32474)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0_OFFSET           (0x33474)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_0_OFFSET(x)        (0x31474 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_OFFSET           (0x31478)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1_OFFSET           (0x32478)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1_OFFSET           (0x33478)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_1_OFFSET(x)        (0x31478 + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_OFFSET           (0x3147c)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2_OFFSET           (0x3247c)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2_OFFSET           (0x3347c)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_2_OFFSET(x)        (0x3147c + (0x1000 * x))
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3_OFFSET           (0x314ac)
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3_OFFSET           (0x324ac)
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3_OFFSET           (0x334ac)
#define CMIC_CMCx_HOSTMEM_ADDR_REMAP_3_OFFSET(x)        (0x314ac + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT0_OFFSET                      (0x31400)
#define CMIC_CMC1_IRQ_STAT0_OFFSET                      (0x32400)
#define CMIC_CMC2_IRQ_STAT0_OFFSET                      (0x33400)
#define CMIC_CMCx_IRQ_STAT0_OFFSET(x)                   (0x31400 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT1_OFFSET                      (0x31404)
#define CMIC_CMC1_IRQ_STAT1_OFFSET                      (0x32404)
#define CMIC_CMC2_IRQ_STAT1_OFFSET                      (0x33404)
#define CMIC_CMCx_IRQ_STAT1_OFFSET(x)                   (0x31404 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT2_OFFSET                      (0x31408)
#define CMIC_CMC1_IRQ_STAT2_OFFSET                      (0x32408)
#define CMIC_CMC2_IRQ_STAT2_OFFSET                      (0x33408)
#define CMIC_CMCx_IRQ_STAT2_OFFSET(x)                   (0x31408 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT3_OFFSET                      (0x3140c)
#define CMIC_CMC1_IRQ_STAT3_OFFSET                      (0x3240c)
#define CMIC_CMC2_IRQ_STAT3_OFFSET                      (0x3340c)
#define CMIC_CMCx_IRQ_STAT3_OFFSET(x)                   (0x3140c + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT4_OFFSET                      (0x31410)
#define CMIC_CMC1_IRQ_STAT4_OFFSET                      (0x32410)
#define CMIC_CMC2_IRQ_STAT4_OFFSET                      (0x33410)
#define CMIC_CMCx_IRQ_STAT4_OFFSET(x)                   (0x31410 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT5_OFFSET                      (0x314b0)
#define CMIC_CMC1_IRQ_STAT5_OFFSET                      (0x324b0)
#define CMIC_CMC2_IRQ_STAT5_OFFSET                      (0x334b0)
#define CMIC_CMCx_IRQ_STAT5_OFFSET(x)                   (0x314b0 + (0x1000 * x))
#define CMIC_CMC0_IRQ_STAT6_OFFSET                      (0x314b4)
#define CMIC_CMC1_IRQ_STAT6_OFFSET                      (0x324b4)
#define CMIC_CMC2_IRQ_STAT6_OFFSET                      (0x334b4)
#define CMIC_CMCx_IRQ_STAT6_OFFSET(x)                   (0x314b4 + (0x1000 * x))
#define CMIC_CMC0_MIIM_ADDRESS_OFFSET                   (0x31088)
#define CMIC_CMC1_MIIM_ADDRESS_OFFSET                   (0x32088)
#define CMIC_CMC2_MIIM_ADDRESS_OFFSET                   (0x33088)
#define CMIC_CMCx_MIIM_ADDRESS_OFFSET(x)                (0x31088 + (0x1000 * x))
#define CMIC_CMC0_MIIM_CTRL_OFFSET                      (0x3108c)
#define CMIC_CMC1_MIIM_CTRL_OFFSET                      (0x3208c)
#define CMIC_CMC2_MIIM_CTRL_OFFSET                      (0x3308c)
#define CMIC_CMCx_MIIM_CTRL_OFFSET(x)                   (0x3108c + (0x1000 * x))
#define CMIC_CMC0_MIIM_PARAM_OFFSET                     (0x31080)
#define CMIC_CMC1_MIIM_PARAM_OFFSET                     (0x32080)
#define CMIC_CMC2_MIIM_PARAM_OFFSET                     (0x33080)
#define CMIC_CMCx_MIIM_PARAM_OFFSET(x)                  (0x31080 + (0x1000 * x))
#define CMIC_CMC0_MIIM_READ_DATA_OFFSET                 (0x31084)
#define CMIC_CMC1_MIIM_READ_DATA_OFFSET                 (0x32084)
#define CMIC_CMC2_MIIM_READ_DATA_OFFSET                 (0x33084)
#define CMIC_CMCx_MIIM_READ_DATA_OFFSET(x)              (0x31084 + (0x1000 * x))
#define CMIC_CMC0_MIIM_STAT_OFFSET                      (0x31090)
#define CMIC_CMC1_MIIM_STAT_OFFSET                      (0x32090)
#define CMIC_CMC2_MIIM_STAT_OFFSET                      (0x33090)
#define CMIC_CMCx_MIIM_STAT_OFFSET(x)                   (0x31090 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK0_OFFSET                 (0x31414)
#define CMIC_CMC1_PCIE_IRQ_MASK0_OFFSET                 (0x32414)
#define CMIC_CMC2_PCIE_IRQ_MASK0_OFFSET                 (0x33414)
#define CMIC_CMCx_PCIE_IRQ_MASK0_OFFSET(x)              (0x31414 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK1_OFFSET                 (0x31418)
#define CMIC_CMC1_PCIE_IRQ_MASK1_OFFSET                 (0x32418)
#define CMIC_CMC2_PCIE_IRQ_MASK1_OFFSET                 (0x33418)
#define CMIC_CMCx_PCIE_IRQ_MASK1_OFFSET(x)              (0x31418 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK2_OFFSET                 (0x3141c)
#define CMIC_CMC1_PCIE_IRQ_MASK2_OFFSET                 (0x3241c)
#define CMIC_CMC2_PCIE_IRQ_MASK2_OFFSET                 (0x3341c)
#define CMIC_CMCx_PCIE_IRQ_MASK2_OFFSET(x)              (0x3141c + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK3_OFFSET                 (0x31420)
#define CMIC_CMC1_PCIE_IRQ_MASK3_OFFSET                 (0x32420)
#define CMIC_CMC2_PCIE_IRQ_MASK3_OFFSET                 (0x33420)
#define CMIC_CMCx_PCIE_IRQ_MASK3_OFFSET(x)              (0x31420 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK4_OFFSET                 (0x31424)
#define CMIC_CMC1_PCIE_IRQ_MASK4_OFFSET                 (0x32424)
#define CMIC_CMC2_PCIE_IRQ_MASK4_OFFSET                 (0x33424)
#define CMIC_CMCx_PCIE_IRQ_MASK4_OFFSET(x)              (0x31424 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK5_OFFSET                 (0x314b8)
#define CMIC_CMC1_PCIE_IRQ_MASK5_OFFSET                 (0x324b8)
#define CMIC_CMC2_PCIE_IRQ_MASK5_OFFSET                 (0x334b8)
#define CMIC_CMCx_PCIE_IRQ_MASK5_OFFSET(x)              (0x314b8 + (0x1000 * x))
#define CMIC_CMC0_PCIE_IRQ_MASK6_OFFSET                 (0x314bc)
#define CMIC_CMC1_PCIE_IRQ_MASK6_OFFSET                 (0x324bc)
#define CMIC_CMC2_PCIE_IRQ_MASK6_OFFSET                 (0x334bc)
#define CMIC_CMCx_PCIE_IRQ_MASK6_OFFSET(x)              (0x314bc + (0x1000 * x))
#define CMIC_CMC0_PCIE_MISCEL_OFFSET                    (0x31470)
#define CMIC_CMC1_PCIE_MISCEL_OFFSET                    (0x32470)
#define CMIC_CMC2_PCIE_MISCEL_OFFSET                    (0x33470)
#define CMIC_CMCx_PCIE_MISCEL_OFFSET(x)                 (0x31470 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKT_OFFSET            (0x31480)
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKT_OFFSET            (0x32480)
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKT_OFFSET            (0x33480)
#define CMIC_CMCx_PKT_COUNT_CH0_RXPKT_OFFSET(x)         (0x31480 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKT_OFFSET            (0x31484)
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKT_OFFSET            (0x32484)
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKT_OFFSET            (0x33484)
#define CMIC_CMCx_PKT_COUNT_CH0_TXPKT_OFFSET(x)         (0x31484 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKT_OFFSET            (0x31488)
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKT_OFFSET            (0x32488)
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKT_OFFSET            (0x33488)
#define CMIC_CMCx_PKT_COUNT_CH1_RXPKT_OFFSET(x)         (0x31488 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKT_OFFSET            (0x3148c)
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKT_OFFSET            (0x3248c)
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKT_OFFSET            (0x3348c)
#define CMIC_CMCx_PKT_COUNT_CH1_TXPKT_OFFSET(x)         (0x3148c + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKT_OFFSET            (0x31490)
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKT_OFFSET            (0x32490)
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKT_OFFSET            (0x33490)
#define CMIC_CMCx_PKT_COUNT_CH2_RXPKT_OFFSET(x)         (0x31490 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKT_OFFSET            (0x31494)
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKT_OFFSET            (0x32494)
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKT_OFFSET            (0x33494)
#define CMIC_CMCx_PKT_COUNT_CH2_TXPKT_OFFSET(x)         (0x31494 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKT_OFFSET            (0x31498)
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKT_OFFSET            (0x32498)
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKT_OFFSET            (0x33498)
#define CMIC_CMCx_PKT_COUNT_CH3_RXPKT_OFFSET(x)         (0x31498 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKT_OFFSET            (0x3149c)
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKT_OFFSET            (0x3249c)
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKT_OFFSET            (0x3349c)
#define CMIC_CMCx_PKT_COUNT_CH3_TXPKT_OFFSET(x)         (0x3149c + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_RXPKT_OFFSET                (0x314a0)
#define CMIC_CMC1_PKT_COUNT_RXPKT_OFFSET                (0x324a0)
#define CMIC_CMC2_PKT_COUNT_RXPKT_OFFSET                (0x334a0)
#define CMIC_CMCx_PKT_COUNT_RXPKT_OFFSET(x)             (0x314a0 + (0x1000 * x))
#define CMIC_CMC0_PKT_COUNT_TXPKT_OFFSET                (0x314a4)
#define CMIC_CMC1_PKT_COUNT_TXPKT_OFFSET                (0x324a4)
#define CMIC_CMC2_PKT_COUNT_TXPKT_OFFSET                (0x334a4)
#define CMIC_CMCx_PKT_COUNT_TXPKT_OFFSET(x)             (0x314a4 + (0x1000 * x))
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0_OFFSET         (0x3119c)
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0_OFFSET         (0x3219c)
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0_OFFSET         (0x3319c)
#define CMIC_CMCx_PROGRAMMABLE_COS_MASK0_OFFSET(x)      (0x3119c + (0x1000 * x))
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1_OFFSET         (0x311a0)
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1_OFFSET         (0x321a0)
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1_OFFSET         (0x331a0)
#define CMIC_CMCx_PROGRAMMABLE_COS_MASK1_OFFSET(x)      (0x311a0 + (0x1000 * x))
#define CMIC_CMC0_RCPU_IRQ_MASK0_OFFSET                 (0x31450)
#define CMIC_CMC1_RCPU_IRQ_MASK0_OFFSET                 (0x32450)
#define CMIC_CMC2_RCPU_IRQ_MASK0_OFFSET                 (0x33450)
#define CMIC_CMCx_RCPU_IRQ_MASK0_OFFSET(x)              (0x31450 + (0x1000 * x))
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_OFFSET         (0x31198)
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIG_OFFSET         (0x32198)
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIG_OFFSET         (0x33198)
#define CMIC_CMCx_RXBUF_THRESHOLD_CONFIG_OFFSET(x)      (0x31198 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CONTROL_OFFSET            (0x31600)
#define CMIC_CMC1_SBUSDMA_CH0_CONTROL_OFFSET            (0x32600)
#define CMIC_CMC2_SBUSDMA_CH0_CONTROL_OFFSET            (0x33600)
#define CMIC_CMCx_SBUSDMA_CH0_CONTROL_OFFSET(x)         (0x31600 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_COUNT_OFFSET              (0x31608)
#define CMIC_CMC1_SBUSDMA_CH0_COUNT_OFFSET              (0x32608)
#define CMIC_CMC2_SBUSDMA_CH0_COUNT_OFFSET              (0x33608)
#define CMIC_CMCx_SBUSDMA_CH0_COUNT_OFFSET(x)           (0x31608 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_OFFSET   (0x31628)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_OFFSET   (0x32628)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS_OFFSET   (0x33628)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_DESC_ADDRESS_OFFSET(x)        (0x31628 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_OFFSET        (0x31620)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_OFFSET        (0x32620)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_OFFSET        (0x33620)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_OFFSET(x)     (0x31620 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x31630)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x32630)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x33630)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x)        (0x31630 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x31638)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x32638)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x33638)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET(x)        (0x31638 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3163c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3263c)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3363c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x)       (0x3163c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3162c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3262c)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3362c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x)      (0x3162c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x31634)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x32634)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x33634)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x)   (0x31634 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET   (0x31624)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET   (0x32624)
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET   (0x33624)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET(x)        (0x31624 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_OFFSET (0x31618)
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_OFFSET (0x32618)
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS_OFFSET (0x33618)
#define CMIC_CMCx_SBUSDMA_CH0_DESC_START_ADDRESS_OFFSET(x)      (0x31618 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_OFFSET      (0x31614)
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_OFFSET      (0x32614)
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_OFFSET      (0x33614)
#define CMIC_CMCx_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_OFFSET(x)   (0x31614 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT_OFFSET         (0x316fc)
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT_OFFSET         (0x326fc)
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT_OFFSET         (0x336fc)
#define CMIC_CMCx_SBUSDMA_CH0_ITER_COUNT_OFFSET(x)      (0x316fc + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_OPCODE_OFFSET             (0x3160c)
#define CMIC_CMC1_SBUSDMA_CH0_OPCODE_OFFSET             (0x3260c)
#define CMIC_CMC2_SBUSDMA_CH0_OPCODE_OFFSET             (0x3360c)
#define CMIC_CMCx_SBUSDMA_CH0_OPCODE_OFFSET(x)          (0x3160c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_OFFSET            (0x31604)
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_OFFSET            (0x32604)
#define CMIC_CMC2_SBUSDMA_CH0_REQUEST_OFFSET            (0x33604)
#define CMIC_CMCx_SBUSDMA_CH0_REQUEST_OFFSET(x)         (0x31604 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET      (0x31640)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET      (0x32640)
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET      (0x33640)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET(x)   (0x31640 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET  (0x31644)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET  (0x32644)
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET  (0x33644)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET(x)       (0x31644 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x31648)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x32648)
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x33648)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_OFFSET(x)  (0x31648 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3164c)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3264c)
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3364c)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_OFFSET(x)  (0x3164c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x31610)
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x32610)
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x33610)
#define CMIC_CMCx_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET(x)      (0x31610 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_STATUS_OFFSET             (0x3161c)
#define CMIC_CMC1_SBUSDMA_CH0_STATUS_OFFSET             (0x3261c)
#define CMIC_CMC2_SBUSDMA_CH0_STATUS_OFFSET             (0x3361c)
#define CMIC_CMCx_SBUSDMA_CH0_STATUS_OFFSET(x)          (0x3161c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TIMER_OFFSET              (0x316f0)
#define CMIC_CMC1_SBUSDMA_CH0_TIMER_OFFSET              (0x326f0)
#define CMIC_CMC2_SBUSDMA_CH0_TIMER_OFFSET              (0x336f0)
#define CMIC_CMCx_SBUSDMA_CH0_TIMER_OFFSET(x)           (0x316f0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0_OFFSET       (0x31800)
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0_OFFSET       (0x32800)
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0_OFFSET       (0x33800)
#define CMIC_CMCx_SBUSDMA_CH0_TM_CONTROL_0_OFFSET(x)    (0x31800 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1_OFFSET       (0x31804)
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1_OFFSET       (0x32804)
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1_OFFSET       (0x33804)
#define CMIC_CMCx_SBUSDMA_CH0_TM_CONTROL_1_OFFSET(x)    (0x31804 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2_OFFSET       (0x3180c)
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2_OFFSET       (0x3280c)
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2_OFFSET       (0x3380c)
#define CMIC_CMCx_SBUSDMA_CH0_TM_CONTROL_2_OFFSET(x)    (0x3180c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CONTROL_OFFSET            (0x31650)
#define CMIC_CMC1_SBUSDMA_CH1_CONTROL_OFFSET            (0x32650)
#define CMIC_CMC2_SBUSDMA_CH1_CONTROL_OFFSET            (0x33650)
#define CMIC_CMCx_SBUSDMA_CH1_CONTROL_OFFSET(x)         (0x31650 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_COUNT_OFFSET              (0x31658)
#define CMIC_CMC1_SBUSDMA_CH1_COUNT_OFFSET              (0x32658)
#define CMIC_CMC2_SBUSDMA_CH1_COUNT_OFFSET              (0x33658)
#define CMIC_CMCx_SBUSDMA_CH1_COUNT_OFFSET(x)           (0x31658 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_OFFSET   (0x31678)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_OFFSET   (0x32678)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS_OFFSET   (0x33678)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_DESC_ADDRESS_OFFSET(x)        (0x31678 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_OFFSET        (0x31670)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_OFFSET        (0x32670)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_OFFSET        (0x33670)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_OFFSET(x)     (0x31670 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x31680)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x32680)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x33680)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x)        (0x31680 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x31688)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x32688)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x33688)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET(x)        (0x31688 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3168c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3268c)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x3368c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x)       (0x3168c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3167c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3267c)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x3367c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x)      (0x3167c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x31684)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x32684)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x33684)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x)   (0x31684 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET   (0x31674)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET   (0x32674)
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET   (0x33674)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET(x)        (0x31674 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_OFFSET (0x31668)
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_OFFSET (0x32668)
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS_OFFSET (0x33668)
#define CMIC_CMCx_SBUSDMA_CH1_DESC_START_ADDRESS_OFFSET(x)      (0x31668 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_OFFSET      (0x31664)
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_OFFSET      (0x32664)
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_OFFSET      (0x33664)
#define CMIC_CMCx_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_OFFSET(x)   (0x31664 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT_OFFSET         (0x31700)
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT_OFFSET         (0x32700)
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT_OFFSET         (0x33700)
#define CMIC_CMCx_SBUSDMA_CH1_ITER_COUNT_OFFSET(x)      (0x31700 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_OPCODE_OFFSET             (0x3165c)
#define CMIC_CMC1_SBUSDMA_CH1_OPCODE_OFFSET             (0x3265c)
#define CMIC_CMC2_SBUSDMA_CH1_OPCODE_OFFSET             (0x3365c)
#define CMIC_CMCx_SBUSDMA_CH1_OPCODE_OFFSET(x)          (0x3165c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_OFFSET            (0x31654)
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_OFFSET            (0x32654)
#define CMIC_CMC2_SBUSDMA_CH1_REQUEST_OFFSET            (0x33654)
#define CMIC_CMCx_SBUSDMA_CH1_REQUEST_OFFSET(x)         (0x31654 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET      (0x31690)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET      (0x32690)
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET      (0x33690)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET(x)   (0x31690 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET  (0x31694)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET  (0x32694)
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET  (0x33694)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET(x)       (0x31694 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x31698)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x32698)
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x33698)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_OFFSET(x)  (0x31698 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3169c)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3269c)
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x3369c)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL_OFFSET(x)  (0x3169c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x31660)
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x32660)
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x33660)
#define CMIC_CMCx_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET(x)      (0x31660 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_STATUS_OFFSET             (0x3166c)
#define CMIC_CMC1_SBUSDMA_CH1_STATUS_OFFSET             (0x3266c)
#define CMIC_CMC2_SBUSDMA_CH1_STATUS_OFFSET             (0x3366c)
#define CMIC_CMCx_SBUSDMA_CH1_STATUS_OFFSET(x)          (0x3166c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TIMER_OFFSET              (0x316f4)
#define CMIC_CMC1_SBUSDMA_CH1_TIMER_OFFSET              (0x326f4)
#define CMIC_CMC2_SBUSDMA_CH1_TIMER_OFFSET              (0x336f4)
#define CMIC_CMCx_SBUSDMA_CH1_TIMER_OFFSET(x)           (0x316f4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0_OFFSET       (0x31810)
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0_OFFSET       (0x32810)
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0_OFFSET       (0x33810)
#define CMIC_CMCx_SBUSDMA_CH1_TM_CONTROL_0_OFFSET(x)    (0x31810 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1_OFFSET       (0x31814)
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1_OFFSET       (0x32814)
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1_OFFSET       (0x33814)
#define CMIC_CMCx_SBUSDMA_CH1_TM_CONTROL_1_OFFSET(x)    (0x31814 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2_OFFSET       (0x31818)
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2_OFFSET       (0x32818)
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2_OFFSET       (0x33818)
#define CMIC_CMCx_SBUSDMA_CH1_TM_CONTROL_2_OFFSET(x)    (0x31818 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CONTROL_OFFSET            (0x316a0)
#define CMIC_CMC1_SBUSDMA_CH2_CONTROL_OFFSET            (0x326a0)
#define CMIC_CMC2_SBUSDMA_CH2_CONTROL_OFFSET            (0x336a0)
#define CMIC_CMCx_SBUSDMA_CH2_CONTROL_OFFSET(x)         (0x316a0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_COUNT_OFFSET              (0x316a8)
#define CMIC_CMC1_SBUSDMA_CH2_COUNT_OFFSET              (0x326a8)
#define CMIC_CMC2_SBUSDMA_CH2_COUNT_OFFSET              (0x336a8)
#define CMIC_CMCx_SBUSDMA_CH2_COUNT_OFFSET(x)           (0x316a8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_OFFSET   (0x316c8)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_OFFSET   (0x326c8)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS_OFFSET   (0x336c8)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_DESC_ADDRESS_OFFSET(x)        (0x316c8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_OFFSET        (0x316c0)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_OFFSET        (0x326c0)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_OFFSET        (0x336c0)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_OFFSET(x)     (0x316c0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x316d0)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x326d0)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET   (0x336d0)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x)        (0x316d0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x316d8)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x326d8)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET   (0x336d8)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_OFFSET(x)        (0x316d8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x316dc)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x326dc)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET  (0x336dc)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x)       (0x316dc + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x316cc)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x326cc)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x336cc)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x)      (0x316cc + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x316d4)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x326d4)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET      (0x336d4)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x)   (0x316d4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET   (0x316c4)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET   (0x326c4)
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET   (0x336c4)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET(x)        (0x316c4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_OFFSET (0x316b8)
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_OFFSET (0x326b8)
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS_OFFSET (0x336b8)
#define CMIC_CMCx_SBUSDMA_CH2_DESC_START_ADDRESS_OFFSET(x)      (0x316b8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_OFFSET      (0x316b4)
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_OFFSET      (0x326b4)
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_OFFSET      (0x336b4)
#define CMIC_CMCx_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_OFFSET(x)   (0x316b4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT_OFFSET         (0x31704)
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT_OFFSET         (0x32704)
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT_OFFSET         (0x33704)
#define CMIC_CMCx_SBUSDMA_CH2_ITER_COUNT_OFFSET(x)      (0x31704 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_OPCODE_OFFSET             (0x316ac)
#define CMIC_CMC1_SBUSDMA_CH2_OPCODE_OFFSET             (0x326ac)
#define CMIC_CMC2_SBUSDMA_CH2_OPCODE_OFFSET             (0x336ac)
#define CMIC_CMCx_SBUSDMA_CH2_OPCODE_OFFSET(x)          (0x316ac + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_OFFSET            (0x316a4)
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_OFFSET            (0x326a4)
#define CMIC_CMC2_SBUSDMA_CH2_REQUEST_OFFSET            (0x336a4)
#define CMIC_CMCx_SBUSDMA_CH2_REQUEST_OFFSET(x)         (0x316a4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET      (0x316e0)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET      (0x326e0)
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET      (0x336e0)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET(x)   (0x316e0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET  (0x316e4)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET  (0x326e4)
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET  (0x336e4)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET(x)       (0x316e4 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x316e8)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x326e8)
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_OFFSET     (0x336e8)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_OFFSET(x)  (0x316e8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x316ec)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x326ec)
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_OFFSET     (0x336ec)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL_OFFSET(x)  (0x316ec + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x316b0)
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x326b0)
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x336b0)
#define CMIC_CMCx_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET(x)      (0x316b0 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_STATUS_OFFSET             (0x316bc)
#define CMIC_CMC1_SBUSDMA_CH2_STATUS_OFFSET             (0x326bc)
#define CMIC_CMC2_SBUSDMA_CH2_STATUS_OFFSET             (0x336bc)
#define CMIC_CMCx_SBUSDMA_CH2_STATUS_OFFSET(x)          (0x316bc + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TIMER_OFFSET              (0x316f8)
#define CMIC_CMC1_SBUSDMA_CH2_TIMER_OFFSET              (0x326f8)
#define CMIC_CMC2_SBUSDMA_CH2_TIMER_OFFSET              (0x336f8)
#define CMIC_CMCx_SBUSDMA_CH2_TIMER_OFFSET(x)           (0x316f8 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0_OFFSET       (0x3181c)
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0_OFFSET       (0x3281c)
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0_OFFSET       (0x3381c)
#define CMIC_CMCx_SBUSDMA_CH2_TM_CONTROL_0_OFFSET(x)    (0x3181c + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1_OFFSET       (0x31820)
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1_OFFSET       (0x32820)
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1_OFFSET       (0x33820)
#define CMIC_CMCx_SBUSDMA_CH2_TM_CONTROL_1_OFFSET(x)    (0x31820 + (0x1000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2_OFFSET       (0x31824)
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2_OFFSET       (0x32824)
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2_OFFSET       (0x33824)
#define CMIC_CMCx_SBUSDMA_CH2_TM_CONTROL_2_OFFSET(x)    (0x31824 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET      (0x31004)
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET      (0x32004)
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET      (0x33004)
#define CMIC_CMCx_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET(x)   (0x31004 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_CTRL_OFFSET                     (0x31000)
#define CMIC_CMC1_SCHAN_CTRL_OFFSET                     (0x32000)
#define CMIC_CMC2_SCHAN_CTRL_OFFSET                     (0x33000)
#define CMIC_CMCx_SCHAN_CTRL_OFFSET(x)                  (0x31000 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_ERR_OFFSET                      (0x31008)
#define CMIC_CMC1_SCHAN_ERR_OFFSET                      (0x32008)
#define CMIC_CMC2_SCHAN_ERR_OFFSET                      (0x33008)
#define CMIC_CMCx_SCHAN_ERR_OFFSET(x)                   (0x31008 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE_OFFSET                  (0x3100c)
#define CMIC_CMC1_SCHAN_MESSAGE_OFFSET                  (0x3200c)
#define CMIC_CMC2_SCHAN_MESSAGE_OFFSET                  (0x3300c)
#define CMIC_CMCx_SCHAN_MESSAGE_OFFSET(x)               (0x3100c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE0_OFFSET                 (0x3100c)
#define CMIC_CMC1_SCHAN_MESSAGE0_OFFSET                 (0x3200c)
#define CMIC_CMC2_SCHAN_MESSAGE0_OFFSET                 (0x3300c)
#define CMIC_CMCx_SCHAN_MESSAGE0_OFFSET(x)              (0x3100c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE1_OFFSET                 (0x31010)
#define CMIC_CMC1_SCHAN_MESSAGE1_OFFSET                 (0x32010)
#define CMIC_CMC2_SCHAN_MESSAGE1_OFFSET                 (0x33010)
#define CMIC_CMCx_SCHAN_MESSAGE1_OFFSET(x)              (0x31010 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE10_OFFSET                (0x31034)
#define CMIC_CMC1_SCHAN_MESSAGE10_OFFSET                (0x32034)
#define CMIC_CMC2_SCHAN_MESSAGE10_OFFSET                (0x33034)
#define CMIC_CMCx_SCHAN_MESSAGE10_OFFSET(x)             (0x31034 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE11_OFFSET                (0x31038)
#define CMIC_CMC1_SCHAN_MESSAGE11_OFFSET                (0x32038)
#define CMIC_CMC2_SCHAN_MESSAGE11_OFFSET                (0x33038)
#define CMIC_CMCx_SCHAN_MESSAGE11_OFFSET(x)             (0x31038 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE12_OFFSET                (0x3103c)
#define CMIC_CMC1_SCHAN_MESSAGE12_OFFSET                (0x3203c)
#define CMIC_CMC2_SCHAN_MESSAGE12_OFFSET                (0x3303c)
#define CMIC_CMCx_SCHAN_MESSAGE12_OFFSET(x)             (0x3103c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE13_OFFSET                (0x31040)
#define CMIC_CMC1_SCHAN_MESSAGE13_OFFSET                (0x32040)
#define CMIC_CMC2_SCHAN_MESSAGE13_OFFSET                (0x33040)
#define CMIC_CMCx_SCHAN_MESSAGE13_OFFSET(x)             (0x31040 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE14_OFFSET                (0x31044)
#define CMIC_CMC1_SCHAN_MESSAGE14_OFFSET                (0x32044)
#define CMIC_CMC2_SCHAN_MESSAGE14_OFFSET                (0x33044)
#define CMIC_CMCx_SCHAN_MESSAGE14_OFFSET(x)             (0x31044 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE15_OFFSET                (0x31048)
#define CMIC_CMC1_SCHAN_MESSAGE15_OFFSET                (0x32048)
#define CMIC_CMC2_SCHAN_MESSAGE15_OFFSET                (0x33048)
#define CMIC_CMCx_SCHAN_MESSAGE15_OFFSET(x)             (0x31048 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE16_OFFSET                (0x3104c)
#define CMIC_CMC1_SCHAN_MESSAGE16_OFFSET                (0x3204c)
#define CMIC_CMC2_SCHAN_MESSAGE16_OFFSET                (0x3304c)
#define CMIC_CMCx_SCHAN_MESSAGE16_OFFSET(x)             (0x3104c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE17_OFFSET                (0x31050)
#define CMIC_CMC1_SCHAN_MESSAGE17_OFFSET                (0x32050)
#define CMIC_CMC2_SCHAN_MESSAGE17_OFFSET                (0x33050)
#define CMIC_CMCx_SCHAN_MESSAGE17_OFFSET(x)             (0x31050 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE18_OFFSET                (0x31054)
#define CMIC_CMC1_SCHAN_MESSAGE18_OFFSET                (0x32054)
#define CMIC_CMC2_SCHAN_MESSAGE18_OFFSET                (0x33054)
#define CMIC_CMCx_SCHAN_MESSAGE18_OFFSET(x)             (0x31054 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE19_OFFSET                (0x31058)
#define CMIC_CMC1_SCHAN_MESSAGE19_OFFSET                (0x32058)
#define CMIC_CMC2_SCHAN_MESSAGE19_OFFSET                (0x33058)
#define CMIC_CMCx_SCHAN_MESSAGE19_OFFSET(x)             (0x31058 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE2_OFFSET                 (0x31014)
#define CMIC_CMC1_SCHAN_MESSAGE2_OFFSET                 (0x32014)
#define CMIC_CMC2_SCHAN_MESSAGE2_OFFSET                 (0x33014)
#define CMIC_CMCx_SCHAN_MESSAGE2_OFFSET(x)              (0x31014 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE20_OFFSET                (0x3105c)
#define CMIC_CMC1_SCHAN_MESSAGE20_OFFSET                (0x3205c)
#define CMIC_CMC2_SCHAN_MESSAGE20_OFFSET                (0x3305c)
#define CMIC_CMCx_SCHAN_MESSAGE20_OFFSET(x)             (0x3105c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE21_OFFSET                (0x31060)
#define CMIC_CMC1_SCHAN_MESSAGE21_OFFSET                (0x32060)
#define CMIC_CMC2_SCHAN_MESSAGE21_OFFSET                (0x33060)
#define CMIC_CMCx_SCHAN_MESSAGE21_OFFSET(x)             (0x31060 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE3_OFFSET                 (0x31018)
#define CMIC_CMC1_SCHAN_MESSAGE3_OFFSET                 (0x32018)
#define CMIC_CMC2_SCHAN_MESSAGE3_OFFSET                 (0x33018)
#define CMIC_CMCx_SCHAN_MESSAGE3_OFFSET(x)              (0x31018 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE4_OFFSET                 (0x3101c)
#define CMIC_CMC1_SCHAN_MESSAGE4_OFFSET                 (0x3201c)
#define CMIC_CMC2_SCHAN_MESSAGE4_OFFSET                 (0x3301c)
#define CMIC_CMCx_SCHAN_MESSAGE4_OFFSET(x)              (0x3101c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE5_OFFSET                 (0x31020)
#define CMIC_CMC1_SCHAN_MESSAGE5_OFFSET                 (0x32020)
#define CMIC_CMC2_SCHAN_MESSAGE5_OFFSET                 (0x33020)
#define CMIC_CMCx_SCHAN_MESSAGE5_OFFSET(x)              (0x31020 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE6_OFFSET                 (0x31024)
#define CMIC_CMC1_SCHAN_MESSAGE6_OFFSET                 (0x32024)
#define CMIC_CMC2_SCHAN_MESSAGE6_OFFSET                 (0x33024)
#define CMIC_CMCx_SCHAN_MESSAGE6_OFFSET(x)              (0x31024 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE7_OFFSET                 (0x31028)
#define CMIC_CMC1_SCHAN_MESSAGE7_OFFSET                 (0x32028)
#define CMIC_CMC2_SCHAN_MESSAGE7_OFFSET                 (0x33028)
#define CMIC_CMCx_SCHAN_MESSAGE7_OFFSET(x)              (0x31028 + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE8_OFFSET                 (0x3102c)
#define CMIC_CMC1_SCHAN_MESSAGE8_OFFSET                 (0x3202c)
#define CMIC_CMC2_SCHAN_MESSAGE8_OFFSET                 (0x3302c)
#define CMIC_CMCx_SCHAN_MESSAGE8_OFFSET(x)              (0x3102c + (0x1000 * x))
#define CMIC_CMC0_SCHAN_MESSAGE9_OFFSET                 (0x31030)
#define CMIC_CMC1_SCHAN_MESSAGE9_OFFSET                 (0x32030)
#define CMIC_CMC2_SCHAN_MESSAGE9_OFFSET                 (0x33030)
#define CMIC_CMCx_SCHAN_MESSAGE9_OFFSET(x)              (0x31030 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_CFG_OFFSET                   (0x3120c)
#define CMIC_CMC1_SLAM_DMA_CFG_OFFSET                   (0x3220c)
#define CMIC_CMC2_SLAM_DMA_CFG_OFFSET                   (0x3320c)
#define CMIC_CMCx_SLAM_DMA_CFG_OFFSET(x)                (0x3120c + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET   (0x31214)
#define CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET   (0x32214)
#define CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET   (0x33214)
#define CMIC_CMCx_SLAM_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET(x)        (0x31214 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_ENTRY_COUNT_OFFSET           (0x31208)
#define CMIC_CMC1_SLAM_DMA_ENTRY_COUNT_OFFSET           (0x32208)
#define CMIC_CMC2_SLAM_DMA_ENTRY_COUNT_OFFSET           (0x33208)
#define CMIC_CMCx_SLAM_DMA_ENTRY_COUNT_OFFSET(x)        (0x31208 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDR_OFFSET     (0x31200)
#define CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDR_OFFSET     (0x32200)
#define CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDR_OFFSET     (0x33200)
#define CMIC_CMCx_SLAM_DMA_PCIMEM_START_ADDR_OFFSET(x)  (0x31200 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET       (0x31218)
#define CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET       (0x32218)
#define CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET       (0x33218)
#define CMIC_CMCx_SLAM_DMA_SBUS_CMD_CONFIG_OFFSET(x)    (0x31218 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_SBUS_START_ADDR_OFFSET       (0x31204)
#define CMIC_CMC1_SLAM_DMA_SBUS_START_ADDR_OFFSET       (0x32204)
#define CMIC_CMC2_SLAM_DMA_SBUS_START_ADDR_OFFSET       (0x33204)
#define CMIC_CMCx_SLAM_DMA_SBUS_START_ADDR_OFFSET(x)    (0x31204 + (0x1000 * x))
#define CMIC_CMC0_SLAM_DMA_STAT_OFFSET                  (0x31210)
#define CMIC_CMC1_SLAM_DMA_STAT_OFFSET                  (0x32210)
#define CMIC_CMC2_SLAM_DMA_STAT_OFFSET                  (0x33210)
#define CMIC_CMCx_SLAM_DMA_STAT_OFFSET(x)               (0x31210 + (0x1000 * x))
#define CMIC_CMC0_STAT_OFFSET                           (0x3110c)
#define CMIC_CMC1_STAT_OFFSET                           (0x3210c)
#define CMIC_CMC2_STAT_OFFSET                           (0x3310c)
#define CMIC_CMCx_STAT_OFFSET(x)                        (0x3110c + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_ADDR_OFFSET                  (0x311c0)
#define CMIC_CMC1_STAT_DMA_ADDR_OFFSET                  (0x321c0)
#define CMIC_CMC2_STAT_DMA_ADDR_OFFSET                  (0x331c0)
#define CMIC_CMCx_STAT_DMA_ADDR_OFFSET(x)               (0x311c0 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_CFG_OFFSET                   (0x311c4)
#define CMIC_CMC1_STAT_DMA_CFG_OFFSET                   (0x321c4)
#define CMIC_CMC2_STAT_DMA_CFG_OFFSET                   (0x331c4)
#define CMIC_CMCx_STAT_DMA_CFG_OFFSET(x)                (0x311c4 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_CURRENT_OFFSET               (0x311d4)
#define CMIC_CMC1_STAT_DMA_CURRENT_OFFSET               (0x321d4)
#define CMIC_CMC2_STAT_DMA_CURRENT_OFFSET               (0x331d4)
#define CMIC_CMCx_STAT_DMA_CURRENT_OFFSET(x)            (0x311d4 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_0_OFFSET               (0x311c8)
#define CMIC_CMC1_STAT_DMA_PORTS_0_OFFSET               (0x321c8)
#define CMIC_CMC2_STAT_DMA_PORTS_0_OFFSET               (0x331c8)
#define CMIC_CMCx_STAT_DMA_PORTS_0_OFFSET(x)            (0x311c8 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_1_OFFSET               (0x311cc)
#define CMIC_CMC1_STAT_DMA_PORTS_1_OFFSET               (0x321cc)
#define CMIC_CMC2_STAT_DMA_PORTS_1_OFFSET               (0x331cc)
#define CMIC_CMCx_STAT_DMA_PORTS_1_OFFSET(x)            (0x311cc + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_PORTS_2_OFFSET               (0x311d0)
#define CMIC_CMC1_STAT_DMA_PORTS_2_OFFSET               (0x321d0)
#define CMIC_CMC2_STAT_DMA_PORTS_2_OFFSET               (0x331d0)
#define CMIC_CMCx_STAT_DMA_PORTS_2_OFFSET(x)            (0x311d0 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESS_OFFSET    (0x311d8)
#define CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESS_OFFSET    (0x321d8)
#define CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESS_OFFSET    (0x331d8)
#define CMIC_CMCx_STAT_DMA_SBUS_START_ADDRESS_OFFSET(x) (0x311d8 + (0x1000 * x))
#define CMIC_CMC0_STAT_DMA_STAT_OFFSET                  (0x311dc)
#define CMIC_CMC1_STAT_DMA_STAT_OFFSET                  (0x321dc)
#define CMIC_CMC2_STAT_DMA_STAT_OFFSET                  (0x331dc)
#define CMIC_CMCx_STAT_DMA_STAT_OFFSET(x)               (0x311dc + (0x1000 * x))
#define CMIC_CMC0_SW_INTR_CONFIG_OFFSET                 (0x314a8)
#define CMIC_CMC1_SW_INTR_CONFIG_OFFSET                 (0x324a8)
#define CMIC_CMC2_SW_INTR_CONFIG_OFFSET                 (0x334a8)
#define CMIC_CMCx_SW_INTR_CONFIG_OFFSET(x)              (0x314a8 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_CFG_OFFSET                  (0x3124c)
#define CMIC_CMC1_TABLE_DMA_CFG_OFFSET                  (0x3224c)
#define CMIC_CMC2_TABLE_DMA_CFG_OFFSET                  (0x3324c)
#define CMIC_CMCx_TABLE_DMA_CFG_OFFSET(x)               (0x3124c + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET  (0x31254)
#define CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET  (0x32254)
#define CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET  (0x33254)
#define CMIC_CMCx_TABLE_DMA_CUR_ENTRY_SBUS_ADDR_OFFSET(x)       (0x31254 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_ENTRY_COUNT_OFFSET          (0x31248)
#define CMIC_CMC1_TABLE_DMA_ENTRY_COUNT_OFFSET          (0x32248)
#define CMIC_CMC2_TABLE_DMA_ENTRY_COUNT_OFFSET          (0x33248)
#define CMIC_CMCx_TABLE_DMA_ENTRY_COUNT_OFFSET(x)       (0x31248 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDR_OFFSET    (0x31240)
#define CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDR_OFFSET    (0x32240)
#define CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDR_OFFSET    (0x33240)
#define CMIC_CMCx_TABLE_DMA_PCIMEM_START_ADDR_OFFSET(x) (0x31240 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET      (0x31258)
#define CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET      (0x32258)
#define CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET      (0x33258)
#define CMIC_CMCx_TABLE_DMA_SBUS_CMD_CONFIG_OFFSET(x)   (0x31258 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_SBUS_START_ADDR_OFFSET      (0x31244)
#define CMIC_CMC1_TABLE_DMA_SBUS_START_ADDR_OFFSET      (0x32244)
#define CMIC_CMC2_TABLE_DMA_SBUS_START_ADDR_OFFSET      (0x33244)
#define CMIC_CMCx_TABLE_DMA_SBUS_START_ADDR_OFFSET(x)   (0x31244 + (0x1000 * x))
#define CMIC_CMC0_TABLE_DMA_STAT_OFFSET                 (0x31250)
#define CMIC_CMC1_TABLE_DMA_STAT_OFFSET                 (0x32250)
#define CMIC_CMC2_TABLE_DMA_STAT_OFFSET                 (0x33250)
#define CMIC_CMCx_TABLE_DMA_STAT_OFFSET(x)              (0x31250 + (0x1000 * x))
#define CMIC_CMC0_TM_CONTROL_0_OFFSET                   (0x31100)
#define CMIC_CMC1_TM_CONTROL_0_OFFSET                   (0x32100)
#define CMIC_CMC2_TM_CONTROL_0_OFFSET                   (0x33100)
#define CMIC_CMCx_TM_CONTROL_0_OFFSET(x)                (0x31100 + (0x1000 * x))
#define CMIC_CMC0_TM_CONTROL_1_OFFSET                   (0x31104)
#define CMIC_CMC1_TM_CONTROL_1_OFFSET                   (0x32104)
#define CMIC_CMC2_TM_CONTROL_1_OFFSET                   (0x33104)
#define CMIC_CMCx_TM_CONTROL_1_OFFSET(x)                (0x31104 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK0_OFFSET                  (0x31428)
#define CMIC_CMC1_UC0_IRQ_MASK0_OFFSET                  (0x32428)
#define CMIC_CMC2_UC0_IRQ_MASK0_OFFSET                  (0x33428)
#define CMIC_CMCx_UC0_IRQ_MASK0_OFFSET(x)               (0x31428 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK1_OFFSET                  (0x3142c)
#define CMIC_CMC1_UC0_IRQ_MASK1_OFFSET                  (0x3242c)
#define CMIC_CMC2_UC0_IRQ_MASK1_OFFSET                  (0x3342c)
#define CMIC_CMCx_UC0_IRQ_MASK1_OFFSET(x)               (0x3142c + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK2_OFFSET                  (0x31430)
#define CMIC_CMC1_UC0_IRQ_MASK2_OFFSET                  (0x32430)
#define CMIC_CMC2_UC0_IRQ_MASK2_OFFSET                  (0x33430)
#define CMIC_CMCx_UC0_IRQ_MASK2_OFFSET(x)               (0x31430 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK3_OFFSET                  (0x31434)
#define CMIC_CMC1_UC0_IRQ_MASK3_OFFSET                  (0x32434)
#define CMIC_CMC2_UC0_IRQ_MASK3_OFFSET                  (0x33434)
#define CMIC_CMCx_UC0_IRQ_MASK3_OFFSET(x)               (0x31434 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK4_OFFSET                  (0x31438)
#define CMIC_CMC1_UC0_IRQ_MASK4_OFFSET                  (0x32438)
#define CMIC_CMC2_UC0_IRQ_MASK4_OFFSET                  (0x33438)
#define CMIC_CMCx_UC0_IRQ_MASK4_OFFSET(x)               (0x31438 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK5_OFFSET                  (0x314c0)
#define CMIC_CMC1_UC0_IRQ_MASK5_OFFSET                  (0x324c0)
#define CMIC_CMC2_UC0_IRQ_MASK5_OFFSET                  (0x334c0)
#define CMIC_CMCx_UC0_IRQ_MASK5_OFFSET(x)               (0x314c0 + (0x1000 * x))
#define CMIC_CMC0_UC0_IRQ_MASK6_OFFSET                  (0x314c4)
#define CMIC_CMC1_UC0_IRQ_MASK6_OFFSET                  (0x324c4)
#define CMIC_CMC2_UC0_IRQ_MASK6_OFFSET                  (0x334c4)
#define CMIC_CMCx_UC0_IRQ_MASK6_OFFSET(x)               (0x314c4 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK0_OFFSET                  (0x3143c)
#define CMIC_CMC1_UC1_IRQ_MASK0_OFFSET                  (0x3243c)
#define CMIC_CMC2_UC1_IRQ_MASK0_OFFSET                  (0x3343c)
#define CMIC_CMCx_UC1_IRQ_MASK0_OFFSET(x)               (0x3143c + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK1_OFFSET                  (0x31440)
#define CMIC_CMC1_UC1_IRQ_MASK1_OFFSET                  (0x32440)
#define CMIC_CMC2_UC1_IRQ_MASK1_OFFSET                  (0x33440)
#define CMIC_CMCx_UC1_IRQ_MASK1_OFFSET(x)               (0x31440 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK2_OFFSET                  (0x31444)
#define CMIC_CMC1_UC1_IRQ_MASK2_OFFSET                  (0x32444)
#define CMIC_CMC2_UC1_IRQ_MASK2_OFFSET                  (0x33444)
#define CMIC_CMCx_UC1_IRQ_MASK2_OFFSET(x)               (0x31444 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK3_OFFSET                  (0x31448)
#define CMIC_CMC1_UC1_IRQ_MASK3_OFFSET                  (0x32448)
#define CMIC_CMC2_UC1_IRQ_MASK3_OFFSET                  (0x33448)
#define CMIC_CMCx_UC1_IRQ_MASK3_OFFSET(x)               (0x31448 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK4_OFFSET                  (0x3144c)
#define CMIC_CMC1_UC1_IRQ_MASK4_OFFSET                  (0x3244c)
#define CMIC_CMC2_UC1_IRQ_MASK4_OFFSET                  (0x3344c)
#define CMIC_CMCx_UC1_IRQ_MASK4_OFFSET(x)               (0x3144c + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK5_OFFSET                  (0x314c8)
#define CMIC_CMC1_UC1_IRQ_MASK5_OFFSET                  (0x324c8)
#define CMIC_CMC2_UC1_IRQ_MASK5_OFFSET                  (0x334c8)
#define CMIC_CMCx_UC1_IRQ_MASK5_OFFSET(x)               (0x314c8 + (0x1000 * x))
#define CMIC_CMC0_UC1_IRQ_MASK6_OFFSET                  (0x314cc)
#define CMIC_CMC1_UC1_IRQ_MASK6_OFFSET                  (0x324cc)
#define CMIC_CMC2_UC1_IRQ_MASK6_OFFSET                  (0x334cc)
#define CMIC_CMCx_UC1_IRQ_MASK6_OFFSET(x)               (0x314cc + (0x1000 * x))
#define CMIC_COMMON_BSPI_BIGENDIAN_OFFSET               (0x10238)
#define CMIC_COMMON_I2C_PIO_ENDIANESS_OFFSET            (0x101fc)
#define CMIC_COMMON_MIIM_ADDRESS_OFFSET                 (0x10088)
#define CMIC_COMMON_MIIM_CTRL_OFFSET                    (0x1008c)
#define CMIC_COMMON_MIIM_PARAM_OFFSET                   (0x10080)
#define CMIC_COMMON_MIIM_READ_DATA_OFFSET               (0x10084)
#define CMIC_COMMON_MIIM_STAT_OFFSET                    (0x10090)
#define CMIC_COMMON_PCIE_PIO_ENDIANESS_OFFSET           (0x101ec)
#define CMIC_COMMON_RPE_PIO_ENDIANESS_OFFSET            (0x10200)
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT_OFFSET    (0x10004)
#define CMIC_COMMON_SCHAN_CTRL_OFFSET                   (0x10000)
#define CMIC_COMMON_SCHAN_ERR_OFFSET                    (0x10008)
#define CMIC_COMMON_SCHAN_MESSAGE_OFFSET                (0x1000c)
#define CMIC_COMMON_SCHAN_MESSAGE0_OFFSET               (0x1000c)
#define CMIC_COMMON_SCHAN_MESSAGE1_OFFSET               (0x10010)
#define CMIC_COMMON_SCHAN_MESSAGE10_OFFSET              (0x10034)
#define CMIC_COMMON_SCHAN_MESSAGE11_OFFSET              (0x10038)
#define CMIC_COMMON_SCHAN_MESSAGE12_OFFSET              (0x1003c)
#define CMIC_COMMON_SCHAN_MESSAGE13_OFFSET              (0x10040)
#define CMIC_COMMON_SCHAN_MESSAGE14_OFFSET              (0x10044)
#define CMIC_COMMON_SCHAN_MESSAGE15_OFFSET              (0x10048)
#define CMIC_COMMON_SCHAN_MESSAGE16_OFFSET              (0x1004c)
#define CMIC_COMMON_SCHAN_MESSAGE17_OFFSET              (0x10050)
#define CMIC_COMMON_SCHAN_MESSAGE18_OFFSET              (0x10054)
#define CMIC_COMMON_SCHAN_MESSAGE19_OFFSET              (0x10058)
#define CMIC_COMMON_SCHAN_MESSAGE2_OFFSET               (0x10014)
#define CMIC_COMMON_SCHAN_MESSAGE20_OFFSET              (0x1005c)
#define CMIC_COMMON_SCHAN_MESSAGE21_OFFSET              (0x10060)
#define CMIC_COMMON_SCHAN_MESSAGE3_OFFSET               (0x10018)
#define CMIC_COMMON_SCHAN_MESSAGE4_OFFSET               (0x1001c)
#define CMIC_COMMON_SCHAN_MESSAGE5_OFFSET               (0x10020)
#define CMIC_COMMON_SCHAN_MESSAGE6_OFFSET               (0x10024)
#define CMIC_COMMON_SCHAN_MESSAGE7_OFFSET               (0x10028)
#define CMIC_COMMON_SCHAN_MESSAGE8_OFFSET               (0x1002c)
#define CMIC_COMMON_SCHAN_MESSAGE9_OFFSET               (0x10030)
#define CMIC_COMMON_SPI_PIO_ENDIANESS_OFFSET            (0x101f8)
#define CMIC_COMMON_STRAP_STATUS_0_OFFSET               (0x10240)
#define CMIC_COMMON_STRAP_STATUS_1_OFFSET               (0x10244)
#define CMIC_COMMON_UC0_PIO_ENDIANESS_OFFSET            (0x101f0)
#define CMIC_COMMON_UC1_PIO_ENDIANESS_OFFSET            (0x101f4)
#define CMIC_CPS_RESET_OFFSET                           (0x10220)
#define CMIC_DEV_REV_ID_OFFSET                          (0x10224)
#define CMIC_DMA_IC_AR_ARB_MI0_OFFSET                   (0x1d408)
#define CMIC_DMA_IC_AR_ARB_MI1_OFFSET                   (0x1d428)
#define CMIC_DMA_IC_AW_ARB_MI0_OFFSET                   (0x1d40c)
#define CMIC_DMA_IC_AW_ARB_MI1_OFFSET                   (0x1d42c)
#define CMIC_DMA_IC_CFG_REG_0_OFFSET                    (0x1dfc0)
#define CMIC_DMA_IC_CFG_REG_1_OFFSET                    (0x1dfc4)
#define CMIC_DMA_IC_CFG_REG_2_OFFSET                    (0x1dfcc)
#define CMIC_DMA_IC_ID_REG_0_OFFSET                     (0x1dff0)
#define CMIC_DMA_IC_ID_REG_1_OFFSET                     (0x1dff4)
#define CMIC_DMA_IC_ID_REG_2_OFFSET                     (0x1dff8)
#define CMIC_DMA_IC_ID_REG_3_OFFSET                     (0x1dffc)
#define CMIC_DMA_IC_PER_REG_0_OFFSET                    (0x1dfe0)
#define CMIC_DMA_IC_PER_REG_1_OFFSET                    (0x1dfe4)
#define CMIC_DMA_IC_PER_REG_2_OFFSET                    (0x1dfe8)
#define CMIC_DMA_IC_PER_REG_3_OFFSET                    (0x1dfec)
#define CMIC_FINE_GRAIN_COUNTERS_CTRL_OFFSET            (0x25000)
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_OFFSET        (0x25004)
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_OFFSET    (0x25008)
#define CMIC_FSCHAN_ADDRESS_OFFSET                      (0x30070)
#define CMIC_FSCHAN_DATA32_OFFSET                       (0x30074)
#define CMIC_FSCHAN_DATA64_HI_OFFSET                    (0x3007c)
#define CMIC_FSCHAN_DATA64_LO_OFFSET                    (0x30078)
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_OFFSET   (0x30064)
#define CMIC_FSCHAN_OPCODE_OFFSET                       (0x3006c)
#define CMIC_FSCHAN_STATUS_OFFSET                       (0x30068)
#define CMIC_FSRF_STBY_CONTROL_OFFSET                   (0x10248)
#define CMIC_GP_AUX_SEL_OFFSET                          (0x2028)
#define CMIC_GP_DATA_IN_OFFSET                          (0x2000)
#define CMIC_GP_DATA_OUT_OFFSET                         (0x2004)
#define CMIC_GP_INIT_VAL_OFFSET                         (0x2030)
#define CMIC_GP_INT_CLR_OFFSET                          (0x2024)
#define CMIC_GP_INT_DE_OFFSET                           (0x2010)
#define CMIC_GP_INT_EDGE_OFFSET                         (0x2014)
#define CMIC_GP_INT_MSK_OFFSET                          (0x2018)
#define CMIC_GP_INT_MSTAT_OFFSET                        (0x2020)
#define CMIC_GP_INT_STAT_OFFSET                         (0x201c)
#define CMIC_GP_INT_TYPE_OFFSET                         (0x200c)
#define CMIC_GP_OUT_EN_OFFSET                           (0x2008)
#define CMIC_GP_PAD_RES_OFFSET                          (0x2034)
#define CMIC_GP_PRB_ENABLE_OFFSET                       (0x2048)
#define CMIC_GP_PRB_OE_OFFSET                           (0x204c)
#define CMIC_GP_RES_EN_OFFSET                           (0x2038)
#define CMIC_GP_TEST_ENABLE_OFFSET                      (0x2044)
#define CMIC_GP_TEST_INPUT_OFFSET                       (0x203c)
#define CMIC_GP_TEST_OUTPUT_OFFSET                      (0x2040)
#define CMIC_I2CM_SMBUS_ADDRESS_OFFSET                  (0x8)
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_OFFSET         (0x14)
#define CMIC_I2CM_SMBUS_CONFIG_OFFSET                   (0x0)
#define CMIC_I2CM_SMBUS_EVENT_ENABLE_OFFSET             (0x38)
#define CMIC_I2CM_SMBUS_EVENT_STATUS_OFFSET             (0x3c)
#define CMIC_I2CM_SMBUS_MASTER_COMMAND_OFFSET           (0x30)
#define CMIC_I2CM_SMBUS_MASTER_DATA_READ_OFFSET         (0x44)
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_OFFSET        (0x40)
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_OFFSET      (0xc)
#define CMIC_I2CM_SMBUS_SLAVE_COMMAND_OFFSET            (0x34)
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READ_OFFSET          (0x4c)
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_OFFSET         (0x48)
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_OFFSET       (0x10)
#define CMIC_I2CM_SMBUS_TIMING_CONFIG_OFFSET            (0x4)
#define CMIC_INTR_PKT_PACING_DELAY_OFFSET               (0x22244)
#define CMIC_LEDUP0_CLK_DIV_OFFSET                      (0x2005c)
#define CMIC_LEDUP0_CLK_PARAMS_OFFSET                   (0x20050)
#define CMIC_LEDUP0_CTRL_OFFSET                         (0x20000)
#define CMIC_LEDUP0_DATA_RAM_OFFSET                     (0x20400)
#define CMIC_LEDUP0_DATA_RAM0_OFFSET                    (0x20400)
#define CMIC_LEDUP0_DATA_RAM1_OFFSET                    (0x20404)
#define CMIC_LEDUP0_DATA_RAM10_OFFSET                   (0x20428)
#define CMIC_LEDUP0_DATA_RAM100_OFFSET                  (0x20590)
#define CMIC_LEDUP0_DATA_RAM101_OFFSET                  (0x20594)
#define CMIC_LEDUP0_DATA_RAM102_OFFSET                  (0x20598)
#define CMIC_LEDUP0_DATA_RAM103_OFFSET                  (0x2059c)
#define CMIC_LEDUP0_DATA_RAM104_OFFSET                  (0x205a0)
#define CMIC_LEDUP0_DATA_RAM105_OFFSET                  (0x205a4)
#define CMIC_LEDUP0_DATA_RAM106_OFFSET                  (0x205a8)
#define CMIC_LEDUP0_DATA_RAM107_OFFSET                  (0x205ac)
#define CMIC_LEDUP0_DATA_RAM108_OFFSET                  (0x205b0)
#define CMIC_LEDUP0_DATA_RAM109_OFFSET                  (0x205b4)
#define CMIC_LEDUP0_DATA_RAM11_OFFSET                   (0x2042c)
#define CMIC_LEDUP0_DATA_RAM110_OFFSET                  (0x205b8)
#define CMIC_LEDUP0_DATA_RAM111_OFFSET                  (0x205bc)
#define CMIC_LEDUP0_DATA_RAM112_OFFSET                  (0x205c0)
#define CMIC_LEDUP0_DATA_RAM113_OFFSET                  (0x205c4)
#define CMIC_LEDUP0_DATA_RAM114_OFFSET                  (0x205c8)
#define CMIC_LEDUP0_DATA_RAM115_OFFSET                  (0x205cc)
#define CMIC_LEDUP0_DATA_RAM116_OFFSET                  (0x205d0)
#define CMIC_LEDUP0_DATA_RAM117_OFFSET                  (0x205d4)
#define CMIC_LEDUP0_DATA_RAM118_OFFSET                  (0x205d8)
#define CMIC_LEDUP0_DATA_RAM119_OFFSET                  (0x205dc)
#define CMIC_LEDUP0_DATA_RAM12_OFFSET                   (0x20430)
#define CMIC_LEDUP0_DATA_RAM120_OFFSET                  (0x205e0)
#define CMIC_LEDUP0_DATA_RAM121_OFFSET                  (0x205e4)
#define CMIC_LEDUP0_DATA_RAM122_OFFSET                  (0x205e8)
#define CMIC_LEDUP0_DATA_RAM123_OFFSET                  (0x205ec)
#define CMIC_LEDUP0_DATA_RAM124_OFFSET                  (0x205f0)
#define CMIC_LEDUP0_DATA_RAM125_OFFSET                  (0x205f4)
#define CMIC_LEDUP0_DATA_RAM126_OFFSET                  (0x205f8)
#define CMIC_LEDUP0_DATA_RAM127_OFFSET                  (0x205fc)
#define CMIC_LEDUP0_DATA_RAM128_OFFSET                  (0x20600)
#define CMIC_LEDUP0_DATA_RAM129_OFFSET                  (0x20604)
#define CMIC_LEDUP0_DATA_RAM13_OFFSET                   (0x20434)
#define CMIC_LEDUP0_DATA_RAM130_OFFSET                  (0x20608)
#define CMIC_LEDUP0_DATA_RAM131_OFFSET                  (0x2060c)
#define CMIC_LEDUP0_DATA_RAM132_OFFSET                  (0x20610)
#define CMIC_LEDUP0_DATA_RAM133_OFFSET                  (0x20614)
#define CMIC_LEDUP0_DATA_RAM134_OFFSET                  (0x20618)
#define CMIC_LEDUP0_DATA_RAM135_OFFSET                  (0x2061c)
#define CMIC_LEDUP0_DATA_RAM136_OFFSET                  (0x20620)
#define CMIC_LEDUP0_DATA_RAM137_OFFSET                  (0x20624)
#define CMIC_LEDUP0_DATA_RAM138_OFFSET                  (0x20628)
#define CMIC_LEDUP0_DATA_RAM139_OFFSET                  (0x2062c)
#define CMIC_LEDUP0_DATA_RAM14_OFFSET                   (0x20438)
#define CMIC_LEDUP0_DATA_RAM140_OFFSET                  (0x20630)
#define CMIC_LEDUP0_DATA_RAM141_OFFSET                  (0x20634)
#define CMIC_LEDUP0_DATA_RAM142_OFFSET                  (0x20638)
#define CMIC_LEDUP0_DATA_RAM143_OFFSET                  (0x2063c)
#define CMIC_LEDUP0_DATA_RAM144_OFFSET                  (0x20640)
#define CMIC_LEDUP0_DATA_RAM145_OFFSET                  (0x20644)
#define CMIC_LEDUP0_DATA_RAM146_OFFSET                  (0x20648)
#define CMIC_LEDUP0_DATA_RAM147_OFFSET                  (0x2064c)
#define CMIC_LEDUP0_DATA_RAM148_OFFSET                  (0x20650)
#define CMIC_LEDUP0_DATA_RAM149_OFFSET                  (0x20654)
#define CMIC_LEDUP0_DATA_RAM15_OFFSET                   (0x2043c)
#define CMIC_LEDUP0_DATA_RAM150_OFFSET                  (0x20658)
#define CMIC_LEDUP0_DATA_RAM151_OFFSET                  (0x2065c)
#define CMIC_LEDUP0_DATA_RAM152_OFFSET                  (0x20660)
#define CMIC_LEDUP0_DATA_RAM153_OFFSET                  (0x20664)
#define CMIC_LEDUP0_DATA_RAM154_OFFSET                  (0x20668)
#define CMIC_LEDUP0_DATA_RAM155_OFFSET                  (0x2066c)
#define CMIC_LEDUP0_DATA_RAM156_OFFSET                  (0x20670)
#define CMIC_LEDUP0_DATA_RAM157_OFFSET                  (0x20674)
#define CMIC_LEDUP0_DATA_RAM158_OFFSET                  (0x20678)
#define CMIC_LEDUP0_DATA_RAM159_OFFSET                  (0x2067c)
#define CMIC_LEDUP0_DATA_RAM16_OFFSET                   (0x20440)
#define CMIC_LEDUP0_DATA_RAM160_OFFSET                  (0x20680)
#define CMIC_LEDUP0_DATA_RAM161_OFFSET                  (0x20684)
#define CMIC_LEDUP0_DATA_RAM162_OFFSET                  (0x20688)
#define CMIC_LEDUP0_DATA_RAM163_OFFSET                  (0x2068c)
#define CMIC_LEDUP0_DATA_RAM164_OFFSET                  (0x20690)
#define CMIC_LEDUP0_DATA_RAM165_OFFSET                  (0x20694)
#define CMIC_LEDUP0_DATA_RAM166_OFFSET                  (0x20698)
#define CMIC_LEDUP0_DATA_RAM167_OFFSET                  (0x2069c)
#define CMIC_LEDUP0_DATA_RAM168_OFFSET                  (0x206a0)
#define CMIC_LEDUP0_DATA_RAM169_OFFSET                  (0x206a4)
#define CMIC_LEDUP0_DATA_RAM17_OFFSET                   (0x20444)
#define CMIC_LEDUP0_DATA_RAM170_OFFSET                  (0x206a8)
#define CMIC_LEDUP0_DATA_RAM171_OFFSET                  (0x206ac)
#define CMIC_LEDUP0_DATA_RAM172_OFFSET                  (0x206b0)
#define CMIC_LEDUP0_DATA_RAM173_OFFSET                  (0x206b4)
#define CMIC_LEDUP0_DATA_RAM174_OFFSET                  (0x206b8)
#define CMIC_LEDUP0_DATA_RAM175_OFFSET                  (0x206bc)
#define CMIC_LEDUP0_DATA_RAM176_OFFSET                  (0x206c0)
#define CMIC_LEDUP0_DATA_RAM177_OFFSET                  (0x206c4)
#define CMIC_LEDUP0_DATA_RAM178_OFFSET                  (0x206c8)
#define CMIC_LEDUP0_DATA_RAM179_OFFSET                  (0x206cc)
#define CMIC_LEDUP0_DATA_RAM18_OFFSET                   (0x20448)
#define CMIC_LEDUP0_DATA_RAM180_OFFSET                  (0x206d0)
#define CMIC_LEDUP0_DATA_RAM181_OFFSET                  (0x206d4)
#define CMIC_LEDUP0_DATA_RAM182_OFFSET                  (0x206d8)
#define CMIC_LEDUP0_DATA_RAM183_OFFSET                  (0x206dc)
#define CMIC_LEDUP0_DATA_RAM184_OFFSET                  (0x206e0)
#define CMIC_LEDUP0_DATA_RAM185_OFFSET                  (0x206e4)
#define CMIC_LEDUP0_DATA_RAM186_OFFSET                  (0x206e8)
#define CMIC_LEDUP0_DATA_RAM187_OFFSET                  (0x206ec)
#define CMIC_LEDUP0_DATA_RAM188_OFFSET                  (0x206f0)
#define CMIC_LEDUP0_DATA_RAM189_OFFSET                  (0x206f4)
#define CMIC_LEDUP0_DATA_RAM19_OFFSET                   (0x2044c)
#define CMIC_LEDUP0_DATA_RAM190_OFFSET                  (0x206f8)
#define CMIC_LEDUP0_DATA_RAM191_OFFSET                  (0x206fc)
#define CMIC_LEDUP0_DATA_RAM192_OFFSET                  (0x20700)
#define CMIC_LEDUP0_DATA_RAM193_OFFSET                  (0x20704)
#define CMIC_LEDUP0_DATA_RAM194_OFFSET                  (0x20708)
#define CMIC_LEDUP0_DATA_RAM195_OFFSET                  (0x2070c)
#define CMIC_LEDUP0_DATA_RAM196_OFFSET                  (0x20710)
#define CMIC_LEDUP0_DATA_RAM197_OFFSET                  (0x20714)
#define CMIC_LEDUP0_DATA_RAM198_OFFSET                  (0x20718)
#define CMIC_LEDUP0_DATA_RAM199_OFFSET                  (0x2071c)
#define CMIC_LEDUP0_DATA_RAM2_OFFSET                    (0x20408)
#define CMIC_LEDUP0_DATA_RAM20_OFFSET                   (0x20450)
#define CMIC_LEDUP0_DATA_RAM200_OFFSET                  (0x20720)
#define CMIC_LEDUP0_DATA_RAM201_OFFSET                  (0x20724)
#define CMIC_LEDUP0_DATA_RAM202_OFFSET                  (0x20728)
#define CMIC_LEDUP0_DATA_RAM203_OFFSET                  (0x2072c)
#define CMIC_LEDUP0_DATA_RAM204_OFFSET                  (0x20730)
#define CMIC_LEDUP0_DATA_RAM205_OFFSET                  (0x20734)
#define CMIC_LEDUP0_DATA_RAM206_OFFSET                  (0x20738)
#define CMIC_LEDUP0_DATA_RAM207_OFFSET                  (0x2073c)
#define CMIC_LEDUP0_DATA_RAM208_OFFSET                  (0x20740)
#define CMIC_LEDUP0_DATA_RAM209_OFFSET                  (0x20744)
#define CMIC_LEDUP0_DATA_RAM21_OFFSET                   (0x20454)
#define CMIC_LEDUP0_DATA_RAM210_OFFSET                  (0x20748)
#define CMIC_LEDUP0_DATA_RAM211_OFFSET                  (0x2074c)
#define CMIC_LEDUP0_DATA_RAM212_OFFSET                  (0x20750)
#define CMIC_LEDUP0_DATA_RAM213_OFFSET                  (0x20754)
#define CMIC_LEDUP0_DATA_RAM214_OFFSET                  (0x20758)
#define CMIC_LEDUP0_DATA_RAM215_OFFSET                  (0x2075c)
#define CMIC_LEDUP0_DATA_RAM216_OFFSET                  (0x20760)
#define CMIC_LEDUP0_DATA_RAM217_OFFSET                  (0x20764)
#define CMIC_LEDUP0_DATA_RAM218_OFFSET                  (0x20768)
#define CMIC_LEDUP0_DATA_RAM219_OFFSET                  (0x2076c)
#define CMIC_LEDUP0_DATA_RAM22_OFFSET                   (0x20458)
#define CMIC_LEDUP0_DATA_RAM220_OFFSET                  (0x20770)
#define CMIC_LEDUP0_DATA_RAM221_OFFSET                  (0x20774)
#define CMIC_LEDUP0_DATA_RAM222_OFFSET                  (0x20778)
#define CMIC_LEDUP0_DATA_RAM223_OFFSET                  (0x2077c)
#define CMIC_LEDUP0_DATA_RAM224_OFFSET                  (0x20780)
#define CMIC_LEDUP0_DATA_RAM225_OFFSET                  (0x20784)
#define CMIC_LEDUP0_DATA_RAM226_OFFSET                  (0x20788)
#define CMIC_LEDUP0_DATA_RAM227_OFFSET                  (0x2078c)
#define CMIC_LEDUP0_DATA_RAM228_OFFSET                  (0x20790)
#define CMIC_LEDUP0_DATA_RAM229_OFFSET                  (0x20794)
#define CMIC_LEDUP0_DATA_RAM23_OFFSET                   (0x2045c)
#define CMIC_LEDUP0_DATA_RAM230_OFFSET                  (0x20798)
#define CMIC_LEDUP0_DATA_RAM231_OFFSET                  (0x2079c)
#define CMIC_LEDUP0_DATA_RAM232_OFFSET                  (0x207a0)
#define CMIC_LEDUP0_DATA_RAM233_OFFSET                  (0x207a4)
#define CMIC_LEDUP0_DATA_RAM234_OFFSET                  (0x207a8)
#define CMIC_LEDUP0_DATA_RAM235_OFFSET                  (0x207ac)
#define CMIC_LEDUP0_DATA_RAM236_OFFSET                  (0x207b0)
#define CMIC_LEDUP0_DATA_RAM237_OFFSET                  (0x207b4)
#define CMIC_LEDUP0_DATA_RAM238_OFFSET                  (0x207b8)
#define CMIC_LEDUP0_DATA_RAM239_OFFSET                  (0x207bc)
#define CMIC_LEDUP0_DATA_RAM24_OFFSET                   (0x20460)
#define CMIC_LEDUP0_DATA_RAM240_OFFSET                  (0x207c0)
#define CMIC_LEDUP0_DATA_RAM241_OFFSET                  (0x207c4)
#define CMIC_LEDUP0_DATA_RAM242_OFFSET                  (0x207c8)
#define CMIC_LEDUP0_DATA_RAM243_OFFSET                  (0x207cc)
#define CMIC_LEDUP0_DATA_RAM244_OFFSET                  (0x207d0)
#define CMIC_LEDUP0_DATA_RAM245_OFFSET                  (0x207d4)
#define CMIC_LEDUP0_DATA_RAM246_OFFSET                  (0x207d8)
#define CMIC_LEDUP0_DATA_RAM247_OFFSET                  (0x207dc)
#define CMIC_LEDUP0_DATA_RAM248_OFFSET                  (0x207e0)
#define CMIC_LEDUP0_DATA_RAM249_OFFSET                  (0x207e4)
#define CMIC_LEDUP0_DATA_RAM25_OFFSET                   (0x20464)
#define CMIC_LEDUP0_DATA_RAM250_OFFSET                  (0x207e8)
#define CMIC_LEDUP0_DATA_RAM251_OFFSET                  (0x207ec)
#define CMIC_LEDUP0_DATA_RAM252_OFFSET                  (0x207f0)
#define CMIC_LEDUP0_DATA_RAM253_OFFSET                  (0x207f4)
#define CMIC_LEDUP0_DATA_RAM254_OFFSET                  (0x207f8)
#define CMIC_LEDUP0_DATA_RAM255_OFFSET                  (0x207fc)
#define CMIC_LEDUP0_DATA_RAM26_OFFSET                   (0x20468)
#define CMIC_LEDUP0_DATA_RAM27_OFFSET                   (0x2046c)
#define CMIC_LEDUP0_DATA_RAM28_OFFSET                   (0x20470)
#define CMIC_LEDUP0_DATA_RAM29_OFFSET                   (0x20474)
#define CMIC_LEDUP0_DATA_RAM3_OFFSET                    (0x2040c)
#define CMIC_LEDUP0_DATA_RAM30_OFFSET                   (0x20478)
#define CMIC_LEDUP0_DATA_RAM31_OFFSET                   (0x2047c)
#define CMIC_LEDUP0_DATA_RAM32_OFFSET                   (0x20480)
#define CMIC_LEDUP0_DATA_RAM33_OFFSET                   (0x20484)
#define CMIC_LEDUP0_DATA_RAM34_OFFSET                   (0x20488)
#define CMIC_LEDUP0_DATA_RAM35_OFFSET                   (0x2048c)
#define CMIC_LEDUP0_DATA_RAM36_OFFSET                   (0x20490)
#define CMIC_LEDUP0_DATA_RAM37_OFFSET                   (0x20494)
#define CMIC_LEDUP0_DATA_RAM38_OFFSET                   (0x20498)
#define CMIC_LEDUP0_DATA_RAM39_OFFSET                   (0x2049c)
#define CMIC_LEDUP0_DATA_RAM4_OFFSET                    (0x20410)
#define CMIC_LEDUP0_DATA_RAM40_OFFSET                   (0x204a0)
#define CMIC_LEDUP0_DATA_RAM41_OFFSET                   (0x204a4)
#define CMIC_LEDUP0_DATA_RAM42_OFFSET                   (0x204a8)
#define CMIC_LEDUP0_DATA_RAM43_OFFSET                   (0x204ac)
#define CMIC_LEDUP0_DATA_RAM44_OFFSET                   (0x204b0)
#define CMIC_LEDUP0_DATA_RAM45_OFFSET                   (0x204b4)
#define CMIC_LEDUP0_DATA_RAM46_OFFSET                   (0x204b8)
#define CMIC_LEDUP0_DATA_RAM47_OFFSET                   (0x204bc)
#define CMIC_LEDUP0_DATA_RAM48_OFFSET                   (0x204c0)
#define CMIC_LEDUP0_DATA_RAM49_OFFSET                   (0x204c4)
#define CMIC_LEDUP0_DATA_RAM5_OFFSET                    (0x20414)
#define CMIC_LEDUP0_DATA_RAM50_OFFSET                   (0x204c8)
#define CMIC_LEDUP0_DATA_RAM51_OFFSET                   (0x204cc)
#define CMIC_LEDUP0_DATA_RAM52_OFFSET                   (0x204d0)
#define CMIC_LEDUP0_DATA_RAM53_OFFSET                   (0x204d4)
#define CMIC_LEDUP0_DATA_RAM54_OFFSET                   (0x204d8)
#define CMIC_LEDUP0_DATA_RAM55_OFFSET                   (0x204dc)
#define CMIC_LEDUP0_DATA_RAM56_OFFSET                   (0x204e0)
#define CMIC_LEDUP0_DATA_RAM57_OFFSET                   (0x204e4)
#define CMIC_LEDUP0_DATA_RAM58_OFFSET                   (0x204e8)
#define CMIC_LEDUP0_DATA_RAM59_OFFSET                   (0x204ec)
#define CMIC_LEDUP0_DATA_RAM6_OFFSET                    (0x20418)
#define CMIC_LEDUP0_DATA_RAM60_OFFSET                   (0x204f0)
#define CMIC_LEDUP0_DATA_RAM61_OFFSET                   (0x204f4)
#define CMIC_LEDUP0_DATA_RAM62_OFFSET                   (0x204f8)
#define CMIC_LEDUP0_DATA_RAM63_OFFSET                   (0x204fc)
#define CMIC_LEDUP0_DATA_RAM64_OFFSET                   (0x20500)
#define CMIC_LEDUP0_DATA_RAM65_OFFSET                   (0x20504)
#define CMIC_LEDUP0_DATA_RAM66_OFFSET                   (0x20508)
#define CMIC_LEDUP0_DATA_RAM67_OFFSET                   (0x2050c)
#define CMIC_LEDUP0_DATA_RAM68_OFFSET                   (0x20510)
#define CMIC_LEDUP0_DATA_RAM69_OFFSET                   (0x20514)
#define CMIC_LEDUP0_DATA_RAM7_OFFSET                    (0x2041c)
#define CMIC_LEDUP0_DATA_RAM70_OFFSET                   (0x20518)
#define CMIC_LEDUP0_DATA_RAM71_OFFSET                   (0x2051c)
#define CMIC_LEDUP0_DATA_RAM72_OFFSET                   (0x20520)
#define CMIC_LEDUP0_DATA_RAM73_OFFSET                   (0x20524)
#define CMIC_LEDUP0_DATA_RAM74_OFFSET                   (0x20528)
#define CMIC_LEDUP0_DATA_RAM75_OFFSET                   (0x2052c)
#define CMIC_LEDUP0_DATA_RAM76_OFFSET                   (0x20530)
#define CMIC_LEDUP0_DATA_RAM77_OFFSET                   (0x20534)
#define CMIC_LEDUP0_DATA_RAM78_OFFSET                   (0x20538)
#define CMIC_LEDUP0_DATA_RAM79_OFFSET                   (0x2053c)
#define CMIC_LEDUP0_DATA_RAM8_OFFSET                    (0x20420)
#define CMIC_LEDUP0_DATA_RAM80_OFFSET                   (0x20540)
#define CMIC_LEDUP0_DATA_RAM81_OFFSET                   (0x20544)
#define CMIC_LEDUP0_DATA_RAM82_OFFSET                   (0x20548)
#define CMIC_LEDUP0_DATA_RAM83_OFFSET                   (0x2054c)
#define CMIC_LEDUP0_DATA_RAM84_OFFSET                   (0x20550)
#define CMIC_LEDUP0_DATA_RAM85_OFFSET                   (0x20554)
#define CMIC_LEDUP0_DATA_RAM86_OFFSET                   (0x20558)
#define CMIC_LEDUP0_DATA_RAM87_OFFSET                   (0x2055c)
#define CMIC_LEDUP0_DATA_RAM88_OFFSET                   (0x20560)
#define CMIC_LEDUP0_DATA_RAM89_OFFSET                   (0x20564)
#define CMIC_LEDUP0_DATA_RAM9_OFFSET                    (0x20424)
#define CMIC_LEDUP0_DATA_RAM90_OFFSET                   (0x20568)
#define CMIC_LEDUP0_DATA_RAM91_OFFSET                   (0x2056c)
#define CMIC_LEDUP0_DATA_RAM92_OFFSET                   (0x20570)
#define CMIC_LEDUP0_DATA_RAM93_OFFSET                   (0x20574)
#define CMIC_LEDUP0_DATA_RAM94_OFFSET                   (0x20578)
#define CMIC_LEDUP0_DATA_RAM95_OFFSET                   (0x2057c)
#define CMIC_LEDUP0_DATA_RAM96_OFFSET                   (0x20580)
#define CMIC_LEDUP0_DATA_RAM97_OFFSET                   (0x20584)
#define CMIC_LEDUP0_DATA_RAM98_OFFSET                   (0x20588)
#define CMIC_LEDUP0_DATA_RAM99_OFFSET                   (0x2058c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_OFFSET         (0x20010)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_OFFSET       (0x2001c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_OFFSET       (0x20020)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_OFFSET       (0x20024)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_OFFSET       (0x20028)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_OFFSET       (0x2002c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_OFFSET       (0x20030)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_OFFSET       (0x20034)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_OFFSET       (0x20038)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_OFFSET       (0x2003c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_OFFSET       (0x20040)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_OFFSET         (0x20014)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_OFFSET       (0x20044)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_OFFSET       (0x20048)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_OFFSET       (0x2004c)
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_OFFSET        (0x20018)
#define CMIC_LEDUP0_PROGRAM_RAM_OFFSET                  (0x20800)
#define CMIC_LEDUP0_PROGRAM_RAM0_OFFSET                 (0x20800)
#define CMIC_LEDUP0_PROGRAM_RAM1_OFFSET                 (0x20804)
#define CMIC_LEDUP0_PROGRAM_RAM10_OFFSET                (0x20828)
#define CMIC_LEDUP0_PROGRAM_RAM100_OFFSET               (0x20990)
#define CMIC_LEDUP0_PROGRAM_RAM101_OFFSET               (0x20994)
#define CMIC_LEDUP0_PROGRAM_RAM102_OFFSET               (0x20998)
#define CMIC_LEDUP0_PROGRAM_RAM103_OFFSET               (0x2099c)
#define CMIC_LEDUP0_PROGRAM_RAM104_OFFSET               (0x209a0)
#define CMIC_LEDUP0_PROGRAM_RAM105_OFFSET               (0x209a4)
#define CMIC_LEDUP0_PROGRAM_RAM106_OFFSET               (0x209a8)
#define CMIC_LEDUP0_PROGRAM_RAM107_OFFSET               (0x209ac)
#define CMIC_LEDUP0_PROGRAM_RAM108_OFFSET               (0x209b0)
#define CMIC_LEDUP0_PROGRAM_RAM109_OFFSET               (0x209b4)
#define CMIC_LEDUP0_PROGRAM_RAM11_OFFSET                (0x2082c)
#define CMIC_LEDUP0_PROGRAM_RAM110_OFFSET               (0x209b8)
#define CMIC_LEDUP0_PROGRAM_RAM111_OFFSET               (0x209bc)
#define CMIC_LEDUP0_PROGRAM_RAM112_OFFSET               (0x209c0)
#define CMIC_LEDUP0_PROGRAM_RAM113_OFFSET               (0x209c4)
#define CMIC_LEDUP0_PROGRAM_RAM114_OFFSET               (0x209c8)
#define CMIC_LEDUP0_PROGRAM_RAM115_OFFSET               (0x209cc)
#define CMIC_LEDUP0_PROGRAM_RAM116_OFFSET               (0x209d0)
#define CMIC_LEDUP0_PROGRAM_RAM117_OFFSET               (0x209d4)
#define CMIC_LEDUP0_PROGRAM_RAM118_OFFSET               (0x209d8)
#define CMIC_LEDUP0_PROGRAM_RAM119_OFFSET               (0x209dc)
#define CMIC_LEDUP0_PROGRAM_RAM12_OFFSET                (0x20830)
#define CMIC_LEDUP0_PROGRAM_RAM120_OFFSET               (0x209e0)
#define CMIC_LEDUP0_PROGRAM_RAM121_OFFSET               (0x209e4)
#define CMIC_LEDUP0_PROGRAM_RAM122_OFFSET               (0x209e8)
#define CMIC_LEDUP0_PROGRAM_RAM123_OFFSET               (0x209ec)
#define CMIC_LEDUP0_PROGRAM_RAM124_OFFSET               (0x209f0)
#define CMIC_LEDUP0_PROGRAM_RAM125_OFFSET               (0x209f4)
#define CMIC_LEDUP0_PROGRAM_RAM126_OFFSET               (0x209f8)
#define CMIC_LEDUP0_PROGRAM_RAM127_OFFSET               (0x209fc)
#define CMIC_LEDUP0_PROGRAM_RAM128_OFFSET               (0x20a00)
#define CMIC_LEDUP0_PROGRAM_RAM129_OFFSET               (0x20a04)
#define CMIC_LEDUP0_PROGRAM_RAM13_OFFSET                (0x20834)
#define CMIC_LEDUP0_PROGRAM_RAM130_OFFSET               (0x20a08)
#define CMIC_LEDUP0_PROGRAM_RAM131_OFFSET               (0x20a0c)
#define CMIC_LEDUP0_PROGRAM_RAM132_OFFSET               (0x20a10)
#define CMIC_LEDUP0_PROGRAM_RAM133_OFFSET               (0x20a14)
#define CMIC_LEDUP0_PROGRAM_RAM134_OFFSET               (0x20a18)
#define CMIC_LEDUP0_PROGRAM_RAM135_OFFSET               (0x20a1c)
#define CMIC_LEDUP0_PROGRAM_RAM136_OFFSET               (0x20a20)
#define CMIC_LEDUP0_PROGRAM_RAM137_OFFSET               (0x20a24)
#define CMIC_LEDUP0_PROGRAM_RAM138_OFFSET               (0x20a28)
#define CMIC_LEDUP0_PROGRAM_RAM139_OFFSET               (0x20a2c)
#define CMIC_LEDUP0_PROGRAM_RAM14_OFFSET                (0x20838)
#define CMIC_LEDUP0_PROGRAM_RAM140_OFFSET               (0x20a30)
#define CMIC_LEDUP0_PROGRAM_RAM141_OFFSET               (0x20a34)
#define CMIC_LEDUP0_PROGRAM_RAM142_OFFSET               (0x20a38)
#define CMIC_LEDUP0_PROGRAM_RAM143_OFFSET               (0x20a3c)
#define CMIC_LEDUP0_PROGRAM_RAM144_OFFSET               (0x20a40)
#define CMIC_LEDUP0_PROGRAM_RAM145_OFFSET               (0x20a44)
#define CMIC_LEDUP0_PROGRAM_RAM146_OFFSET               (0x20a48)
#define CMIC_LEDUP0_PROGRAM_RAM147_OFFSET               (0x20a4c)
#define CMIC_LEDUP0_PROGRAM_RAM148_OFFSET               (0x20a50)
#define CMIC_LEDUP0_PROGRAM_RAM149_OFFSET               (0x20a54)
#define CMIC_LEDUP0_PROGRAM_RAM15_OFFSET                (0x2083c)
#define CMIC_LEDUP0_PROGRAM_RAM150_OFFSET               (0x20a58)
#define CMIC_LEDUP0_PROGRAM_RAM151_OFFSET               (0x20a5c)
#define CMIC_LEDUP0_PROGRAM_RAM152_OFFSET               (0x20a60)
#define CMIC_LEDUP0_PROGRAM_RAM153_OFFSET               (0x20a64)
#define CMIC_LEDUP0_PROGRAM_RAM154_OFFSET               (0x20a68)
#define CMIC_LEDUP0_PROGRAM_RAM155_OFFSET               (0x20a6c)
#define CMIC_LEDUP0_PROGRAM_RAM156_OFFSET               (0x20a70)
#define CMIC_LEDUP0_PROGRAM_RAM157_OFFSET               (0x20a74)
#define CMIC_LEDUP0_PROGRAM_RAM158_OFFSET               (0x20a78)
#define CMIC_LEDUP0_PROGRAM_RAM159_OFFSET               (0x20a7c)
#define CMIC_LEDUP0_PROGRAM_RAM16_OFFSET                (0x20840)
#define CMIC_LEDUP0_PROGRAM_RAM160_OFFSET               (0x20a80)
#define CMIC_LEDUP0_PROGRAM_RAM161_OFFSET               (0x20a84)
#define CMIC_LEDUP0_PROGRAM_RAM162_OFFSET               (0x20a88)
#define CMIC_LEDUP0_PROGRAM_RAM163_OFFSET               (0x20a8c)
#define CMIC_LEDUP0_PROGRAM_RAM164_OFFSET               (0x20a90)
#define CMIC_LEDUP0_PROGRAM_RAM165_OFFSET               (0x20a94)
#define CMIC_LEDUP0_PROGRAM_RAM166_OFFSET               (0x20a98)
#define CMIC_LEDUP0_PROGRAM_RAM167_OFFSET               (0x20a9c)
#define CMIC_LEDUP0_PROGRAM_RAM168_OFFSET               (0x20aa0)
#define CMIC_LEDUP0_PROGRAM_RAM169_OFFSET               (0x20aa4)
#define CMIC_LEDUP0_PROGRAM_RAM17_OFFSET                (0x20844)
#define CMIC_LEDUP0_PROGRAM_RAM170_OFFSET               (0x20aa8)
#define CMIC_LEDUP0_PROGRAM_RAM171_OFFSET               (0x20aac)
#define CMIC_LEDUP0_PROGRAM_RAM172_OFFSET               (0x20ab0)
#define CMIC_LEDUP0_PROGRAM_RAM173_OFFSET               (0x20ab4)
#define CMIC_LEDUP0_PROGRAM_RAM174_OFFSET               (0x20ab8)
#define CMIC_LEDUP0_PROGRAM_RAM175_OFFSET               (0x20abc)
#define CMIC_LEDUP0_PROGRAM_RAM176_OFFSET               (0x20ac0)
#define CMIC_LEDUP0_PROGRAM_RAM177_OFFSET               (0x20ac4)
#define CMIC_LEDUP0_PROGRAM_RAM178_OFFSET               (0x20ac8)
#define CMIC_LEDUP0_PROGRAM_RAM179_OFFSET               (0x20acc)
#define CMIC_LEDUP0_PROGRAM_RAM18_OFFSET                (0x20848)
#define CMIC_LEDUP0_PROGRAM_RAM180_OFFSET               (0x20ad0)
#define CMIC_LEDUP0_PROGRAM_RAM181_OFFSET               (0x20ad4)
#define CMIC_LEDUP0_PROGRAM_RAM182_OFFSET               (0x20ad8)
#define CMIC_LEDUP0_PROGRAM_RAM183_OFFSET               (0x20adc)
#define CMIC_LEDUP0_PROGRAM_RAM184_OFFSET               (0x20ae0)
#define CMIC_LEDUP0_PROGRAM_RAM185_OFFSET               (0x20ae4)
#define CMIC_LEDUP0_PROGRAM_RAM186_OFFSET               (0x20ae8)
#define CMIC_LEDUP0_PROGRAM_RAM187_OFFSET               (0x20aec)
#define CMIC_LEDUP0_PROGRAM_RAM188_OFFSET               (0x20af0)
#define CMIC_LEDUP0_PROGRAM_RAM189_OFFSET               (0x20af4)
#define CMIC_LEDUP0_PROGRAM_RAM19_OFFSET                (0x2084c)
#define CMIC_LEDUP0_PROGRAM_RAM190_OFFSET               (0x20af8)
#define CMIC_LEDUP0_PROGRAM_RAM191_OFFSET               (0x20afc)
#define CMIC_LEDUP0_PROGRAM_RAM192_OFFSET               (0x20b00)
#define CMIC_LEDUP0_PROGRAM_RAM193_OFFSET               (0x20b04)
#define CMIC_LEDUP0_PROGRAM_RAM194_OFFSET               (0x20b08)
#define CMIC_LEDUP0_PROGRAM_RAM195_OFFSET               (0x20b0c)
#define CMIC_LEDUP0_PROGRAM_RAM196_OFFSET               (0x20b10)
#define CMIC_LEDUP0_PROGRAM_RAM197_OFFSET               (0x20b14)
#define CMIC_LEDUP0_PROGRAM_RAM198_OFFSET               (0x20b18)
#define CMIC_LEDUP0_PROGRAM_RAM199_OFFSET               (0x20b1c)
#define CMIC_LEDUP0_PROGRAM_RAM2_OFFSET                 (0x20808)
#define CMIC_LEDUP0_PROGRAM_RAM20_OFFSET                (0x20850)
#define CMIC_LEDUP0_PROGRAM_RAM200_OFFSET               (0x20b20)
#define CMIC_LEDUP0_PROGRAM_RAM201_OFFSET               (0x20b24)
#define CMIC_LEDUP0_PROGRAM_RAM202_OFFSET               (0x20b28)
#define CMIC_LEDUP0_PROGRAM_RAM203_OFFSET               (0x20b2c)
#define CMIC_LEDUP0_PROGRAM_RAM204_OFFSET               (0x20b30)
#define CMIC_LEDUP0_PROGRAM_RAM205_OFFSET               (0x20b34)
#define CMIC_LEDUP0_PROGRAM_RAM206_OFFSET               (0x20b38)
#define CMIC_LEDUP0_PROGRAM_RAM207_OFFSET               (0x20b3c)
#define CMIC_LEDUP0_PROGRAM_RAM208_OFFSET               (0x20b40)
#define CMIC_LEDUP0_PROGRAM_RAM209_OFFSET               (0x20b44)
#define CMIC_LEDUP0_PROGRAM_RAM21_OFFSET                (0x20854)
#define CMIC_LEDUP0_PROGRAM_RAM210_OFFSET               (0x20b48)
#define CMIC_LEDUP0_PROGRAM_RAM211_OFFSET               (0x20b4c)
#define CMIC_LEDUP0_PROGRAM_RAM212_OFFSET               (0x20b50)
#define CMIC_LEDUP0_PROGRAM_RAM213_OFFSET               (0x20b54)
#define CMIC_LEDUP0_PROGRAM_RAM214_OFFSET               (0x20b58)
#define CMIC_LEDUP0_PROGRAM_RAM215_OFFSET               (0x20b5c)
#define CMIC_LEDUP0_PROGRAM_RAM216_OFFSET               (0x20b60)
#define CMIC_LEDUP0_PROGRAM_RAM217_OFFSET               (0x20b64)
#define CMIC_LEDUP0_PROGRAM_RAM218_OFFSET               (0x20b68)
#define CMIC_LEDUP0_PROGRAM_RAM219_OFFSET               (0x20b6c)
#define CMIC_LEDUP0_PROGRAM_RAM22_OFFSET                (0x20858)
#define CMIC_LEDUP0_PROGRAM_RAM220_OFFSET               (0x20b70)
#define CMIC_LEDUP0_PROGRAM_RAM221_OFFSET               (0x20b74)
#define CMIC_LEDUP0_PROGRAM_RAM222_OFFSET               (0x20b78)
#define CMIC_LEDUP0_PROGRAM_RAM223_OFFSET               (0x20b7c)
#define CMIC_LEDUP0_PROGRAM_RAM224_OFFSET               (0x20b80)
#define CMIC_LEDUP0_PROGRAM_RAM225_OFFSET               (0x20b84)
#define CMIC_LEDUP0_PROGRAM_RAM226_OFFSET               (0x20b88)
#define CMIC_LEDUP0_PROGRAM_RAM227_OFFSET               (0x20b8c)
#define CMIC_LEDUP0_PROGRAM_RAM228_OFFSET               (0x20b90)
#define CMIC_LEDUP0_PROGRAM_RAM229_OFFSET               (0x20b94)
#define CMIC_LEDUP0_PROGRAM_RAM23_OFFSET                (0x2085c)
#define CMIC_LEDUP0_PROGRAM_RAM230_OFFSET               (0x20b98)
#define CMIC_LEDUP0_PROGRAM_RAM231_OFFSET               (0x20b9c)
#define CMIC_LEDUP0_PROGRAM_RAM232_OFFSET               (0x20ba0)
#define CMIC_LEDUP0_PROGRAM_RAM233_OFFSET               (0x20ba4)
#define CMIC_LEDUP0_PROGRAM_RAM234_OFFSET               (0x20ba8)
#define CMIC_LEDUP0_PROGRAM_RAM235_OFFSET               (0x20bac)
#define CMIC_LEDUP0_PROGRAM_RAM236_OFFSET               (0x20bb0)
#define CMIC_LEDUP0_PROGRAM_RAM237_OFFSET               (0x20bb4)
#define CMIC_LEDUP0_PROGRAM_RAM238_OFFSET               (0x20bb8)
#define CMIC_LEDUP0_PROGRAM_RAM239_OFFSET               (0x20bbc)
#define CMIC_LEDUP0_PROGRAM_RAM24_OFFSET                (0x20860)
#define CMIC_LEDUP0_PROGRAM_RAM240_OFFSET               (0x20bc0)
#define CMIC_LEDUP0_PROGRAM_RAM241_OFFSET               (0x20bc4)
#define CMIC_LEDUP0_PROGRAM_RAM242_OFFSET               (0x20bc8)
#define CMIC_LEDUP0_PROGRAM_RAM243_OFFSET               (0x20bcc)
#define CMIC_LEDUP0_PROGRAM_RAM244_OFFSET               (0x20bd0)
#define CMIC_LEDUP0_PROGRAM_RAM245_OFFSET               (0x20bd4)
#define CMIC_LEDUP0_PROGRAM_RAM246_OFFSET               (0x20bd8)
#define CMIC_LEDUP0_PROGRAM_RAM247_OFFSET               (0x20bdc)
#define CMIC_LEDUP0_PROGRAM_RAM248_OFFSET               (0x20be0)
#define CMIC_LEDUP0_PROGRAM_RAM249_OFFSET               (0x20be4)
#define CMIC_LEDUP0_PROGRAM_RAM25_OFFSET                (0x20864)
#define CMIC_LEDUP0_PROGRAM_RAM250_OFFSET               (0x20be8)
#define CMIC_LEDUP0_PROGRAM_RAM251_OFFSET               (0x20bec)
#define CMIC_LEDUP0_PROGRAM_RAM252_OFFSET               (0x20bf0)
#define CMIC_LEDUP0_PROGRAM_RAM253_OFFSET               (0x20bf4)
#define CMIC_LEDUP0_PROGRAM_RAM254_OFFSET               (0x20bf8)
#define CMIC_LEDUP0_PROGRAM_RAM255_OFFSET               (0x20bfc)
#define CMIC_LEDUP0_PROGRAM_RAM26_OFFSET                (0x20868)
#define CMIC_LEDUP0_PROGRAM_RAM27_OFFSET                (0x2086c)
#define CMIC_LEDUP0_PROGRAM_RAM28_OFFSET                (0x20870)
#define CMIC_LEDUP0_PROGRAM_RAM29_OFFSET                (0x20874)
#define CMIC_LEDUP0_PROGRAM_RAM3_OFFSET                 (0x2080c)
#define CMIC_LEDUP0_PROGRAM_RAM30_OFFSET                (0x20878)
#define CMIC_LEDUP0_PROGRAM_RAM31_OFFSET                (0x2087c)
#define CMIC_LEDUP0_PROGRAM_RAM32_OFFSET                (0x20880)
#define CMIC_LEDUP0_PROGRAM_RAM33_OFFSET                (0x20884)
#define CMIC_LEDUP0_PROGRAM_RAM34_OFFSET                (0x20888)
#define CMIC_LEDUP0_PROGRAM_RAM35_OFFSET                (0x2088c)
#define CMIC_LEDUP0_PROGRAM_RAM36_OFFSET                (0x20890)
#define CMIC_LEDUP0_PROGRAM_RAM37_OFFSET                (0x20894)
#define CMIC_LEDUP0_PROGRAM_RAM38_OFFSET                (0x20898)
#define CMIC_LEDUP0_PROGRAM_RAM39_OFFSET                (0x2089c)
#define CMIC_LEDUP0_PROGRAM_RAM4_OFFSET                 (0x20810)
#define CMIC_LEDUP0_PROGRAM_RAM40_OFFSET                (0x208a0)
#define CMIC_LEDUP0_PROGRAM_RAM41_OFFSET                (0x208a4)
#define CMIC_LEDUP0_PROGRAM_RAM42_OFFSET                (0x208a8)
#define CMIC_LEDUP0_PROGRAM_RAM43_OFFSET                (0x208ac)
#define CMIC_LEDUP0_PROGRAM_RAM44_OFFSET                (0x208b0)
#define CMIC_LEDUP0_PROGRAM_RAM45_OFFSET                (0x208b4)
#define CMIC_LEDUP0_PROGRAM_RAM46_OFFSET                (0x208b8)
#define CMIC_LEDUP0_PROGRAM_RAM47_OFFSET                (0x208bc)
#define CMIC_LEDUP0_PROGRAM_RAM48_OFFSET                (0x208c0)
#define CMIC_LEDUP0_PROGRAM_RAM49_OFFSET                (0x208c4)
#define CMIC_LEDUP0_PROGRAM_RAM5_OFFSET                 (0x20814)
#define CMIC_LEDUP0_PROGRAM_RAM50_OFFSET                (0x208c8)
#define CMIC_LEDUP0_PROGRAM_RAM51_OFFSET                (0x208cc)
#define CMIC_LEDUP0_PROGRAM_RAM52_OFFSET                (0x208d0)
#define CMIC_LEDUP0_PROGRAM_RAM53_OFFSET                (0x208d4)
#define CMIC_LEDUP0_PROGRAM_RAM54_OFFSET                (0x208d8)
#define CMIC_LEDUP0_PROGRAM_RAM55_OFFSET                (0x208dc)
#define CMIC_LEDUP0_PROGRAM_RAM56_OFFSET                (0x208e0)
#define CMIC_LEDUP0_PROGRAM_RAM57_OFFSET                (0x208e4)
#define CMIC_LEDUP0_PROGRAM_RAM58_OFFSET                (0x208e8)
#define CMIC_LEDUP0_PROGRAM_RAM59_OFFSET                (0x208ec)
#define CMIC_LEDUP0_PROGRAM_RAM6_OFFSET                 (0x20818)
#define CMIC_LEDUP0_PROGRAM_RAM60_OFFSET                (0x208f0)
#define CMIC_LEDUP0_PROGRAM_RAM61_OFFSET                (0x208f4)
#define CMIC_LEDUP0_PROGRAM_RAM62_OFFSET                (0x208f8)
#define CMIC_LEDUP0_PROGRAM_RAM63_OFFSET                (0x208fc)
#define CMIC_LEDUP0_PROGRAM_RAM64_OFFSET                (0x20900)
#define CMIC_LEDUP0_PROGRAM_RAM65_OFFSET                (0x20904)
#define CMIC_LEDUP0_PROGRAM_RAM66_OFFSET                (0x20908)
#define CMIC_LEDUP0_PROGRAM_RAM67_OFFSET                (0x2090c)
#define CMIC_LEDUP0_PROGRAM_RAM68_OFFSET                (0x20910)
#define CMIC_LEDUP0_PROGRAM_RAM69_OFFSET                (0x20914)
#define CMIC_LEDUP0_PROGRAM_RAM7_OFFSET                 (0x2081c)
#define CMIC_LEDUP0_PROGRAM_RAM70_OFFSET                (0x20918)
#define CMIC_LEDUP0_PROGRAM_RAM71_OFFSET                (0x2091c)
#define CMIC_LEDUP0_PROGRAM_RAM72_OFFSET                (0x20920)
#define CMIC_LEDUP0_PROGRAM_RAM73_OFFSET                (0x20924)
#define CMIC_LEDUP0_PROGRAM_RAM74_OFFSET                (0x20928)
#define CMIC_LEDUP0_PROGRAM_RAM75_OFFSET                (0x2092c)
#define CMIC_LEDUP0_PROGRAM_RAM76_OFFSET                (0x20930)
#define CMIC_LEDUP0_PROGRAM_RAM77_OFFSET                (0x20934)
#define CMIC_LEDUP0_PROGRAM_RAM78_OFFSET                (0x20938)
#define CMIC_LEDUP0_PROGRAM_RAM79_OFFSET                (0x2093c)
#define CMIC_LEDUP0_PROGRAM_RAM8_OFFSET                 (0x20820)
#define CMIC_LEDUP0_PROGRAM_RAM80_OFFSET                (0x20940)
#define CMIC_LEDUP0_PROGRAM_RAM81_OFFSET                (0x20944)
#define CMIC_LEDUP0_PROGRAM_RAM82_OFFSET                (0x20948)
#define CMIC_LEDUP0_PROGRAM_RAM83_OFFSET                (0x2094c)
#define CMIC_LEDUP0_PROGRAM_RAM84_OFFSET                (0x20950)
#define CMIC_LEDUP0_PROGRAM_RAM85_OFFSET                (0x20954)
#define CMIC_LEDUP0_PROGRAM_RAM86_OFFSET                (0x20958)
#define CMIC_LEDUP0_PROGRAM_RAM87_OFFSET                (0x2095c)
#define CMIC_LEDUP0_PROGRAM_RAM88_OFFSET                (0x20960)
#define CMIC_LEDUP0_PROGRAM_RAM89_OFFSET                (0x20964)
#define CMIC_LEDUP0_PROGRAM_RAM9_OFFSET                 (0x20824)
#define CMIC_LEDUP0_PROGRAM_RAM90_OFFSET                (0x20968)
#define CMIC_LEDUP0_PROGRAM_RAM91_OFFSET                (0x2096c)
#define CMIC_LEDUP0_PROGRAM_RAM92_OFFSET                (0x20970)
#define CMIC_LEDUP0_PROGRAM_RAM93_OFFSET                (0x20974)
#define CMIC_LEDUP0_PROGRAM_RAM94_OFFSET                (0x20978)
#define CMIC_LEDUP0_PROGRAM_RAM95_OFFSET                (0x2097c)
#define CMIC_LEDUP0_PROGRAM_RAM96_OFFSET                (0x20980)
#define CMIC_LEDUP0_PROGRAM_RAM97_OFFSET                (0x20984)
#define CMIC_LEDUP0_PROGRAM_RAM98_OFFSET                (0x20988)
#define CMIC_LEDUP0_PROGRAM_RAM99_OFFSET                (0x2098c)
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_OFFSET   (0x20008)
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPER_OFFSET          (0x20054)
#define CMIC_LEDUP0_STATUS_OFFSET                       (0x20004)
#define CMIC_LEDUP0_TM_CONTROL_OFFSET                   (0x20058)
#define CMIC_LEDUP1_CLK_DIV_OFFSET                      (0x2105c)
#define CMIC_LEDUP1_CLK_PARAMS_OFFSET                   (0x21050)
#define CMIC_LEDUP1_CTRL_OFFSET                         (0x21000)
#define CMIC_LEDUP1_DATA_RAM_OFFSET                     (0x21400)
#define CMIC_LEDUP1_DATA_RAM0_OFFSET                    (0x21400)
#define CMIC_LEDUP1_DATA_RAM1_OFFSET                    (0x21404)
#define CMIC_LEDUP1_DATA_RAM10_OFFSET                   (0x21428)
#define CMIC_LEDUP1_DATA_RAM100_OFFSET                  (0x21590)
#define CMIC_LEDUP1_DATA_RAM101_OFFSET                  (0x21594)
#define CMIC_LEDUP1_DATA_RAM102_OFFSET                  (0x21598)
#define CMIC_LEDUP1_DATA_RAM103_OFFSET                  (0x2159c)
#define CMIC_LEDUP1_DATA_RAM104_OFFSET                  (0x215a0)
#define CMIC_LEDUP1_DATA_RAM105_OFFSET                  (0x215a4)
#define CMIC_LEDUP1_DATA_RAM106_OFFSET                  (0x215a8)
#define CMIC_LEDUP1_DATA_RAM107_OFFSET                  (0x215ac)
#define CMIC_LEDUP1_DATA_RAM108_OFFSET                  (0x215b0)
#define CMIC_LEDUP1_DATA_RAM109_OFFSET                  (0x215b4)
#define CMIC_LEDUP1_DATA_RAM11_OFFSET                   (0x2142c)
#define CMIC_LEDUP1_DATA_RAM110_OFFSET                  (0x215b8)
#define CMIC_LEDUP1_DATA_RAM111_OFFSET                  (0x215bc)
#define CMIC_LEDUP1_DATA_RAM112_OFFSET                  (0x215c0)
#define CMIC_LEDUP1_DATA_RAM113_OFFSET                  (0x215c4)
#define CMIC_LEDUP1_DATA_RAM114_OFFSET                  (0x215c8)
#define CMIC_LEDUP1_DATA_RAM115_OFFSET                  (0x215cc)
#define CMIC_LEDUP1_DATA_RAM116_OFFSET                  (0x215d0)
#define CMIC_LEDUP1_DATA_RAM117_OFFSET                  (0x215d4)
#define CMIC_LEDUP1_DATA_RAM118_OFFSET                  (0x215d8)
#define CMIC_LEDUP1_DATA_RAM119_OFFSET                  (0x215dc)
#define CMIC_LEDUP1_DATA_RAM12_OFFSET                   (0x21430)
#define CMIC_LEDUP1_DATA_RAM120_OFFSET                  (0x215e0)
#define CMIC_LEDUP1_DATA_RAM121_OFFSET                  (0x215e4)
#define CMIC_LEDUP1_DATA_RAM122_OFFSET                  (0x215e8)
#define CMIC_LEDUP1_DATA_RAM123_OFFSET                  (0x215ec)
#define CMIC_LEDUP1_DATA_RAM124_OFFSET                  (0x215f0)
#define CMIC_LEDUP1_DATA_RAM125_OFFSET                  (0x215f4)
#define CMIC_LEDUP1_DATA_RAM126_OFFSET                  (0x215f8)
#define CMIC_LEDUP1_DATA_RAM127_OFFSET                  (0x215fc)
#define CMIC_LEDUP1_DATA_RAM128_OFFSET                  (0x21600)
#define CMIC_LEDUP1_DATA_RAM129_OFFSET                  (0x21604)
#define CMIC_LEDUP1_DATA_RAM13_OFFSET                   (0x21434)
#define CMIC_LEDUP1_DATA_RAM130_OFFSET                  (0x21608)
#define CMIC_LEDUP1_DATA_RAM131_OFFSET                  (0x2160c)
#define CMIC_LEDUP1_DATA_RAM132_OFFSET                  (0x21610)
#define CMIC_LEDUP1_DATA_RAM133_OFFSET                  (0x21614)
#define CMIC_LEDUP1_DATA_RAM134_OFFSET                  (0x21618)
#define CMIC_LEDUP1_DATA_RAM135_OFFSET                  (0x2161c)
#define CMIC_LEDUP1_DATA_RAM136_OFFSET                  (0x21620)
#define CMIC_LEDUP1_DATA_RAM137_OFFSET                  (0x21624)
#define CMIC_LEDUP1_DATA_RAM138_OFFSET                  (0x21628)
#define CMIC_LEDUP1_DATA_RAM139_OFFSET                  (0x2162c)
#define CMIC_LEDUP1_DATA_RAM14_OFFSET                   (0x21438)
#define CMIC_LEDUP1_DATA_RAM140_OFFSET                  (0x21630)
#define CMIC_LEDUP1_DATA_RAM141_OFFSET                  (0x21634)
#define CMIC_LEDUP1_DATA_RAM142_OFFSET                  (0x21638)
#define CMIC_LEDUP1_DATA_RAM143_OFFSET                  (0x2163c)
#define CMIC_LEDUP1_DATA_RAM144_OFFSET                  (0x21640)
#define CMIC_LEDUP1_DATA_RAM145_OFFSET                  (0x21644)
#define CMIC_LEDUP1_DATA_RAM146_OFFSET                  (0x21648)
#define CMIC_LEDUP1_DATA_RAM147_OFFSET                  (0x2164c)
#define CMIC_LEDUP1_DATA_RAM148_OFFSET                  (0x21650)
#define CMIC_LEDUP1_DATA_RAM149_OFFSET                  (0x21654)
#define CMIC_LEDUP1_DATA_RAM15_OFFSET                   (0x2143c)
#define CMIC_LEDUP1_DATA_RAM150_OFFSET                  (0x21658)
#define CMIC_LEDUP1_DATA_RAM151_OFFSET                  (0x2165c)
#define CMIC_LEDUP1_DATA_RAM152_OFFSET                  (0x21660)
#define CMIC_LEDUP1_DATA_RAM153_OFFSET                  (0x21664)
#define CMIC_LEDUP1_DATA_RAM154_OFFSET                  (0x21668)
#define CMIC_LEDUP1_DATA_RAM155_OFFSET                  (0x2166c)
#define CMIC_LEDUP1_DATA_RAM156_OFFSET                  (0x21670)
#define CMIC_LEDUP1_DATA_RAM157_OFFSET                  (0x21674)
#define CMIC_LEDUP1_DATA_RAM158_OFFSET                  (0x21678)
#define CMIC_LEDUP1_DATA_RAM159_OFFSET                  (0x2167c)
#define CMIC_LEDUP1_DATA_RAM16_OFFSET                   (0x21440)
#define CMIC_LEDUP1_DATA_RAM160_OFFSET                  (0x21680)
#define CMIC_LEDUP1_DATA_RAM161_OFFSET                  (0x21684)
#define CMIC_LEDUP1_DATA_RAM162_OFFSET                  (0x21688)
#define CMIC_LEDUP1_DATA_RAM163_OFFSET                  (0x2168c)
#define CMIC_LEDUP1_DATA_RAM164_OFFSET                  (0x21690)
#define CMIC_LEDUP1_DATA_RAM165_OFFSET                  (0x21694)
#define CMIC_LEDUP1_DATA_RAM166_OFFSET                  (0x21698)
#define CMIC_LEDUP1_DATA_RAM167_OFFSET                  (0x2169c)
#define CMIC_LEDUP1_DATA_RAM168_OFFSET                  (0x216a0)
#define CMIC_LEDUP1_DATA_RAM169_OFFSET                  (0x216a4)
#define CMIC_LEDUP1_DATA_RAM17_OFFSET                   (0x21444)
#define CMIC_LEDUP1_DATA_RAM170_OFFSET                  (0x216a8)
#define CMIC_LEDUP1_DATA_RAM171_OFFSET                  (0x216ac)
#define CMIC_LEDUP1_DATA_RAM172_OFFSET                  (0x216b0)
#define CMIC_LEDUP1_DATA_RAM173_OFFSET                  (0x216b4)
#define CMIC_LEDUP1_DATA_RAM174_OFFSET                  (0x216b8)
#define CMIC_LEDUP1_DATA_RAM175_OFFSET                  (0x216bc)
#define CMIC_LEDUP1_DATA_RAM176_OFFSET                  (0x216c0)
#define CMIC_LEDUP1_DATA_RAM177_OFFSET                  (0x216c4)
#define CMIC_LEDUP1_DATA_RAM178_OFFSET                  (0x216c8)
#define CMIC_LEDUP1_DATA_RAM179_OFFSET                  (0x216cc)
#define CMIC_LEDUP1_DATA_RAM18_OFFSET                   (0x21448)
#define CMIC_LEDUP1_DATA_RAM180_OFFSET                  (0x216d0)
#define CMIC_LEDUP1_DATA_RAM181_OFFSET                  (0x216d4)
#define CMIC_LEDUP1_DATA_RAM182_OFFSET                  (0x216d8)
#define CMIC_LEDUP1_DATA_RAM183_OFFSET                  (0x216dc)
#define CMIC_LEDUP1_DATA_RAM184_OFFSET                  (0x216e0)
#define CMIC_LEDUP1_DATA_RAM185_OFFSET                  (0x216e4)
#define CMIC_LEDUP1_DATA_RAM186_OFFSET                  (0x216e8)
#define CMIC_LEDUP1_DATA_RAM187_OFFSET                  (0x216ec)
#define CMIC_LEDUP1_DATA_RAM188_OFFSET                  (0x216f0)
#define CMIC_LEDUP1_DATA_RAM189_OFFSET                  (0x216f4)
#define CMIC_LEDUP1_DATA_RAM19_OFFSET                   (0x2144c)
#define CMIC_LEDUP1_DATA_RAM190_OFFSET                  (0x216f8)
#define CMIC_LEDUP1_DATA_RAM191_OFFSET                  (0x216fc)
#define CMIC_LEDUP1_DATA_RAM192_OFFSET                  (0x21700)
#define CMIC_LEDUP1_DATA_RAM193_OFFSET                  (0x21704)
#define CMIC_LEDUP1_DATA_RAM194_OFFSET                  (0x21708)
#define CMIC_LEDUP1_DATA_RAM195_OFFSET                  (0x2170c)
#define CMIC_LEDUP1_DATA_RAM196_OFFSET                  (0x21710)
#define CMIC_LEDUP1_DATA_RAM197_OFFSET                  (0x21714)
#define CMIC_LEDUP1_DATA_RAM198_OFFSET                  (0x21718)
#define CMIC_LEDUP1_DATA_RAM199_OFFSET                  (0x2171c)
#define CMIC_LEDUP1_DATA_RAM2_OFFSET                    (0x21408)
#define CMIC_LEDUP1_DATA_RAM20_OFFSET                   (0x21450)
#define CMIC_LEDUP1_DATA_RAM200_OFFSET                  (0x21720)
#define CMIC_LEDUP1_DATA_RAM201_OFFSET                  (0x21724)
#define CMIC_LEDUP1_DATA_RAM202_OFFSET                  (0x21728)
#define CMIC_LEDUP1_DATA_RAM203_OFFSET                  (0x2172c)
#define CMIC_LEDUP1_DATA_RAM204_OFFSET                  (0x21730)
#define CMIC_LEDUP1_DATA_RAM205_OFFSET                  (0x21734)
#define CMIC_LEDUP1_DATA_RAM206_OFFSET                  (0x21738)
#define CMIC_LEDUP1_DATA_RAM207_OFFSET                  (0x2173c)
#define CMIC_LEDUP1_DATA_RAM208_OFFSET                  (0x21740)
#define CMIC_LEDUP1_DATA_RAM209_OFFSET                  (0x21744)
#define CMIC_LEDUP1_DATA_RAM21_OFFSET                   (0x21454)
#define CMIC_LEDUP1_DATA_RAM210_OFFSET                  (0x21748)
#define CMIC_LEDUP1_DATA_RAM211_OFFSET                  (0x2174c)
#define CMIC_LEDUP1_DATA_RAM212_OFFSET                  (0x21750)
#define CMIC_LEDUP1_DATA_RAM213_OFFSET                  (0x21754)
#define CMIC_LEDUP1_DATA_RAM214_OFFSET                  (0x21758)
#define CMIC_LEDUP1_DATA_RAM215_OFFSET                  (0x2175c)
#define CMIC_LEDUP1_DATA_RAM216_OFFSET                  (0x21760)
#define CMIC_LEDUP1_DATA_RAM217_OFFSET                  (0x21764)
#define CMIC_LEDUP1_DATA_RAM218_OFFSET                  (0x21768)
#define CMIC_LEDUP1_DATA_RAM219_OFFSET                  (0x2176c)
#define CMIC_LEDUP1_DATA_RAM22_OFFSET                   (0x21458)
#define CMIC_LEDUP1_DATA_RAM220_OFFSET                  (0x21770)
#define CMIC_LEDUP1_DATA_RAM221_OFFSET                  (0x21774)
#define CMIC_LEDUP1_DATA_RAM222_OFFSET                  (0x21778)
#define CMIC_LEDUP1_DATA_RAM223_OFFSET                  (0x2177c)
#define CMIC_LEDUP1_DATA_RAM224_OFFSET                  (0x21780)
#define CMIC_LEDUP1_DATA_RAM225_OFFSET                  (0x21784)
#define CMIC_LEDUP1_DATA_RAM226_OFFSET                  (0x21788)
#define CMIC_LEDUP1_DATA_RAM227_OFFSET                  (0x2178c)
#define CMIC_LEDUP1_DATA_RAM228_OFFSET                  (0x21790)
#define CMIC_LEDUP1_DATA_RAM229_OFFSET                  (0x21794)
#define CMIC_LEDUP1_DATA_RAM23_OFFSET                   (0x2145c)
#define CMIC_LEDUP1_DATA_RAM230_OFFSET                  (0x21798)
#define CMIC_LEDUP1_DATA_RAM231_OFFSET                  (0x2179c)
#define CMIC_LEDUP1_DATA_RAM232_OFFSET                  (0x217a0)
#define CMIC_LEDUP1_DATA_RAM233_OFFSET                  (0x217a4)
#define CMIC_LEDUP1_DATA_RAM234_OFFSET                  (0x217a8)
#define CMIC_LEDUP1_DATA_RAM235_OFFSET                  (0x217ac)
#define CMIC_LEDUP1_DATA_RAM236_OFFSET                  (0x217b0)
#define CMIC_LEDUP1_DATA_RAM237_OFFSET                  (0x217b4)
#define CMIC_LEDUP1_DATA_RAM238_OFFSET                  (0x217b8)
#define CMIC_LEDUP1_DATA_RAM239_OFFSET                  (0x217bc)
#define CMIC_LEDUP1_DATA_RAM24_OFFSET                   (0x21460)
#define CMIC_LEDUP1_DATA_RAM240_OFFSET                  (0x217c0)
#define CMIC_LEDUP1_DATA_RAM241_OFFSET                  (0x217c4)
#define CMIC_LEDUP1_DATA_RAM242_OFFSET                  (0x217c8)
#define CMIC_LEDUP1_DATA_RAM243_OFFSET                  (0x217cc)
#define CMIC_LEDUP1_DATA_RAM244_OFFSET                  (0x217d0)
#define CMIC_LEDUP1_DATA_RAM245_OFFSET                  (0x217d4)
#define CMIC_LEDUP1_DATA_RAM246_OFFSET                  (0x217d8)
#define CMIC_LEDUP1_DATA_RAM247_OFFSET                  (0x217dc)
#define CMIC_LEDUP1_DATA_RAM248_OFFSET                  (0x217e0)
#define CMIC_LEDUP1_DATA_RAM249_OFFSET                  (0x217e4)
#define CMIC_LEDUP1_DATA_RAM25_OFFSET                   (0x21464)
#define CMIC_LEDUP1_DATA_RAM250_OFFSET                  (0x217e8)
#define CMIC_LEDUP1_DATA_RAM251_OFFSET                  (0x217ec)
#define CMIC_LEDUP1_DATA_RAM252_OFFSET                  (0x217f0)
#define CMIC_LEDUP1_DATA_RAM253_OFFSET                  (0x217f4)
#define CMIC_LEDUP1_DATA_RAM254_OFFSET                  (0x217f8)
#define CMIC_LEDUP1_DATA_RAM255_OFFSET                  (0x217fc)
#define CMIC_LEDUP1_DATA_RAM26_OFFSET                   (0x21468)
#define CMIC_LEDUP1_DATA_RAM27_OFFSET                   (0x2146c)
#define CMIC_LEDUP1_DATA_RAM28_OFFSET                   (0x21470)
#define CMIC_LEDUP1_DATA_RAM29_OFFSET                   (0x21474)
#define CMIC_LEDUP1_DATA_RAM3_OFFSET                    (0x2140c)
#define CMIC_LEDUP1_DATA_RAM30_OFFSET                   (0x21478)
#define CMIC_LEDUP1_DATA_RAM31_OFFSET                   (0x2147c)
#define CMIC_LEDUP1_DATA_RAM32_OFFSET                   (0x21480)
#define CMIC_LEDUP1_DATA_RAM33_OFFSET                   (0x21484)
#define CMIC_LEDUP1_DATA_RAM34_OFFSET                   (0x21488)
#define CMIC_LEDUP1_DATA_RAM35_OFFSET                   (0x2148c)
#define CMIC_LEDUP1_DATA_RAM36_OFFSET                   (0x21490)
#define CMIC_LEDUP1_DATA_RAM37_OFFSET                   (0x21494)
#define CMIC_LEDUP1_DATA_RAM38_OFFSET                   (0x21498)
#define CMIC_LEDUP1_DATA_RAM39_OFFSET                   (0x2149c)
#define CMIC_LEDUP1_DATA_RAM4_OFFSET                    (0x21410)
#define CMIC_LEDUP1_DATA_RAM40_OFFSET                   (0x214a0)
#define CMIC_LEDUP1_DATA_RAM41_OFFSET                   (0x214a4)
#define CMIC_LEDUP1_DATA_RAM42_OFFSET                   (0x214a8)
#define CMIC_LEDUP1_DATA_RAM43_OFFSET                   (0x214ac)
#define CMIC_LEDUP1_DATA_RAM44_OFFSET                   (0x214b0)
#define CMIC_LEDUP1_DATA_RAM45_OFFSET                   (0x214b4)
#define CMIC_LEDUP1_DATA_RAM46_OFFSET                   (0x214b8)
#define CMIC_LEDUP1_DATA_RAM47_OFFSET                   (0x214bc)
#define CMIC_LEDUP1_DATA_RAM48_OFFSET                   (0x214c0)
#define CMIC_LEDUP1_DATA_RAM49_OFFSET                   (0x214c4)
#define CMIC_LEDUP1_DATA_RAM5_OFFSET                    (0x21414)
#define CMIC_LEDUP1_DATA_RAM50_OFFSET                   (0x214c8)
#define CMIC_LEDUP1_DATA_RAM51_OFFSET                   (0x214cc)
#define CMIC_LEDUP1_DATA_RAM52_OFFSET                   (0x214d0)
#define CMIC_LEDUP1_DATA_RAM53_OFFSET                   (0x214d4)
#define CMIC_LEDUP1_DATA_RAM54_OFFSET                   (0x214d8)
#define CMIC_LEDUP1_DATA_RAM55_OFFSET                   (0x214dc)
#define CMIC_LEDUP1_DATA_RAM56_OFFSET                   (0x214e0)
#define CMIC_LEDUP1_DATA_RAM57_OFFSET                   (0x214e4)
#define CMIC_LEDUP1_DATA_RAM58_OFFSET                   (0x214e8)
#define CMIC_LEDUP1_DATA_RAM59_OFFSET                   (0x214ec)
#define CMIC_LEDUP1_DATA_RAM6_OFFSET                    (0x21418)
#define CMIC_LEDUP1_DATA_RAM60_OFFSET                   (0x214f0)
#define CMIC_LEDUP1_DATA_RAM61_OFFSET                   (0x214f4)
#define CMIC_LEDUP1_DATA_RAM62_OFFSET                   (0x214f8)
#define CMIC_LEDUP1_DATA_RAM63_OFFSET                   (0x214fc)
#define CMIC_LEDUP1_DATA_RAM64_OFFSET                   (0x21500)
#define CMIC_LEDUP1_DATA_RAM65_OFFSET                   (0x21504)
#define CMIC_LEDUP1_DATA_RAM66_OFFSET                   (0x21508)
#define CMIC_LEDUP1_DATA_RAM67_OFFSET                   (0x2150c)
#define CMIC_LEDUP1_DATA_RAM68_OFFSET                   (0x21510)
#define CMIC_LEDUP1_DATA_RAM69_OFFSET                   (0x21514)
#define CMIC_LEDUP1_DATA_RAM7_OFFSET                    (0x2141c)
#define CMIC_LEDUP1_DATA_RAM70_OFFSET                   (0x21518)
#define CMIC_LEDUP1_DATA_RAM71_OFFSET                   (0x2151c)
#define CMIC_LEDUP1_DATA_RAM72_OFFSET                   (0x21520)
#define CMIC_LEDUP1_DATA_RAM73_OFFSET                   (0x21524)
#define CMIC_LEDUP1_DATA_RAM74_OFFSET                   (0x21528)
#define CMIC_LEDUP1_DATA_RAM75_OFFSET                   (0x2152c)
#define CMIC_LEDUP1_DATA_RAM76_OFFSET                   (0x21530)
#define CMIC_LEDUP1_DATA_RAM77_OFFSET                   (0x21534)
#define CMIC_LEDUP1_DATA_RAM78_OFFSET                   (0x21538)
#define CMIC_LEDUP1_DATA_RAM79_OFFSET                   (0x2153c)
#define CMIC_LEDUP1_DATA_RAM8_OFFSET                    (0x21420)
#define CMIC_LEDUP1_DATA_RAM80_OFFSET                   (0x21540)
#define CMIC_LEDUP1_DATA_RAM81_OFFSET                   (0x21544)
#define CMIC_LEDUP1_DATA_RAM82_OFFSET                   (0x21548)
#define CMIC_LEDUP1_DATA_RAM83_OFFSET                   (0x2154c)
#define CMIC_LEDUP1_DATA_RAM84_OFFSET                   (0x21550)
#define CMIC_LEDUP1_DATA_RAM85_OFFSET                   (0x21554)
#define CMIC_LEDUP1_DATA_RAM86_OFFSET                   (0x21558)
#define CMIC_LEDUP1_DATA_RAM87_OFFSET                   (0x2155c)
#define CMIC_LEDUP1_DATA_RAM88_OFFSET                   (0x21560)
#define CMIC_LEDUP1_DATA_RAM89_OFFSET                   (0x21564)
#define CMIC_LEDUP1_DATA_RAM9_OFFSET                    (0x21424)
#define CMIC_LEDUP1_DATA_RAM90_OFFSET                   (0x21568)
#define CMIC_LEDUP1_DATA_RAM91_OFFSET                   (0x2156c)
#define CMIC_LEDUP1_DATA_RAM92_OFFSET                   (0x21570)
#define CMIC_LEDUP1_DATA_RAM93_OFFSET                   (0x21574)
#define CMIC_LEDUP1_DATA_RAM94_OFFSET                   (0x21578)
#define CMIC_LEDUP1_DATA_RAM95_OFFSET                   (0x2157c)
#define CMIC_LEDUP1_DATA_RAM96_OFFSET                   (0x21580)
#define CMIC_LEDUP1_DATA_RAM97_OFFSET                   (0x21584)
#define CMIC_LEDUP1_DATA_RAM98_OFFSET                   (0x21588)
#define CMIC_LEDUP1_DATA_RAM99_OFFSET                   (0x2158c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_OFFSET         (0x21010)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_OFFSET       (0x2101c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_OFFSET       (0x21020)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_OFFSET       (0x21024)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_OFFSET       (0x21028)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_OFFSET       (0x2102c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_OFFSET       (0x21030)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_OFFSET       (0x21034)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_OFFSET       (0x21038)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_OFFSET       (0x2103c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_OFFSET       (0x21040)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_OFFSET         (0x21014)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_OFFSET       (0x21044)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_OFFSET       (0x21048)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_OFFSET       (0x2104c)
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_OFFSET        (0x21018)
#define CMIC_LEDUP1_PROGRAM_RAM_OFFSET                  (0x21800)
#define CMIC_LEDUP1_PROGRAM_RAM0_OFFSET                 (0x21800)
#define CMIC_LEDUP1_PROGRAM_RAM1_OFFSET                 (0x21804)
#define CMIC_LEDUP1_PROGRAM_RAM10_OFFSET                (0x21828)
#define CMIC_LEDUP1_PROGRAM_RAM100_OFFSET               (0x21990)
#define CMIC_LEDUP1_PROGRAM_RAM101_OFFSET               (0x21994)
#define CMIC_LEDUP1_PROGRAM_RAM102_OFFSET               (0x21998)
#define CMIC_LEDUP1_PROGRAM_RAM103_OFFSET               (0x2199c)
#define CMIC_LEDUP1_PROGRAM_RAM104_OFFSET               (0x219a0)
#define CMIC_LEDUP1_PROGRAM_RAM105_OFFSET               (0x219a4)
#define CMIC_LEDUP1_PROGRAM_RAM106_OFFSET               (0x219a8)
#define CMIC_LEDUP1_PROGRAM_RAM107_OFFSET               (0x219ac)
#define CMIC_LEDUP1_PROGRAM_RAM108_OFFSET               (0x219b0)
#define CMIC_LEDUP1_PROGRAM_RAM109_OFFSET               (0x219b4)
#define CMIC_LEDUP1_PROGRAM_RAM11_OFFSET                (0x2182c)
#define CMIC_LEDUP1_PROGRAM_RAM110_OFFSET               (0x219b8)
#define CMIC_LEDUP1_PROGRAM_RAM111_OFFSET               (0x219bc)
#define CMIC_LEDUP1_PROGRAM_RAM112_OFFSET               (0x219c0)
#define CMIC_LEDUP1_PROGRAM_RAM113_OFFSET               (0x219c4)
#define CMIC_LEDUP1_PROGRAM_RAM114_OFFSET               (0x219c8)
#define CMIC_LEDUP1_PROGRAM_RAM115_OFFSET               (0x219cc)
#define CMIC_LEDUP1_PROGRAM_RAM116_OFFSET               (0x219d0)
#define CMIC_LEDUP1_PROGRAM_RAM117_OFFSET               (0x219d4)
#define CMIC_LEDUP1_PROGRAM_RAM118_OFFSET               (0x219d8)
#define CMIC_LEDUP1_PROGRAM_RAM119_OFFSET               (0x219dc)
#define CMIC_LEDUP1_PROGRAM_RAM12_OFFSET                (0x21830)
#define CMIC_LEDUP1_PROGRAM_RAM120_OFFSET               (0x219e0)
#define CMIC_LEDUP1_PROGRAM_RAM121_OFFSET               (0x219e4)
#define CMIC_LEDUP1_PROGRAM_RAM122_OFFSET               (0x219e8)
#define CMIC_LEDUP1_PROGRAM_RAM123_OFFSET               (0x219ec)
#define CMIC_LEDUP1_PROGRAM_RAM124_OFFSET               (0x219f0)
#define CMIC_LEDUP1_PROGRAM_RAM125_OFFSET               (0x219f4)
#define CMIC_LEDUP1_PROGRAM_RAM126_OFFSET               (0x219f8)
#define CMIC_LEDUP1_PROGRAM_RAM127_OFFSET               (0x219fc)
#define CMIC_LEDUP1_PROGRAM_RAM128_OFFSET               (0x21a00)
#define CMIC_LEDUP1_PROGRAM_RAM129_OFFSET               (0x21a04)
#define CMIC_LEDUP1_PROGRAM_RAM13_OFFSET                (0x21834)
#define CMIC_LEDUP1_PROGRAM_RAM130_OFFSET               (0x21a08)
#define CMIC_LEDUP1_PROGRAM_RAM131_OFFSET               (0x21a0c)
#define CMIC_LEDUP1_PROGRAM_RAM132_OFFSET               (0x21a10)
#define CMIC_LEDUP1_PROGRAM_RAM133_OFFSET               (0x21a14)
#define CMIC_LEDUP1_PROGRAM_RAM134_OFFSET               (0x21a18)
#define CMIC_LEDUP1_PROGRAM_RAM135_OFFSET               (0x21a1c)
#define CMIC_LEDUP1_PROGRAM_RAM136_OFFSET               (0x21a20)
#define CMIC_LEDUP1_PROGRAM_RAM137_OFFSET               (0x21a24)
#define CMIC_LEDUP1_PROGRAM_RAM138_OFFSET               (0x21a28)
#define CMIC_LEDUP1_PROGRAM_RAM139_OFFSET               (0x21a2c)
#define CMIC_LEDUP1_PROGRAM_RAM14_OFFSET                (0x21838)
#define CMIC_LEDUP1_PROGRAM_RAM140_OFFSET               (0x21a30)
#define CMIC_LEDUP1_PROGRAM_RAM141_OFFSET               (0x21a34)
#define CMIC_LEDUP1_PROGRAM_RAM142_OFFSET               (0x21a38)
#define CMIC_LEDUP1_PROGRAM_RAM143_OFFSET               (0x21a3c)
#define CMIC_LEDUP1_PROGRAM_RAM144_OFFSET               (0x21a40)
#define CMIC_LEDUP1_PROGRAM_RAM145_OFFSET               (0x21a44)
#define CMIC_LEDUP1_PROGRAM_RAM146_OFFSET               (0x21a48)
#define CMIC_LEDUP1_PROGRAM_RAM147_OFFSET               (0x21a4c)
#define CMIC_LEDUP1_PROGRAM_RAM148_OFFSET               (0x21a50)
#define CMIC_LEDUP1_PROGRAM_RAM149_OFFSET               (0x21a54)
#define CMIC_LEDUP1_PROGRAM_RAM15_OFFSET                (0x2183c)
#define CMIC_LEDUP1_PROGRAM_RAM150_OFFSET               (0x21a58)
#define CMIC_LEDUP1_PROGRAM_RAM151_OFFSET               (0x21a5c)
#define CMIC_LEDUP1_PROGRAM_RAM152_OFFSET               (0x21a60)
#define CMIC_LEDUP1_PROGRAM_RAM153_OFFSET               (0x21a64)
#define CMIC_LEDUP1_PROGRAM_RAM154_OFFSET               (0x21a68)
#define CMIC_LEDUP1_PROGRAM_RAM155_OFFSET               (0x21a6c)
#define CMIC_LEDUP1_PROGRAM_RAM156_OFFSET               (0x21a70)
#define CMIC_LEDUP1_PROGRAM_RAM157_OFFSET               (0x21a74)
#define CMIC_LEDUP1_PROGRAM_RAM158_OFFSET               (0x21a78)
#define CMIC_LEDUP1_PROGRAM_RAM159_OFFSET               (0x21a7c)
#define CMIC_LEDUP1_PROGRAM_RAM16_OFFSET                (0x21840)
#define CMIC_LEDUP1_PROGRAM_RAM160_OFFSET               (0x21a80)
#define CMIC_LEDUP1_PROGRAM_RAM161_OFFSET               (0x21a84)
#define CMIC_LEDUP1_PROGRAM_RAM162_OFFSET               (0x21a88)
#define CMIC_LEDUP1_PROGRAM_RAM163_OFFSET               (0x21a8c)
#define CMIC_LEDUP1_PROGRAM_RAM164_OFFSET               (0x21a90)
#define CMIC_LEDUP1_PROGRAM_RAM165_OFFSET               (0x21a94)
#define CMIC_LEDUP1_PROGRAM_RAM166_OFFSET               (0x21a98)
#define CMIC_LEDUP1_PROGRAM_RAM167_OFFSET               (0x21a9c)
#define CMIC_LEDUP1_PROGRAM_RAM168_OFFSET               (0x21aa0)
#define CMIC_LEDUP1_PROGRAM_RAM169_OFFSET               (0x21aa4)
#define CMIC_LEDUP1_PROGRAM_RAM17_OFFSET                (0x21844)
#define CMIC_LEDUP1_PROGRAM_RAM170_OFFSET               (0x21aa8)
#define CMIC_LEDUP1_PROGRAM_RAM171_OFFSET               (0x21aac)
#define CMIC_LEDUP1_PROGRAM_RAM172_OFFSET               (0x21ab0)
#define CMIC_LEDUP1_PROGRAM_RAM173_OFFSET               (0x21ab4)
#define CMIC_LEDUP1_PROGRAM_RAM174_OFFSET               (0x21ab8)
#define CMIC_LEDUP1_PROGRAM_RAM175_OFFSET               (0x21abc)
#define CMIC_LEDUP1_PROGRAM_RAM176_OFFSET               (0x21ac0)
#define CMIC_LEDUP1_PROGRAM_RAM177_OFFSET               (0x21ac4)
#define CMIC_LEDUP1_PROGRAM_RAM178_OFFSET               (0x21ac8)
#define CMIC_LEDUP1_PROGRAM_RAM179_OFFSET               (0x21acc)
#define CMIC_LEDUP1_PROGRAM_RAM18_OFFSET                (0x21848)
#define CMIC_LEDUP1_PROGRAM_RAM180_OFFSET               (0x21ad0)
#define CMIC_LEDUP1_PROGRAM_RAM181_OFFSET               (0x21ad4)
#define CMIC_LEDUP1_PROGRAM_RAM182_OFFSET               (0x21ad8)
#define CMIC_LEDUP1_PROGRAM_RAM183_OFFSET               (0x21adc)
#define CMIC_LEDUP1_PROGRAM_RAM184_OFFSET               (0x21ae0)
#define CMIC_LEDUP1_PROGRAM_RAM185_OFFSET               (0x21ae4)
#define CMIC_LEDUP1_PROGRAM_RAM186_OFFSET               (0x21ae8)
#define CMIC_LEDUP1_PROGRAM_RAM187_OFFSET               (0x21aec)
#define CMIC_LEDUP1_PROGRAM_RAM188_OFFSET               (0x21af0)
#define CMIC_LEDUP1_PROGRAM_RAM189_OFFSET               (0x21af4)
#define CMIC_LEDUP1_PROGRAM_RAM19_OFFSET                (0x2184c)
#define CMIC_LEDUP1_PROGRAM_RAM190_OFFSET               (0x21af8)
#define CMIC_LEDUP1_PROGRAM_RAM191_OFFSET               (0x21afc)
#define CMIC_LEDUP1_PROGRAM_RAM192_OFFSET               (0x21b00)
#define CMIC_LEDUP1_PROGRAM_RAM193_OFFSET               (0x21b04)
#define CMIC_LEDUP1_PROGRAM_RAM194_OFFSET               (0x21b08)
#define CMIC_LEDUP1_PROGRAM_RAM195_OFFSET               (0x21b0c)
#define CMIC_LEDUP1_PROGRAM_RAM196_OFFSET               (0x21b10)
#define CMIC_LEDUP1_PROGRAM_RAM197_OFFSET               (0x21b14)
#define CMIC_LEDUP1_PROGRAM_RAM198_OFFSET               (0x21b18)
#define CMIC_LEDUP1_PROGRAM_RAM199_OFFSET               (0x21b1c)
#define CMIC_LEDUP1_PROGRAM_RAM2_OFFSET                 (0x21808)
#define CMIC_LEDUP1_PROGRAM_RAM20_OFFSET                (0x21850)
#define CMIC_LEDUP1_PROGRAM_RAM200_OFFSET               (0x21b20)
#define CMIC_LEDUP1_PROGRAM_RAM201_OFFSET               (0x21b24)
#define CMIC_LEDUP1_PROGRAM_RAM202_OFFSET               (0x21b28)
#define CMIC_LEDUP1_PROGRAM_RAM203_OFFSET               (0x21b2c)
#define CMIC_LEDUP1_PROGRAM_RAM204_OFFSET               (0x21b30)
#define CMIC_LEDUP1_PROGRAM_RAM205_OFFSET               (0x21b34)
#define CMIC_LEDUP1_PROGRAM_RAM206_OFFSET               (0x21b38)
#define CMIC_LEDUP1_PROGRAM_RAM207_OFFSET               (0x21b3c)
#define CMIC_LEDUP1_PROGRAM_RAM208_OFFSET               (0x21b40)
#define CMIC_LEDUP1_PROGRAM_RAM209_OFFSET               (0x21b44)
#define CMIC_LEDUP1_PROGRAM_RAM21_OFFSET                (0x21854)
#define CMIC_LEDUP1_PROGRAM_RAM210_OFFSET               (0x21b48)
#define CMIC_LEDUP1_PROGRAM_RAM211_OFFSET               (0x21b4c)
#define CMIC_LEDUP1_PROGRAM_RAM212_OFFSET               (0x21b50)
#define CMIC_LEDUP1_PROGRAM_RAM213_OFFSET               (0x21b54)
#define CMIC_LEDUP1_PROGRAM_RAM214_OFFSET               (0x21b58)
#define CMIC_LEDUP1_PROGRAM_RAM215_OFFSET               (0x21b5c)
#define CMIC_LEDUP1_PROGRAM_RAM216_OFFSET               (0x21b60)
#define CMIC_LEDUP1_PROGRAM_RAM217_OFFSET               (0x21b64)
#define CMIC_LEDUP1_PROGRAM_RAM218_OFFSET               (0x21b68)
#define CMIC_LEDUP1_PROGRAM_RAM219_OFFSET               (0x21b6c)
#define CMIC_LEDUP1_PROGRAM_RAM22_OFFSET                (0x21858)
#define CMIC_LEDUP1_PROGRAM_RAM220_OFFSET               (0x21b70)
#define CMIC_LEDUP1_PROGRAM_RAM221_OFFSET               (0x21b74)
#define CMIC_LEDUP1_PROGRAM_RAM222_OFFSET               (0x21b78)
#define CMIC_LEDUP1_PROGRAM_RAM223_OFFSET               (0x21b7c)
#define CMIC_LEDUP1_PROGRAM_RAM224_OFFSET               (0x21b80)
#define CMIC_LEDUP1_PROGRAM_RAM225_OFFSET               (0x21b84)
#define CMIC_LEDUP1_PROGRAM_RAM226_OFFSET               (0x21b88)
#define CMIC_LEDUP1_PROGRAM_RAM227_OFFSET               (0x21b8c)
#define CMIC_LEDUP1_PROGRAM_RAM228_OFFSET               (0x21b90)
#define CMIC_LEDUP1_PROGRAM_RAM229_OFFSET               (0x21b94)
#define CMIC_LEDUP1_PROGRAM_RAM23_OFFSET                (0x2185c)
#define CMIC_LEDUP1_PROGRAM_RAM230_OFFSET               (0x21b98)
#define CMIC_LEDUP1_PROGRAM_RAM231_OFFSET               (0x21b9c)
#define CMIC_LEDUP1_PROGRAM_RAM232_OFFSET               (0x21ba0)
#define CMIC_LEDUP1_PROGRAM_RAM233_OFFSET               (0x21ba4)
#define CMIC_LEDUP1_PROGRAM_RAM234_OFFSET               (0x21ba8)
#define CMIC_LEDUP1_PROGRAM_RAM235_OFFSET               (0x21bac)
#define CMIC_LEDUP1_PROGRAM_RAM236_OFFSET               (0x21bb0)
#define CMIC_LEDUP1_PROGRAM_RAM237_OFFSET               (0x21bb4)
#define CMIC_LEDUP1_PROGRAM_RAM238_OFFSET               (0x21bb8)
#define CMIC_LEDUP1_PROGRAM_RAM239_OFFSET               (0x21bbc)
#define CMIC_LEDUP1_PROGRAM_RAM24_OFFSET                (0x21860)
#define CMIC_LEDUP1_PROGRAM_RAM240_OFFSET               (0x21bc0)
#define CMIC_LEDUP1_PROGRAM_RAM241_OFFSET               (0x21bc4)
#define CMIC_LEDUP1_PROGRAM_RAM242_OFFSET               (0x21bc8)
#define CMIC_LEDUP1_PROGRAM_RAM243_OFFSET               (0x21bcc)
#define CMIC_LEDUP1_PROGRAM_RAM244_OFFSET               (0x21bd0)
#define CMIC_LEDUP1_PROGRAM_RAM245_OFFSET               (0x21bd4)
#define CMIC_LEDUP1_PROGRAM_RAM246_OFFSET               (0x21bd8)
#define CMIC_LEDUP1_PROGRAM_RAM247_OFFSET               (0x21bdc)
#define CMIC_LEDUP1_PROGRAM_RAM248_OFFSET               (0x21be0)
#define CMIC_LEDUP1_PROGRAM_RAM249_OFFSET               (0x21be4)
#define CMIC_LEDUP1_PROGRAM_RAM25_OFFSET                (0x21864)
#define CMIC_LEDUP1_PROGRAM_RAM250_OFFSET               (0x21be8)
#define CMIC_LEDUP1_PROGRAM_RAM251_OFFSET               (0x21bec)
#define CMIC_LEDUP1_PROGRAM_RAM252_OFFSET               (0x21bf0)
#define CMIC_LEDUP1_PROGRAM_RAM253_OFFSET               (0x21bf4)
#define CMIC_LEDUP1_PROGRAM_RAM254_OFFSET               (0x21bf8)
#define CMIC_LEDUP1_PROGRAM_RAM255_OFFSET               (0x21bfc)
#define CMIC_LEDUP1_PROGRAM_RAM26_OFFSET                (0x21868)
#define CMIC_LEDUP1_PROGRAM_RAM27_OFFSET                (0x2186c)
#define CMIC_LEDUP1_PROGRAM_RAM28_OFFSET                (0x21870)
#define CMIC_LEDUP1_PROGRAM_RAM29_OFFSET                (0x21874)
#define CMIC_LEDUP1_PROGRAM_RAM3_OFFSET                 (0x2180c)
#define CMIC_LEDUP1_PROGRAM_RAM30_OFFSET                (0x21878)
#define CMIC_LEDUP1_PROGRAM_RAM31_OFFSET                (0x2187c)
#define CMIC_LEDUP1_PROGRAM_RAM32_OFFSET                (0x21880)
#define CMIC_LEDUP1_PROGRAM_RAM33_OFFSET                (0x21884)
#define CMIC_LEDUP1_PROGRAM_RAM34_OFFSET                (0x21888)
#define CMIC_LEDUP1_PROGRAM_RAM35_OFFSET                (0x2188c)
#define CMIC_LEDUP1_PROGRAM_RAM36_OFFSET                (0x21890)
#define CMIC_LEDUP1_PROGRAM_RAM37_OFFSET                (0x21894)
#define CMIC_LEDUP1_PROGRAM_RAM38_OFFSET                (0x21898)
#define CMIC_LEDUP1_PROGRAM_RAM39_OFFSET                (0x2189c)
#define CMIC_LEDUP1_PROGRAM_RAM4_OFFSET                 (0x21810)
#define CMIC_LEDUP1_PROGRAM_RAM40_OFFSET                (0x218a0)
#define CMIC_LEDUP1_PROGRAM_RAM41_OFFSET                (0x218a4)
#define CMIC_LEDUP1_PROGRAM_RAM42_OFFSET                (0x218a8)
#define CMIC_LEDUP1_PROGRAM_RAM43_OFFSET                (0x218ac)
#define CMIC_LEDUP1_PROGRAM_RAM44_OFFSET                (0x218b0)
#define CMIC_LEDUP1_PROGRAM_RAM45_OFFSET                (0x218b4)
#define CMIC_LEDUP1_PROGRAM_RAM46_OFFSET                (0x218b8)
#define CMIC_LEDUP1_PROGRAM_RAM47_OFFSET                (0x218bc)
#define CMIC_LEDUP1_PROGRAM_RAM48_OFFSET                (0x218c0)
#define CMIC_LEDUP1_PROGRAM_RAM49_OFFSET                (0x218c4)
#define CMIC_LEDUP1_PROGRAM_RAM5_OFFSET                 (0x21814)
#define CMIC_LEDUP1_PROGRAM_RAM50_OFFSET                (0x218c8)
#define CMIC_LEDUP1_PROGRAM_RAM51_OFFSET                (0x218cc)
#define CMIC_LEDUP1_PROGRAM_RAM52_OFFSET                (0x218d0)
#define CMIC_LEDUP1_PROGRAM_RAM53_OFFSET                (0x218d4)
#define CMIC_LEDUP1_PROGRAM_RAM54_OFFSET                (0x218d8)
#define CMIC_LEDUP1_PROGRAM_RAM55_OFFSET                (0x218dc)
#define CMIC_LEDUP1_PROGRAM_RAM56_OFFSET                (0x218e0)
#define CMIC_LEDUP1_PROGRAM_RAM57_OFFSET                (0x218e4)
#define CMIC_LEDUP1_PROGRAM_RAM58_OFFSET                (0x218e8)
#define CMIC_LEDUP1_PROGRAM_RAM59_OFFSET                (0x218ec)
#define CMIC_LEDUP1_PROGRAM_RAM6_OFFSET                 (0x21818)
#define CMIC_LEDUP1_PROGRAM_RAM60_OFFSET                (0x218f0)
#define CMIC_LEDUP1_PROGRAM_RAM61_OFFSET                (0x218f4)
#define CMIC_LEDUP1_PROGRAM_RAM62_OFFSET                (0x218f8)
#define CMIC_LEDUP1_PROGRAM_RAM63_OFFSET                (0x218fc)
#define CMIC_LEDUP1_PROGRAM_RAM64_OFFSET                (0x21900)
#define CMIC_LEDUP1_PROGRAM_RAM65_OFFSET                (0x21904)
#define CMIC_LEDUP1_PROGRAM_RAM66_OFFSET                (0x21908)
#define CMIC_LEDUP1_PROGRAM_RAM67_OFFSET                (0x2190c)
#define CMIC_LEDUP1_PROGRAM_RAM68_OFFSET                (0x21910)
#define CMIC_LEDUP1_PROGRAM_RAM69_OFFSET                (0x21914)
#define CMIC_LEDUP1_PROGRAM_RAM7_OFFSET                 (0x2181c)
#define CMIC_LEDUP1_PROGRAM_RAM70_OFFSET                (0x21918)
#define CMIC_LEDUP1_PROGRAM_RAM71_OFFSET                (0x2191c)
#define CMIC_LEDUP1_PROGRAM_RAM72_OFFSET                (0x21920)
#define CMIC_LEDUP1_PROGRAM_RAM73_OFFSET                (0x21924)
#define CMIC_LEDUP1_PROGRAM_RAM74_OFFSET                (0x21928)
#define CMIC_LEDUP1_PROGRAM_RAM75_OFFSET                (0x2192c)
#define CMIC_LEDUP1_PROGRAM_RAM76_OFFSET                (0x21930)
#define CMIC_LEDUP1_PROGRAM_RAM77_OFFSET                (0x21934)
#define CMIC_LEDUP1_PROGRAM_RAM78_OFFSET                (0x21938)
#define CMIC_LEDUP1_PROGRAM_RAM79_OFFSET                (0x2193c)
#define CMIC_LEDUP1_PROGRAM_RAM8_OFFSET                 (0x21820)
#define CMIC_LEDUP1_PROGRAM_RAM80_OFFSET                (0x21940)
#define CMIC_LEDUP1_PROGRAM_RAM81_OFFSET                (0x21944)
#define CMIC_LEDUP1_PROGRAM_RAM82_OFFSET                (0x21948)
#define CMIC_LEDUP1_PROGRAM_RAM83_OFFSET                (0x2194c)
#define CMIC_LEDUP1_PROGRAM_RAM84_OFFSET                (0x21950)
#define CMIC_LEDUP1_PROGRAM_RAM85_OFFSET                (0x21954)
#define CMIC_LEDUP1_PROGRAM_RAM86_OFFSET                (0x21958)
#define CMIC_LEDUP1_PROGRAM_RAM87_OFFSET                (0x2195c)
#define CMIC_LEDUP1_PROGRAM_RAM88_OFFSET                (0x21960)
#define CMIC_LEDUP1_PROGRAM_RAM89_OFFSET                (0x21964)
#define CMIC_LEDUP1_PROGRAM_RAM9_OFFSET                 (0x21824)
#define CMIC_LEDUP1_PROGRAM_RAM90_OFFSET                (0x21968)
#define CMIC_LEDUP1_PROGRAM_RAM91_OFFSET                (0x2196c)
#define CMIC_LEDUP1_PROGRAM_RAM92_OFFSET                (0x21970)
#define CMIC_LEDUP1_PROGRAM_RAM93_OFFSET                (0x21974)
#define CMIC_LEDUP1_PROGRAM_RAM94_OFFSET                (0x21978)
#define CMIC_LEDUP1_PROGRAM_RAM95_OFFSET                (0x2197c)
#define CMIC_LEDUP1_PROGRAM_RAM96_OFFSET                (0x21980)
#define CMIC_LEDUP1_PROGRAM_RAM97_OFFSET                (0x21984)
#define CMIC_LEDUP1_PROGRAM_RAM98_OFFSET                (0x21988)
#define CMIC_LEDUP1_PROGRAM_RAM99_OFFSET                (0x2198c)
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_OFFSET   (0x21008)
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPER_OFFSET          (0x21054)
#define CMIC_LEDUP1_STATUS_OFFSET                       (0x21004)
#define CMIC_LEDUP1_TM_CONTROL_OFFSET                   (0x21058)
#define CMIC_LEDUP2_CLK_DIV_OFFSET                      (0x2905c)
#define CMIC_LEDUP2_CLK_PARAMS_OFFSET                   (0x29050)
#define CMIC_LEDUP2_CTRL_OFFSET                         (0x29000)
#define CMIC_LEDUP2_DATA_RAM_OFFSET                     (0x29400)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_0_3_OFFSET         (0x29010)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_12_15_OFFSET       (0x2901c)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_16_19_OFFSET       (0x29020)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_20_23_OFFSET       (0x29024)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_24_27_OFFSET       (0x29028)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_28_31_OFFSET       (0x2902c)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_32_35_OFFSET       (0x29030)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_36_39_OFFSET       (0x29034)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_40_43_OFFSET       (0x29038)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_44_47_OFFSET       (0x2903c)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_48_51_OFFSET       (0x29040)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_4_7_OFFSET         (0x29014)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_52_55_OFFSET       (0x29044)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_56_59_OFFSET       (0x29048)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_60_63_OFFSET       (0x2904c)
#define CMIC_LEDUP2_PORT_ORDER_REMAP_8_11_OFFSET        (0x29018)
#define CMIC_LEDUP2_PROGRAM_RAM_OFFSET                  (0x29800)
#define CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDR_OFFSET   (0x29008)
#define CMIC_LEDUP2_SCANOUT_COUNT_UPPER_OFFSET          (0x29054)
#define CMIC_LEDUP2_STATUS_OFFSET                       (0x29004)
#define CMIC_LEDUP2_TM_CONTROL_OFFSET                   (0x29058)
#define CMIC_MIIM_AUTO_SCAN_ADDRESS_OFFSET              (0x11010)
#define CMIC_MIIM_BUS_SEL_MAP_109_100_OFFSET            (0x11148)
#define CMIC_MIIM_BUS_SEL_MAP_119_110_OFFSET            (0x1114c)
#define CMIC_MIIM_BUS_SEL_MAP_127_120_OFFSET            (0x11150)
#define CMIC_MIIM_BUS_SEL_MAP_129_120_OFFSET            (0x11150)
#define CMIC_MIIM_BUS_SEL_MAP_139_130_OFFSET            (0x111c0)
#define CMIC_MIIM_BUS_SEL_MAP_149_140_OFFSET            (0x111c4)
#define CMIC_MIIM_BUS_SEL_MAP_159_150_OFFSET            (0x111c8)
#define CMIC_MIIM_BUS_SEL_MAP_169_160_OFFSET            (0x111cc)
#define CMIC_MIIM_BUS_SEL_MAP_179_170_OFFSET            (0x111d0)
#define CMIC_MIIM_BUS_SEL_MAP_189_180_OFFSET            (0x111d4)
#define CMIC_MIIM_BUS_SEL_MAP_191_190_OFFSET            (0x111d8)
#define CMIC_MIIM_BUS_SEL_MAP_19_10_OFFSET              (0x11070)
#define CMIC_MIIM_BUS_SEL_MAP_29_20_OFFSET              (0x11074)
#define CMIC_MIIM_BUS_SEL_MAP_39_30_OFFSET              (0x11078)
#define CMIC_MIIM_BUS_SEL_MAP_49_40_OFFSET              (0x1107c)
#define CMIC_MIIM_BUS_SEL_MAP_59_50_OFFSET              (0x11080)
#define CMIC_MIIM_BUS_SEL_MAP_69_60_OFFSET              (0x11084)
#define CMIC_MIIM_BUS_SEL_MAP_79_70_OFFSET              (0x11088)
#define CMIC_MIIM_BUS_SEL_MAP_89_80_OFFSET              (0x1108c)
#define CMIC_MIIM_BUS_SEL_MAP_95_90_OFFSET              (0x11090)
#define CMIC_MIIM_BUS_SEL_MAP_99_90_OFFSET              (0x11144)
#define CMIC_MIIM_BUS_SEL_MAP_9_0_OFFSET                (0x1106c)
#define CMIC_MIIM_CLR_SCAN_STATUS_OFFSET                (0x11124)
#define CMIC_MIIM_CONFIG_OFFSET                         (0x11184)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100_OFFSET       (0x11158)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104_OFFSET       (0x1115c)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108_OFFSET       (0x11160)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112_OFFSET       (0x11164)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116_OFFSET       (0x11168)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_OFFSET          (0x1109c)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120_OFFSET       (0x1116c)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124_OFFSET       (0x11170)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128_OFFSET       (0x111dc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132_OFFSET       (0x111e0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136_OFFSET       (0x111e4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140_OFFSET       (0x111e8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144_OFFSET       (0x111ec)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148_OFFSET       (0x111f0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152_OFFSET       (0x111f4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156_OFFSET       (0x111f8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_OFFSET         (0x110a0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160_OFFSET       (0x111fc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164_OFFSET       (0x11200)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168_OFFSET       (0x11204)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172_OFFSET       (0x11208)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176_OFFSET       (0x1120c)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180_OFFSET       (0x11210)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184_OFFSET       (0x11214)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188_OFFSET       (0x11218)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_OFFSET         (0x110a4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_OFFSET         (0x110a8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_OFFSET         (0x110ac)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_OFFSET         (0x110b0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_OFFSET         (0x110b4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_OFFSET         (0x110b8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_OFFSET           (0x11094)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_OFFSET         (0x110bc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_OFFSET         (0x110c0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_OFFSET         (0x110c4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_OFFSET         (0x110c8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_OFFSET         (0x110cc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_OFFSET         (0x110d0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_OFFSET         (0x110d4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_OFFSET         (0x110d8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_OFFSET         (0x110dc)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_OFFSET         (0x110e0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_OFFSET           (0x11098)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_OFFSET         (0x110e4)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_OFFSET         (0x110e8)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_OFFSET         (0x110ec)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_OFFSET         (0x110f0)
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96_OFFSET         (0x11154)
#define CMIC_MIIM_INT_SEL_MAP_0_OFFSET                  (0x11060)
#define CMIC_MIIM_INT_SEL_MAP_1_OFFSET                  (0x11064)
#define CMIC_MIIM_INT_SEL_MAP_2_OFFSET                  (0x11068)
#define CMIC_MIIM_INT_SEL_MAP_3_OFFSET                  (0x11140)
#define CMIC_MIIM_INT_SEL_MAP_4_OFFSET                  (0x111b8)
#define CMIC_MIIM_INT_SEL_MAP_5_OFFSET                  (0x111bc)
#define CMIC_MIIM_LINK_STATUS_0_OFFSET                  (0x11018)
#define CMIC_MIIM_LINK_STATUS_1_OFFSET                  (0x1101c)
#define CMIC_MIIM_LINK_STATUS_2_OFFSET                  (0x11020)
#define CMIC_MIIM_LINK_STATUS_3_OFFSET                  (0x11128)
#define CMIC_MIIM_LINK_STATUS_4_OFFSET                  (0x11188)
#define CMIC_MIIM_LINK_STATUS_5_OFFSET                  (0x1118c)
#define CMIC_MIIM_PAUSE_MIIM_ADDRESS_OFFSET             (0x11014)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0_OFFSET             (0x11048)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1_OFFSET             (0x1104c)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2_OFFSET             (0x11050)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3_OFFSET             (0x11138)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_4_OFFSET             (0x111a8)
#define CMIC_MIIM_PAUSE_SCAN_PORTS_5_OFFSET             (0x111ac)
#define CMIC_MIIM_PROTOCOL_MAP_0_OFFSET                 (0x11054)
#define CMIC_MIIM_PROTOCOL_MAP_1_OFFSET                 (0x11058)
#define CMIC_MIIM_PROTOCOL_MAP_2_OFFSET                 (0x1105c)
#define CMIC_MIIM_PROTOCOL_MAP_3_OFFSET                 (0x1113c)
#define CMIC_MIIM_PROTOCOL_MAP_4_OFFSET                 (0x111b0)
#define CMIC_MIIM_PROTOCOL_MAP_5_OFFSET                 (0x111b4)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0_OFFSET          (0x110f4)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1_OFFSET          (0x110f8)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2_OFFSET          (0x110fc)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3_OFFSET          (0x11174)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_4_OFFSET          (0x1121c)
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_5_OFFSET          (0x11220)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_OFFSET    (0x11100)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1_OFFSET    (0x11104)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2_OFFSET    (0x11108)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3_OFFSET    (0x11178)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4_OFFSET    (0x11224)
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5_OFFSET    (0x11228)
#define CMIC_MIIM_RX_PAUSE_STATUS_0_OFFSET              (0x11024)
#define CMIC_MIIM_RX_PAUSE_STATUS_1_OFFSET              (0x11028)
#define CMIC_MIIM_RX_PAUSE_STATUS_2_OFFSET              (0x1102c)
#define CMIC_MIIM_RX_PAUSE_STATUS_3_OFFSET              (0x1112c)
#define CMIC_MIIM_RX_PAUSE_STATUS_4_OFFSET              (0x11190)
#define CMIC_MIIM_RX_PAUSE_STATUS_5_OFFSET              (0x11194)
#define CMIC_MIIM_SCAN_CTRL_OFFSET                      (0x11008)
#define CMIC_MIIM_SCAN_PORTS_0_OFFSET                   (0x1103c)
#define CMIC_MIIM_SCAN_PORTS_1_OFFSET                   (0x11040)
#define CMIC_MIIM_SCAN_PORTS_2_OFFSET                   (0x11044)
#define CMIC_MIIM_SCAN_PORTS_3_OFFSET                   (0x11134)
#define CMIC_MIIM_SCAN_PORTS_4_OFFSET                   (0x111a0)
#define CMIC_MIIM_SCAN_PORTS_5_OFFSET                   (0x111a4)
#define CMIC_MIIM_SCAN_STATUS_OFFSET                    (0x1100c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0_OFFSET          (0x1110c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1_OFFSET          (0x11110)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2_OFFSET          (0x11114)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3_OFFSET          (0x1117c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_4_OFFSET          (0x1122c)
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_5_OFFSET          (0x11230)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_OFFSET    (0x11118)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1_OFFSET    (0x1111c)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2_OFFSET    (0x11120)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3_OFFSET    (0x11180)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4_OFFSET    (0x11234)
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5_OFFSET    (0x11238)
#define CMIC_MIIM_TX_PAUSE_STATUS_0_OFFSET              (0x11030)
#define CMIC_MIIM_TX_PAUSE_STATUS_1_OFFSET              (0x11034)
#define CMIC_MIIM_TX_PAUSE_STATUS_2_OFFSET              (0x11038)
#define CMIC_MIIM_TX_PAUSE_STATUS_3_OFFSET              (0x11130)
#define CMIC_MIIM_TX_PAUSE_STATUS_4_OFFSET              (0x11198)
#define CMIC_MIIM_TX_PAUSE_STATUS_5_OFFSET              (0x1119c)
#define CMIC_MISC_CONTROL_OFFSET                        (0x10198)
#define CMIC_MISC_STATUS_OFFSET                         (0x1019c)
#define CMIC_MMU_COSLC_COUNT_ADDR_OFFSET                (0x23000)
#define CMIC_MMU_COSLC_COUNT_DATA_OFFSET                (0x23004)
#define CMIC_OVERRIDE_STRAP_OFFSET                      (0x10234)
#define CMIC_PCIE_CFG_ADDRESS_OFFSET                    (0x27000)
#define CMIC_PCIE_CFG_READ_DATA_OFFSET                  (0x27008)
#define CMIC_PCIE_CFG_WRITE_DATA_OFFSET                 (0x27004)
#define CMIC_PCIE_CONFIG_OFFSET                         (0x10208)
#define CMIC_PCIE_ERROR_STATUS_OFFSET                   (0x10214)
#define CMIC_PCIE_ERROR_STATUS_CLR_OFFSET               (0x10218)
#define CMIC_PCIE_USERIF_PURGE_CONTROL_OFFSET           (0x10260)
#define CMIC_PCIE_USERIF_PURGE_STATUS_OFFSET            (0x10264)
#define CMIC_PCIE_USERIF_STATUS_OFFSET                  (0x10254)
#define CMIC_PCIE_USERIF_STATUS_CLR_OFFSET              (0x10258)
#define CMIC_PCIE_USERIF_STATUS_MASK_OFFSET             (0x1025c)
#define CMIC_PCIE_USERIF_TIMEOUT_OFFSET                 (0x10250)
#define CMIC_PIO_IC_AR_ARB_MI0_OFFSET                   (0x1c408)
#define CMIC_PIO_IC_AR_ARB_MI1_OFFSET                   (0x1c428)
#define CMIC_PIO_IC_AR_ARB_MI2_OFFSET                   (0x1c448)
#define CMIC_PIO_IC_AR_ARB_MI3_OFFSET                   (0x1c468)
#define CMIC_PIO_IC_AR_ARB_MI4_OFFSET                   (0x1c488)
#define CMIC_PIO_IC_AR_ARB_MI5_OFFSET                   (0x1c4a8)
#define CMIC_PIO_IC_AR_ARB_MI6_OFFSET                   (0x1c4c8)
#define CMIC_PIO_IC_AR_ARB_MI7_OFFSET                   (0x1c4e8)
#define CMIC_PIO_IC_AW_ARB_MI0_OFFSET                   (0x1c40c)
#define CMIC_PIO_IC_AW_ARB_MI1_OFFSET                   (0x1c42c)
#define CMIC_PIO_IC_AW_ARB_MI2_OFFSET                   (0x1c44c)
#define CMIC_PIO_IC_AW_ARB_MI3_OFFSET                   (0x1c46c)
#define CMIC_PIO_IC_AW_ARB_MI4_OFFSET                   (0x1c48c)
#define CMIC_PIO_IC_AW_ARB_MI5_OFFSET                   (0x1c4ac)
#define CMIC_PIO_IC_AW_ARB_MI6_OFFSET                   (0x1c4cc)
#define CMIC_PIO_IC_AW_ARB_MI7_OFFSET                   (0x1c4ec)
#define CMIC_PIO_IC_CFG_REG_0_OFFSET                    (0x1cfc0)
#define CMIC_PIO_IC_CFG_REG_1_OFFSET                    (0x1cfc4)
#define CMIC_PIO_IC_CFG_REG_2_OFFSET                    (0x1cfcc)
#define CMIC_PIO_IC_ID_REG_0_OFFSET                     (0x1cff0)
#define CMIC_PIO_IC_ID_REG_1_OFFSET                     (0x1cff4)
#define CMIC_PIO_IC_ID_REG_2_OFFSET                     (0x1cff8)
#define CMIC_PIO_IC_ID_REG_3_OFFSET                     (0x1cffc)
#define CMIC_PIO_IC_PER_REG_0_OFFSET                    (0x1cfe0)
#define CMIC_PIO_IC_PER_REG_1_OFFSET                    (0x1cfe4)
#define CMIC_PIO_IC_PER_REG_2_OFFSET                    (0x1cfe8)
#define CMIC_PIO_IC_PER_REG_3_OFFSET                    (0x1cfec)
#define CMIC_PIO_MCS_ACCESS_PAGE_OFFSET                 (0x10204)
#define CMIC_PKT_COS_0_OFFSET                           (0x2221c)
#define CMIC_PKT_COS_1_OFFSET                           (0x22220)
#define CMIC_PKT_COS_QUEUES_HI_OFFSET                   (0x222a4)
#define CMIC_PKT_COS_QUEUES_LO_OFFSET                   (0x222a8)
#define CMIC_PKT_COUNT_FROMCPU_OFFSET                   (0x222b8)
#define CMIC_PKT_COUNT_FROMCPU_MH_OFFSET                (0x222b4)
#define CMIC_PKT_COUNT_INTR_OFFSET                      (0x222d4)
#define CMIC_PKT_COUNT_PIO_OFFSET                       (0x222d0)
#define CMIC_PKT_COUNT_PIO_REPLY_OFFSET                 (0x222cc)
#define CMIC_PKT_COUNT_SCHAN_OFFSET                     (0x222ac)
#define CMIC_PKT_COUNT_SCHAN_REP_OFFSET                 (0x222b0)
#define CMIC_PKT_COUNT_TOCPUD_OFFSET                    (0x222c0)
#define CMIC_PKT_COUNT_TOCPUDM_OFFSET                   (0x222bc)
#define CMIC_PKT_COUNT_TOCPUE_OFFSET                    (0x222c8)
#define CMIC_PKT_COUNT_TOCPUEM_OFFSET                   (0x222c4)
#define CMIC_PKT_CTRL_OFFSET                            (0x22200)
#define CMIC_PKT_ETHER_SIG_OFFSET                       (0x22218)
#define CMIC_PKT_LMAC0_HI_OFFSET                        (0x22204)
#define CMIC_PKT_LMAC0_LO_OFFSET                        (0x22208)
#define CMIC_PKT_LMAC1_HI_OFFSET                        (0x2220c)
#define CMIC_PKT_LMAC1_LO_OFFSET                        (0x22210)
#define CMIC_PKT_PORTS_0_OFFSET                         (0x22224)
#define CMIC_PKT_PORTS_1_OFFSET                         (0x22228)
#define CMIC_PKT_PORTS_2_OFFSET                         (0x2222c)
#define CMIC_PKT_PORTS_3_OFFSET                         (0x22250)
#define CMIC_PKT_PORTS_4_OFFSET                         (0x22254)
#define CMIC_PKT_PORTS_5_OFFSET                         (0x22258)
#define CMIC_PKT_PORTS_6_OFFSET                         (0x2225c)
#define CMIC_PKT_PORTS_7_OFFSET                         (0x22260)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_OFFSET           (0x22100)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1_OFFSET           (0x22104)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10_OFFSET          (0x22128)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11_OFFSET          (0x2212c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12_OFFSET          (0x22130)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13_OFFSET          (0x22134)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14_OFFSET          (0x22138)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15_OFFSET          (0x2213c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16_OFFSET          (0x22140)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17_OFFSET          (0x22144)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18_OFFSET          (0x22148)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19_OFFSET          (0x2214c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2_OFFSET           (0x22108)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20_OFFSET          (0x22150)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21_OFFSET          (0x22154)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22_OFFSET          (0x22158)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23_OFFSET          (0x2215c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24_OFFSET          (0x22160)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25_OFFSET          (0x22164)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26_OFFSET          (0x22168)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27_OFFSET          (0x2216c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28_OFFSET          (0x22170)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29_OFFSET          (0x22174)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3_OFFSET           (0x2210c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30_OFFSET          (0x22178)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31_OFFSET          (0x2217c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32_OFFSET          (0x22180)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33_OFFSET          (0x22184)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34_OFFSET          (0x22188)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35_OFFSET          (0x2218c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36_OFFSET          (0x22190)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37_OFFSET          (0x22194)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38_OFFSET          (0x22198)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39_OFFSET          (0x2219c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4_OFFSET           (0x22110)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40_OFFSET          (0x221a0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41_OFFSET          (0x221a4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42_OFFSET          (0x221a8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43_OFFSET          (0x221ac)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44_OFFSET          (0x221b0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45_OFFSET          (0x221b4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46_OFFSET          (0x221b8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47_OFFSET          (0x221bc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48_OFFSET          (0x221c0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49_OFFSET          (0x221c4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5_OFFSET           (0x22114)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50_OFFSET          (0x221c8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51_OFFSET          (0x221cc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52_OFFSET          (0x221d0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53_OFFSET          (0x221d4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54_OFFSET          (0x221d8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55_OFFSET          (0x221dc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56_OFFSET          (0x221e0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57_OFFSET          (0x221e4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58_OFFSET          (0x221e8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59_OFFSET          (0x221ec)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6_OFFSET           (0x22118)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60_OFFSET          (0x221f0)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61_OFFSET          (0x221f4)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62_OFFSET          (0x221f8)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63_OFFSET          (0x221fc)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7_OFFSET           (0x2211c)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8_OFFSET           (0x22120)
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9_OFFSET           (0x22124)
#define CMIC_PKT_REASON_0_TYPE_OFFSET                   (0x22370)
#define CMIC_PKT_REASON_1_TYPE_OFFSET                   (0x223b0)
#define CMIC_PKT_REASON_2_TYPE_OFFSET                   (0x224f0)
#define CMIC_PKT_REASON_DIRECT_0_TYPE_OFFSET            (0x223f0)
#define CMIC_PKT_REASON_DIRECT_1_TYPE_OFFSET            (0x22430)
#define CMIC_PKT_REASON_DIRECT_2_TYPE_OFFSET            (0x22530)
#define CMIC_PKT_REASON_MINI_0_TYPE_OFFSET              (0x22470)
#define CMIC_PKT_REASON_MINI_1_TYPE_OFFSET              (0x224b0)
#define CMIC_PKT_REASON_MINI_2_TYPE_OFFSET              (0x22570)
#define CMIC_PKT_RMAC_OFFSET                            (0x22230)
#define CMIC_PKT_RMAC_HI_OFFSET                         (0x22234)
#define CMIC_PKT_RMH0_OFFSET                            (0x22238)
#define CMIC_PKT_RMH1_OFFSET                            (0x2223c)
#define CMIC_PKT_RMH2_OFFSET                            (0x22240)
#define CMIC_PKT_RMH3_OFFSET                            (0x22364)
#define CMIC_PKT_VLAN_OFFSET                            (0x22214)
#define CMIC_RATE_ADJUST_OFFSET                         (0x11000)
#define CMIC_RATE_ADJUST_EXT_MDIO_OFFSET                (0x11000)
#define CMIC_RATE_ADJUST_INT_MDIO_OFFSET                (0x11004)
#define CMIC_RPE0_MAX_CELL_LIMIT_OFFSET                 (0x22604)
#define CMIC_RPE1_MAX_CELL_LIMIT_OFFSET                 (0x22600)
#define CMIC_RPE_DEBUG_OFFSET                           (0x22610)
#define CMIC_RPE_IRQ_STAT0_OFFSET                       (0x22330)
#define CMIC_RPE_IRQ_STAT1_OFFSET                       (0x22334)
#define CMIC_RPE_IRQ_STAT2_OFFSET                       (0x22338)
#define CMIC_RPE_IRQ_STAT3_OFFSET                       (0x2233c)
#define CMIC_RPE_IRQ_STAT4_OFFSET                       (0x22340)
#define CMIC_RPE_IRQ_STAT5_OFFSET                       (0x226b0)
#define CMIC_RPE_IRQ_STAT6_OFFSET                       (0x226b4)
#define CMIC_RPE_MAX_CELL_LIMIT_OFFSET                  (0x22368)
#define CMIC_RPE_MIIM_ADDRESS_OFFSET                    (0x22088)
#define CMIC_RPE_MIIM_CTRL_OFFSET                       (0x2208c)
#define CMIC_RPE_MIIM_PARAM_OFFSET                      (0x22080)
#define CMIC_RPE_MIIM_READ_DATA_OFFSET                  (0x22084)
#define CMIC_RPE_MIIM_STAT_OFFSET                       (0x22090)
#define CMIC_RPE_PCIE_IRQ_MASK0_OFFSET                  (0x22358)
#define CMIC_RPE_RCPU_IRQ_MASK0_OFFSET                  (0x22344)
#define CMIC_RPE_RCPU_IRQ_MASK1_OFFSET                  (0x22348)
#define CMIC_RPE_RCPU_IRQ_MASK2_OFFSET                  (0x2234c)
#define CMIC_RPE_RCPU_IRQ_MASK3_OFFSET                  (0x22350)
#define CMIC_RPE_RCPU_IRQ_MASK4_OFFSET                  (0x22354)
#define CMIC_RPE_RCPU_IRQ_MASK5_OFFSET                  (0x226b8)
#define CMIC_RPE_RCPU_IRQ_MASK6_OFFSET                  (0x226bc)
#define CMIC_RPE_STAT_OFFSET                            (0x22248)
#define CMIC_RPE_STAT_CLR_OFFSET                        (0x2224c)
#define CMIC_RPE_SW_INTR_CONFIG_OFFSET                  (0x2236c)
#define CMIC_RPE_UC0_IRQ_MASK0_OFFSET                   (0x2235c)
#define CMIC_RPE_UC1_IRQ_MASK0_OFFSET                   (0x22360)
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET           (0x1a01c)
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC_OFFSET         (0x1a018)
#define CMIC_RXBUF_CONFIG_OFFSET                        (0x1a024)
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET     (0x1a00c)
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET      (0x1a014)
#define CMIC_RXBUF_DATABUF_TM_0_OFFSET                  (0x1a02c)
#define CMIC_RXBUF_DATABUF_TM_1_OFFSET                  (0x1a030)
#define CMIC_RXBUF_DATABUF_TM_2_OFFSET                  (0x1a034)
#define CMIC_RXBUF_ECCERR_CONTROL_OFFSET                (0x1a028)
#define CMIC_RXBUF_EPINTF_BUF_DEPTH_OFFSET              (0x1a020)
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_OFFSET  (0x1a004)
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_OFFSET    (0x1a000)
#define CMIC_RXBUF_STATBUF_TM_0_OFFSET                  (0x1a038)
#define CMIC_RXBUF_STATBUF_TM_1_OFFSET                  (0x1a03c)
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES_OFFSET   (0x1a008)
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES_OFFSET    (0x1a010)
#define CMIC_SBUS_RING_MAP_0_7_OFFSET                   (0x10098)
#define CMIC_SBUS_RING_MAP_104_111_OFFSET               (0x100cc)
#define CMIC_SBUS_RING_MAP_112_119_OFFSET               (0x100d0)
#define CMIC_SBUS_RING_MAP_120_127_OFFSET               (0x100d4)
#define CMIC_SBUS_RING_MAP_16_23_OFFSET                 (0x100a0)
#define CMIC_SBUS_RING_MAP_24_31_OFFSET                 (0x100a4)
#define CMIC_SBUS_RING_MAP_32_39_OFFSET                 (0x100a8)
#define CMIC_SBUS_RING_MAP_40_47_OFFSET                 (0x100ac)
#define CMIC_SBUS_RING_MAP_48_55_OFFSET                 (0x100b0)
#define CMIC_SBUS_RING_MAP_56_63_OFFSET                 (0x100b4)
#define CMIC_SBUS_RING_MAP_64_71_OFFSET                 (0x100b8)
#define CMIC_SBUS_RING_MAP_72_79_OFFSET                 (0x100bc)
#define CMIC_SBUS_RING_MAP_80_87_OFFSET                 (0x100c0)
#define CMIC_SBUS_RING_MAP_88_95_OFFSET                 (0x100c4)
#define CMIC_SBUS_RING_MAP_8_15_OFFSET                  (0x1009c)
#define CMIC_SBUS_RING_MAP_96_103_OFFSET                (0x100c8)
#define CMIC_SBUS_TIMEOUT_OFFSET                        (0x10094)
#define CMIC_SCHAN_RCPU_RPIO_MESSAGE_OFFSET             (0x222d8)
#define CMIC_SEMAPHORE_1_OFFSET                         (0x10300)
#define CMIC_SEMAPHORE_10_OFFSET                        (0x10348)
#define CMIC_SEMAPHORE_10_SHADOW_OFFSET                 (0x1034c)
#define CMIC_SEMAPHORE_11_OFFSET                        (0x10350)
#define CMIC_SEMAPHORE_11_SHADOW_OFFSET                 (0x10354)
#define CMIC_SEMAPHORE_12_OFFSET                        (0x10358)
#define CMIC_SEMAPHORE_12_SHADOW_OFFSET                 (0x1035c)
#define CMIC_SEMAPHORE_13_OFFSET                        (0x10360)
#define CMIC_SEMAPHORE_13_SHADOW_OFFSET                 (0x10364)
#define CMIC_SEMAPHORE_14_OFFSET                        (0x10368)
#define CMIC_SEMAPHORE_14_SHADOW_OFFSET                 (0x1036c)
#define CMIC_SEMAPHORE_15_OFFSET                        (0x10370)
#define CMIC_SEMAPHORE_15_SHADOW_OFFSET                 (0x10374)
#define CMIC_SEMAPHORE_16_OFFSET                        (0x10378)
#define CMIC_SEMAPHORE_16_SHADOW_OFFSET                 (0x1037c)
#define CMIC_SEMAPHORE_17_OFFSET                        (0x10380)
#define CMIC_SEMAPHORE_17_SHADOW_OFFSET                 (0x10384)
#define CMIC_SEMAPHORE_18_OFFSET                        (0x10388)
#define CMIC_SEMAPHORE_18_SHADOW_OFFSET                 (0x1038c)
#define CMIC_SEMAPHORE_19_OFFSET                        (0x10390)
#define CMIC_SEMAPHORE_19_SHADOW_OFFSET                 (0x10394)
#define CMIC_SEMAPHORE_1_SHADOW_OFFSET                  (0x10304)
#define CMIC_SEMAPHORE_2_OFFSET                         (0x10308)
#define CMIC_SEMAPHORE_20_OFFSET                        (0x10398)
#define CMIC_SEMAPHORE_20_SHADOW_OFFSET                 (0x1039c)
#define CMIC_SEMAPHORE_21_OFFSET                        (0x103a0)
#define CMIC_SEMAPHORE_21_SHADOW_OFFSET                 (0x103a4)
#define CMIC_SEMAPHORE_22_OFFSET                        (0x103a8)
#define CMIC_SEMAPHORE_22_SHADOW_OFFSET                 (0x103ac)
#define CMIC_SEMAPHORE_23_OFFSET                        (0x103b0)
#define CMIC_SEMAPHORE_23_SHADOW_OFFSET                 (0x103b4)
#define CMIC_SEMAPHORE_24_OFFSET                        (0x103b8)
#define CMIC_SEMAPHORE_24_SHADOW_OFFSET                 (0x103bc)
#define CMIC_SEMAPHORE_25_OFFSET                        (0x103c0)
#define CMIC_SEMAPHORE_25_SHADOW_OFFSET                 (0x103c4)
#define CMIC_SEMAPHORE_26_OFFSET                        (0x103c8)
#define CMIC_SEMAPHORE_26_SHADOW_OFFSET                 (0x103cc)
#define CMIC_SEMAPHORE_27_OFFSET                        (0x103d0)
#define CMIC_SEMAPHORE_27_SHADOW_OFFSET                 (0x103d4)
#define CMIC_SEMAPHORE_28_OFFSET                        (0x103d8)
#define CMIC_SEMAPHORE_28_SHADOW_OFFSET                 (0x103dc)
#define CMIC_SEMAPHORE_29_OFFSET                        (0x103e0)
#define CMIC_SEMAPHORE_29_SHADOW_OFFSET                 (0x103e4)
#define CMIC_SEMAPHORE_2_SHADOW_OFFSET                  (0x1030c)
#define CMIC_SEMAPHORE_3_OFFSET                         (0x10310)
#define CMIC_SEMAPHORE_30_OFFSET                        (0x103e8)
#define CMIC_SEMAPHORE_30_SHADOW_OFFSET                 (0x103ec)
#define CMIC_SEMAPHORE_31_OFFSET                        (0x103f0)
#define CMIC_SEMAPHORE_31_SHADOW_OFFSET                 (0x103f4)
#define CMIC_SEMAPHORE_32_OFFSET                        (0x103f8)
#define CMIC_SEMAPHORE_32_SHADOW_OFFSET                 (0x103fc)
#define CMIC_SEMAPHORE_3_SHADOW_OFFSET                  (0x10314)
#define CMIC_SEMAPHORE_4_OFFSET                         (0x10318)
#define CMIC_SEMAPHORE_4_SHADOW_OFFSET                  (0x1031c)
#define CMIC_SEMAPHORE_5_OFFSET                         (0x10320)
#define CMIC_SEMAPHORE_5_SHADOW_OFFSET                  (0x10324)
#define CMIC_SEMAPHORE_6_OFFSET                         (0x10328)
#define CMIC_SEMAPHORE_6_SHADOW_OFFSET                  (0x1032c)
#define CMIC_SEMAPHORE_7_OFFSET                         (0x10330)
#define CMIC_SEMAPHORE_7_SHADOW_OFFSET                  (0x10334)
#define CMIC_SEMAPHORE_8_OFFSET                         (0x10338)
#define CMIC_SEMAPHORE_8_SHADOW_OFFSET                  (0x1033c)
#define CMIC_SEMAPHORE_9_OFFSET                         (0x10340)
#define CMIC_SEMAPHORE_9_SHADOW_OFFSET                  (0x10344)
#define CMIC_SER0_END_ADDR_0_OFFSET                     (0x12004)
#define CMIC_SER0_END_ADDR_1_OFFSET                     (0x12014)
#define CMIC_SER0_END_ADDR_10_OFFSET                    (0x120a4)
#define CMIC_SER0_END_ADDR_11_OFFSET                    (0x120b4)
#define CMIC_SER0_END_ADDR_12_OFFSET                    (0x120c4)
#define CMIC_SER0_END_ADDR_13_OFFSET                    (0x120d4)
#define CMIC_SER0_END_ADDR_14_OFFSET                    (0x120e4)
#define CMIC_SER0_END_ADDR_15_OFFSET                    (0x120f4)
#define CMIC_SER0_END_ADDR_16_OFFSET                    (0x12104)
#define CMIC_SER0_END_ADDR_17_OFFSET                    (0x12114)
#define CMIC_SER0_END_ADDR_18_OFFSET                    (0x12124)
#define CMIC_SER0_END_ADDR_19_OFFSET                    (0x12134)
#define CMIC_SER0_END_ADDR_2_OFFSET                     (0x12024)
#define CMIC_SER0_END_ADDR_20_OFFSET                    (0x12144)
#define CMIC_SER0_END_ADDR_21_OFFSET                    (0x12154)
#define CMIC_SER0_END_ADDR_22_OFFSET                    (0x12164)
#define CMIC_SER0_END_ADDR_23_OFFSET                    (0x12174)
#define CMIC_SER0_END_ADDR_24_OFFSET                    (0x12184)
#define CMIC_SER0_END_ADDR_25_OFFSET                    (0x12194)
#define CMIC_SER0_END_ADDR_26_OFFSET                    (0x121a4)
#define CMIC_SER0_END_ADDR_27_OFFSET                    (0x121b4)
#define CMIC_SER0_END_ADDR_28_OFFSET                    (0x121c4)
#define CMIC_SER0_END_ADDR_29_OFFSET                    (0x121d4)
#define CMIC_SER0_END_ADDR_3_OFFSET                     (0x12034)
#define CMIC_SER0_END_ADDR_30_OFFSET                    (0x121e4)
#define CMIC_SER0_END_ADDR_31_OFFSET                    (0x121f4)
#define CMIC_SER0_END_ADDR_4_OFFSET                     (0x12044)
#define CMIC_SER0_END_ADDR_5_OFFSET                     (0x12054)
#define CMIC_SER0_END_ADDR_6_OFFSET                     (0x12064)
#define CMIC_SER0_END_ADDR_7_OFFSET                     (0x12074)
#define CMIC_SER0_END_ADDR_8_OFFSET                     (0x12084)
#define CMIC_SER0_END_ADDR_9_OFFSET                     (0x12094)
#define CMIC_SER0_FAIL_CNT_OFFSET                       (0x12200)
#define CMIC_SER0_FAIL_ENTRY_OFFSET                     (0x12204)
#define CMIC_SER0_INTERLEAVE_PARITY_OFFSET              (0x12214)
#define CMIC_SER0_MEM_ADDR_OFFSET                       (0x1220c)
#define CMIC_SER0_MEM_ADDR_0_OFFSET                     (0x12008)
#define CMIC_SER0_MEM_ADDR_1_OFFSET                     (0x12018)
#define CMIC_SER0_MEM_ADDR_10_OFFSET                    (0x120a8)
#define CMIC_SER0_MEM_ADDR_11_OFFSET                    (0x120b8)
#define CMIC_SER0_MEM_ADDR_12_OFFSET                    (0x120c8)
#define CMIC_SER0_MEM_ADDR_13_OFFSET                    (0x120d8)
#define CMIC_SER0_MEM_ADDR_14_OFFSET                    (0x120e8)
#define CMIC_SER0_MEM_ADDR_15_OFFSET                    (0x120f8)
#define CMIC_SER0_MEM_ADDR_16_OFFSET                    (0x12108)
#define CMIC_SER0_MEM_ADDR_17_OFFSET                    (0x12118)
#define CMIC_SER0_MEM_ADDR_18_OFFSET                    (0x12128)
#define CMIC_SER0_MEM_ADDR_19_OFFSET                    (0x12138)
#define CMIC_SER0_MEM_ADDR_2_OFFSET                     (0x12028)
#define CMIC_SER0_MEM_ADDR_20_OFFSET                    (0x12148)
#define CMIC_SER0_MEM_ADDR_21_OFFSET                    (0x12158)
#define CMIC_SER0_MEM_ADDR_22_OFFSET                    (0x12168)
#define CMIC_SER0_MEM_ADDR_23_OFFSET                    (0x12178)
#define CMIC_SER0_MEM_ADDR_24_OFFSET                    (0x12188)
#define CMIC_SER0_MEM_ADDR_25_OFFSET                    (0x12198)
#define CMIC_SER0_MEM_ADDR_26_OFFSET                    (0x121a8)
#define CMIC_SER0_MEM_ADDR_27_OFFSET                    (0x121b8)
#define CMIC_SER0_MEM_ADDR_28_OFFSET                    (0x121c8)
#define CMIC_SER0_MEM_ADDR_29_OFFSET                    (0x121d8)
#define CMIC_SER0_MEM_ADDR_3_OFFSET                     (0x12038)
#define CMIC_SER0_MEM_ADDR_30_OFFSET                    (0x121e8)
#define CMIC_SER0_MEM_ADDR_31_OFFSET                    (0x121f8)
#define CMIC_SER0_MEM_ADDR_4_OFFSET                     (0x12048)
#define CMIC_SER0_MEM_ADDR_5_OFFSET                     (0x12058)
#define CMIC_SER0_MEM_ADDR_6_OFFSET                     (0x12068)
#define CMIC_SER0_MEM_ADDR_7_OFFSET                     (0x12078)
#define CMIC_SER0_MEM_ADDR_8_OFFSET                     (0x12088)
#define CMIC_SER0_MEM_ADDR_9_OFFSET                     (0x12098)
#define CMIC_SER0_MEM_DATA_OFFSET                       (0x12208)
#define CMIC_SER0_PARITY_MODE_SEL_15_0_OFFSET           (0x12218)
#define CMIC_SER0_PARITY_MODE_SEL_31_16_OFFSET          (0x1221c)
#define CMIC_SER0_POWER_DOWN_MEM_LOWER_OFFSET           (0x12220)
#define CMIC_SER0_POWER_DOWN_MEM_UPPER_OFFSET           (0x12224)
#define CMIC_SER0_PROTECT_ADDR_RANGE_VALID_OFFSET       (0x12210)
#define CMIC_SER0_RANGE0_DATAENTRY_LEN_OFFSET           (0x1200c)
#define CMIC_SER0_RANGE10_DATAENTRY_LEN_OFFSET          (0x120ac)
#define CMIC_SER0_RANGE11_DATAENTRY_LEN_OFFSET          (0x120bc)
#define CMIC_SER0_RANGE12_DATAENTRY_LEN_OFFSET          (0x120cc)
#define CMIC_SER0_RANGE13_DATAENTRY_LEN_OFFSET          (0x120dc)
#define CMIC_SER0_RANGE14_DATAENTRY_LEN_OFFSET          (0x120ec)
#define CMIC_SER0_RANGE15_DATAENTRY_LEN_OFFSET          (0x120fc)
#define CMIC_SER0_RANGE16_DATAENTRY_LEN_OFFSET          (0x1210c)
#define CMIC_SER0_RANGE17_DATAENTRY_LEN_OFFSET          (0x1211c)
#define CMIC_SER0_RANGE18_DATAENTRY_LEN_OFFSET          (0x1212c)
#define CMIC_SER0_RANGE19_DATAENTRY_LEN_OFFSET          (0x1213c)
#define CMIC_SER0_RANGE1_DATAENTRY_LEN_OFFSET           (0x1201c)
#define CMIC_SER0_RANGE20_DATAENTRY_LEN_OFFSET          (0x1214c)
#define CMIC_SER0_RANGE21_DATAENTRY_LEN_OFFSET          (0x1215c)
#define CMIC_SER0_RANGE22_DATAENTRY_LEN_OFFSET          (0x1216c)
#define CMIC_SER0_RANGE23_DATAENTRY_LEN_OFFSET          (0x1217c)
#define CMIC_SER0_RANGE24_DATAENTRY_LEN_OFFSET          (0x1218c)
#define CMIC_SER0_RANGE25_DATAENTRY_LEN_OFFSET          (0x1219c)
#define CMIC_SER0_RANGE26_DATAENTRY_LEN_OFFSET          (0x121ac)
#define CMIC_SER0_RANGE27_DATAENTRY_LEN_OFFSET          (0x121bc)
#define CMIC_SER0_RANGE28_DATAENTRY_LEN_OFFSET          (0x121cc)
#define CMIC_SER0_RANGE29_DATAENTRY_LEN_OFFSET          (0x121dc)
#define CMIC_SER0_RANGE2_DATAENTRY_LEN_OFFSET           (0x1202c)
#define CMIC_SER0_RANGE30_DATAENTRY_LEN_OFFSET          (0x121ec)
#define CMIC_SER0_RANGE31_DATAENTRY_LEN_OFFSET          (0x121fc)
#define CMIC_SER0_RANGE3_DATAENTRY_LEN_OFFSET           (0x1203c)
#define CMIC_SER0_RANGE4_DATAENTRY_LEN_OFFSET           (0x1204c)
#define CMIC_SER0_RANGE5_DATAENTRY_LEN_OFFSET           (0x1205c)
#define CMIC_SER0_RANGE6_DATAENTRY_LEN_OFFSET           (0x1206c)
#define CMIC_SER0_RANGE7_DATAENTRY_LEN_OFFSET           (0x1207c)
#define CMIC_SER0_RANGE8_DATAENTRY_LEN_OFFSET           (0x1208c)
#define CMIC_SER0_RANGE9_DATAENTRY_LEN_OFFSET           (0x1209c)
#define CMIC_SER0_START_ADDR_0_OFFSET                   (0x12000)
#define CMIC_SER0_START_ADDR_1_OFFSET                   (0x12010)
#define CMIC_SER0_START_ADDR_10_OFFSET                  (0x120a0)
#define CMIC_SER0_START_ADDR_11_OFFSET                  (0x120b0)
#define CMIC_SER0_START_ADDR_12_OFFSET                  (0x120c0)
#define CMIC_SER0_START_ADDR_13_OFFSET                  (0x120d0)
#define CMIC_SER0_START_ADDR_14_OFFSET                  (0x120e0)
#define CMIC_SER0_START_ADDR_15_OFFSET                  (0x120f0)
#define CMIC_SER0_START_ADDR_16_OFFSET                  (0x12100)
#define CMIC_SER0_START_ADDR_17_OFFSET                  (0x12110)
#define CMIC_SER0_START_ADDR_18_OFFSET                  (0x12120)
#define CMIC_SER0_START_ADDR_19_OFFSET                  (0x12130)
#define CMIC_SER0_START_ADDR_2_OFFSET                   (0x12020)
#define CMIC_SER0_START_ADDR_20_OFFSET                  (0x12140)
#define CMIC_SER0_START_ADDR_21_OFFSET                  (0x12150)
#define CMIC_SER0_START_ADDR_22_OFFSET                  (0x12160)
#define CMIC_SER0_START_ADDR_23_OFFSET                  (0x12170)
#define CMIC_SER0_START_ADDR_24_OFFSET                  (0x12180)
#define CMIC_SER0_START_ADDR_25_OFFSET                  (0x12190)
#define CMIC_SER0_START_ADDR_26_OFFSET                  (0x121a0)
#define CMIC_SER0_START_ADDR_27_OFFSET                  (0x121b0)
#define CMIC_SER0_START_ADDR_28_OFFSET                  (0x121c0)
#define CMIC_SER0_START_ADDR_29_OFFSET                  (0x121d0)
#define CMIC_SER0_START_ADDR_3_OFFSET                   (0x12030)
#define CMIC_SER0_START_ADDR_30_OFFSET                  (0x121e0)
#define CMIC_SER0_START_ADDR_31_OFFSET                  (0x121f0)
#define CMIC_SER0_START_ADDR_4_OFFSET                   (0x12040)
#define CMIC_SER0_START_ADDR_5_OFFSET                   (0x12050)
#define CMIC_SER0_START_ADDR_6_OFFSET                   (0x12060)
#define CMIC_SER0_START_ADDR_7_OFFSET                   (0x12070)
#define CMIC_SER0_START_ADDR_8_OFFSET                   (0x12080)
#define CMIC_SER0_START_ADDR_9_OFFSET                   (0x12090)
#define CMIC_SER1_END_ADDR_0_OFFSET                     (0x13004)
#define CMIC_SER1_END_ADDR_1_OFFSET                     (0x13014)
#define CMIC_SER1_END_ADDR_10_OFFSET                    (0x130a4)
#define CMIC_SER1_END_ADDR_11_OFFSET                    (0x130b4)
#define CMIC_SER1_END_ADDR_12_OFFSET                    (0x130c4)
#define CMIC_SER1_END_ADDR_13_OFFSET                    (0x130d4)
#define CMIC_SER1_END_ADDR_14_OFFSET                    (0x130e4)
#define CMIC_SER1_END_ADDR_15_OFFSET                    (0x130f4)
#define CMIC_SER1_END_ADDR_16_OFFSET                    (0x13104)
#define CMIC_SER1_END_ADDR_17_OFFSET                    (0x13114)
#define CMIC_SER1_END_ADDR_18_OFFSET                    (0x13124)
#define CMIC_SER1_END_ADDR_19_OFFSET                    (0x13134)
#define CMIC_SER1_END_ADDR_2_OFFSET                     (0x13024)
#define CMIC_SER1_END_ADDR_20_OFFSET                    (0x13144)
#define CMIC_SER1_END_ADDR_21_OFFSET                    (0x13154)
#define CMIC_SER1_END_ADDR_22_OFFSET                    (0x13164)
#define CMIC_SER1_END_ADDR_23_OFFSET                    (0x13174)
#define CMIC_SER1_END_ADDR_24_OFFSET                    (0x13184)
#define CMIC_SER1_END_ADDR_25_OFFSET                    (0x13194)
#define CMIC_SER1_END_ADDR_26_OFFSET                    (0x131a4)
#define CMIC_SER1_END_ADDR_27_OFFSET                    (0x131b4)
#define CMIC_SER1_END_ADDR_28_OFFSET                    (0x131c4)
#define CMIC_SER1_END_ADDR_29_OFFSET                    (0x131d4)
#define CMIC_SER1_END_ADDR_3_OFFSET                     (0x13034)
#define CMIC_SER1_END_ADDR_30_OFFSET                    (0x131e4)
#define CMIC_SER1_END_ADDR_31_OFFSET                    (0x131f4)
#define CMIC_SER1_END_ADDR_4_OFFSET                     (0x13044)
#define CMIC_SER1_END_ADDR_5_OFFSET                     (0x13054)
#define CMIC_SER1_END_ADDR_6_OFFSET                     (0x13064)
#define CMIC_SER1_END_ADDR_7_OFFSET                     (0x13074)
#define CMIC_SER1_END_ADDR_8_OFFSET                     (0x13084)
#define CMIC_SER1_END_ADDR_9_OFFSET                     (0x13094)
#define CMIC_SER1_FAIL_CNT_OFFSET                       (0x13200)
#define CMIC_SER1_FAIL_ENTRY_OFFSET                     (0x13204)
#define CMIC_SER1_INTERLEAVE_PARITY_OFFSET              (0x13214)
#define CMIC_SER1_MEM_ADDR_OFFSET                       (0x1320c)
#define CMIC_SER1_MEM_ADDR_0_OFFSET                     (0x13008)
#define CMIC_SER1_MEM_ADDR_1_OFFSET                     (0x13018)
#define CMIC_SER1_MEM_ADDR_10_OFFSET                    (0x130a8)
#define CMIC_SER1_MEM_ADDR_11_OFFSET                    (0x130b8)
#define CMIC_SER1_MEM_ADDR_12_OFFSET                    (0x130c8)
#define CMIC_SER1_MEM_ADDR_13_OFFSET                    (0x130d8)
#define CMIC_SER1_MEM_ADDR_14_OFFSET                    (0x130e8)
#define CMIC_SER1_MEM_ADDR_15_OFFSET                    (0x130f8)
#define CMIC_SER1_MEM_ADDR_16_OFFSET                    (0x13108)
#define CMIC_SER1_MEM_ADDR_17_OFFSET                    (0x13118)
#define CMIC_SER1_MEM_ADDR_18_OFFSET                    (0x13128)
#define CMIC_SER1_MEM_ADDR_19_OFFSET                    (0x13138)
#define CMIC_SER1_MEM_ADDR_2_OFFSET                     (0x13028)
#define CMIC_SER1_MEM_ADDR_20_OFFSET                    (0x13148)
#define CMIC_SER1_MEM_ADDR_21_OFFSET                    (0x13158)
#define CMIC_SER1_MEM_ADDR_22_OFFSET                    (0x13168)
#define CMIC_SER1_MEM_ADDR_23_OFFSET                    (0x13178)
#define CMIC_SER1_MEM_ADDR_24_OFFSET                    (0x13188)
#define CMIC_SER1_MEM_ADDR_25_OFFSET                    (0x13198)
#define CMIC_SER1_MEM_ADDR_26_OFFSET                    (0x131a8)
#define CMIC_SER1_MEM_ADDR_27_OFFSET                    (0x131b8)
#define CMIC_SER1_MEM_ADDR_28_OFFSET                    (0x131c8)
#define CMIC_SER1_MEM_ADDR_29_OFFSET                    (0x131d8)
#define CMIC_SER1_MEM_ADDR_3_OFFSET                     (0x13038)
#define CMIC_SER1_MEM_ADDR_30_OFFSET                    (0x131e8)
#define CMIC_SER1_MEM_ADDR_31_OFFSET                    (0x131f8)
#define CMIC_SER1_MEM_ADDR_4_OFFSET                     (0x13048)
#define CMIC_SER1_MEM_ADDR_5_OFFSET                     (0x13058)
#define CMIC_SER1_MEM_ADDR_6_OFFSET                     (0x13068)
#define CMIC_SER1_MEM_ADDR_7_OFFSET                     (0x13078)
#define CMIC_SER1_MEM_ADDR_8_OFFSET                     (0x13088)
#define CMIC_SER1_MEM_ADDR_9_OFFSET                     (0x13098)
#define CMIC_SER1_MEM_DATA_OFFSET                       (0x13208)
#define CMIC_SER1_PARITY_MODE_SEL_15_0_OFFSET           (0x13218)
#define CMIC_SER1_PARITY_MODE_SEL_31_16_OFFSET          (0x1321c)
#define CMIC_SER1_POWER_DOWN_MEM_LOWER_OFFSET           (0x13220)
#define CMIC_SER1_POWER_DOWN_MEM_UPPER_OFFSET           (0x13224)
#define CMIC_SER1_PROTECT_ADDR_RANGE_VALID_OFFSET       (0x13210)
#define CMIC_SER1_RANGE0_DATAENTRY_LEN_OFFSET           (0x1300c)
#define CMIC_SER1_RANGE10_DATAENTRY_LEN_OFFSET          (0x130ac)
#define CMIC_SER1_RANGE11_DATAENTRY_LEN_OFFSET          (0x130bc)
#define CMIC_SER1_RANGE12_DATAENTRY_LEN_OFFSET          (0x130cc)
#define CMIC_SER1_RANGE13_DATAENTRY_LEN_OFFSET          (0x130dc)
#define CMIC_SER1_RANGE14_DATAENTRY_LEN_OFFSET          (0x130ec)
#define CMIC_SER1_RANGE15_DATAENTRY_LEN_OFFSET          (0x130fc)
#define CMIC_SER1_RANGE16_DATAENTRY_LEN_OFFSET          (0x1310c)
#define CMIC_SER1_RANGE17_DATAENTRY_LEN_OFFSET          (0x1311c)
#define CMIC_SER1_RANGE18_DATAENTRY_LEN_OFFSET          (0x1312c)
#define CMIC_SER1_RANGE19_DATAENTRY_LEN_OFFSET          (0x1313c)
#define CMIC_SER1_RANGE1_DATAENTRY_LEN_OFFSET           (0x1301c)
#define CMIC_SER1_RANGE20_DATAENTRY_LEN_OFFSET          (0x1314c)
#define CMIC_SER1_RANGE21_DATAENTRY_LEN_OFFSET          (0x1315c)
#define CMIC_SER1_RANGE22_DATAENTRY_LEN_OFFSET          (0x1316c)
#define CMIC_SER1_RANGE23_DATAENTRY_LEN_OFFSET          (0x1317c)
#define CMIC_SER1_RANGE24_DATAENTRY_LEN_OFFSET          (0x1318c)
#define CMIC_SER1_RANGE25_DATAENTRY_LEN_OFFSET          (0x1319c)
#define CMIC_SER1_RANGE26_DATAENTRY_LEN_OFFSET          (0x131ac)
#define CMIC_SER1_RANGE27_DATAENTRY_LEN_OFFSET          (0x131bc)
#define CMIC_SER1_RANGE28_DATAENTRY_LEN_OFFSET          (0x131cc)
#define CMIC_SER1_RANGE29_DATAENTRY_LEN_OFFSET          (0x131dc)
#define CMIC_SER1_RANGE2_DATAENTRY_LEN_OFFSET           (0x1302c)
#define CMIC_SER1_RANGE30_DATAENTRY_LEN_OFFSET          (0x131ec)
#define CMIC_SER1_RANGE31_DATAENTRY_LEN_OFFSET          (0x131fc)
#define CMIC_SER1_RANGE3_DATAENTRY_LEN_OFFSET           (0x1303c)
#define CMIC_SER1_RANGE4_DATAENTRY_LEN_OFFSET           (0x1304c)
#define CMIC_SER1_RANGE5_DATAENTRY_LEN_OFFSET           (0x1305c)
#define CMIC_SER1_RANGE6_DATAENTRY_LEN_OFFSET           (0x1306c)
#define CMIC_SER1_RANGE7_DATAENTRY_LEN_OFFSET           (0x1307c)
#define CMIC_SER1_RANGE8_DATAENTRY_LEN_OFFSET           (0x1308c)
#define CMIC_SER1_RANGE9_DATAENTRY_LEN_OFFSET           (0x1309c)
#define CMIC_SER1_START_ADDR_0_OFFSET                   (0x13000)
#define CMIC_SER1_START_ADDR_1_OFFSET                   (0x13010)
#define CMIC_SER1_START_ADDR_10_OFFSET                  (0x130a0)
#define CMIC_SER1_START_ADDR_11_OFFSET                  (0x130b0)
#define CMIC_SER1_START_ADDR_12_OFFSET                  (0x130c0)
#define CMIC_SER1_START_ADDR_13_OFFSET                  (0x130d0)
#define CMIC_SER1_START_ADDR_14_OFFSET                  (0x130e0)
#define CMIC_SER1_START_ADDR_15_OFFSET                  (0x130f0)
#define CMIC_SER1_START_ADDR_16_OFFSET                  (0x13100)
#define CMIC_SER1_START_ADDR_17_OFFSET                  (0x13110)
#define CMIC_SER1_START_ADDR_18_OFFSET                  (0x13120)
#define CMIC_SER1_START_ADDR_19_OFFSET                  (0x13130)
#define CMIC_SER1_START_ADDR_2_OFFSET                   (0x13020)
#define CMIC_SER1_START_ADDR_20_OFFSET                  (0x13140)
#define CMIC_SER1_START_ADDR_21_OFFSET                  (0x13150)
#define CMIC_SER1_START_ADDR_22_OFFSET                  (0x13160)
#define CMIC_SER1_START_ADDR_23_OFFSET                  (0x13170)
#define CMIC_SER1_START_ADDR_24_OFFSET                  (0x13180)
#define CMIC_SER1_START_ADDR_25_OFFSET                  (0x13190)
#define CMIC_SER1_START_ADDR_26_OFFSET                  (0x131a0)
#define CMIC_SER1_START_ADDR_27_OFFSET                  (0x131b0)
#define CMIC_SER1_START_ADDR_28_OFFSET                  (0x131c0)
#define CMIC_SER1_START_ADDR_29_OFFSET                  (0x131d0)
#define CMIC_SER1_START_ADDR_3_OFFSET                   (0x13030)
#define CMIC_SER1_START_ADDR_30_OFFSET                  (0x131e0)
#define CMIC_SER1_START_ADDR_31_OFFSET                  (0x131f0)
#define CMIC_SER1_START_ADDR_4_OFFSET                   (0x13040)
#define CMIC_SER1_START_ADDR_5_OFFSET                   (0x13050)
#define CMIC_SER1_START_ADDR_6_OFFSET                   (0x13060)
#define CMIC_SER1_START_ADDR_7_OFFSET                   (0x13070)
#define CMIC_SER1_START_ADDR_8_OFFSET                   (0x13080)
#define CMIC_SER1_START_ADDR_9_OFFSET                   (0x13090)
#define CMIC_SER_END_ADDR_0_OFFSET                      (0x12004)
#define CMIC_SER_END_ADDR_1_OFFSET                      (0x12014)
#define CMIC_SER_END_ADDR_10_OFFSET                     (0x120a4)
#define CMIC_SER_END_ADDR_11_OFFSET                     (0x120b4)
#define CMIC_SER_END_ADDR_12_OFFSET                     (0x120c4)
#define CMIC_SER_END_ADDR_13_OFFSET                     (0x120d4)
#define CMIC_SER_END_ADDR_14_OFFSET                     (0x120e4)
#define CMIC_SER_END_ADDR_15_OFFSET                     (0x120f4)
#define CMIC_SER_END_ADDR_16_OFFSET                     (0x12104)
#define CMIC_SER_END_ADDR_17_OFFSET                     (0x12114)
#define CMIC_SER_END_ADDR_18_OFFSET                     (0x12124)
#define CMIC_SER_END_ADDR_19_OFFSET                     (0x12134)
#define CMIC_SER_END_ADDR_2_OFFSET                      (0x12024)
#define CMIC_SER_END_ADDR_20_OFFSET                     (0x12144)
#define CMIC_SER_END_ADDR_21_OFFSET                     (0x12154)
#define CMIC_SER_END_ADDR_22_OFFSET                     (0x12164)
#define CMIC_SER_END_ADDR_23_OFFSET                     (0x12174)
#define CMIC_SER_END_ADDR_24_OFFSET                     (0x12184)
#define CMIC_SER_END_ADDR_25_OFFSET                     (0x12194)
#define CMIC_SER_END_ADDR_26_OFFSET                     (0x121a4)
#define CMIC_SER_END_ADDR_27_OFFSET                     (0x121b4)
#define CMIC_SER_END_ADDR_28_OFFSET                     (0x121c4)
#define CMIC_SER_END_ADDR_29_OFFSET                     (0x121d4)
#define CMIC_SER_END_ADDR_3_OFFSET                      (0x12034)
#define CMIC_SER_END_ADDR_30_OFFSET                     (0x121e4)
#define CMIC_SER_END_ADDR_31_OFFSET                     (0x121f4)
#define CMIC_SER_END_ADDR_4_OFFSET                      (0x12044)
#define CMIC_SER_END_ADDR_5_OFFSET                      (0x12054)
#define CMIC_SER_END_ADDR_6_OFFSET                      (0x12064)
#define CMIC_SER_END_ADDR_7_OFFSET                      (0x12074)
#define CMIC_SER_END_ADDR_8_OFFSET                      (0x12084)
#define CMIC_SER_END_ADDR_9_OFFSET                      (0x12094)
#define CMIC_SER_FAIL_CNT_OFFSET                        (0x12200)
#define CMIC_SER_FAIL_ENTRY_OFFSET                      (0x12204)
#define CMIC_SER_INTERLEAVE_PARITY_OFFSET               (0x12214)
#define CMIC_SER_MEM_ADDR_OFFSET                        (0x1220c)
#define CMIC_SER_MEM_ADDR_0_OFFSET                      (0x12008)
#define CMIC_SER_MEM_ADDR_1_OFFSET                      (0x12018)
#define CMIC_SER_MEM_ADDR_10_OFFSET                     (0x120a8)
#define CMIC_SER_MEM_ADDR_11_OFFSET                     (0x120b8)
#define CMIC_SER_MEM_ADDR_12_OFFSET                     (0x120c8)
#define CMIC_SER_MEM_ADDR_13_OFFSET                     (0x120d8)
#define CMIC_SER_MEM_ADDR_14_OFFSET                     (0x120e8)
#define CMIC_SER_MEM_ADDR_15_OFFSET                     (0x120f8)
#define CMIC_SER_MEM_ADDR_16_OFFSET                     (0x12108)
#define CMIC_SER_MEM_ADDR_17_OFFSET                     (0x12118)
#define CMIC_SER_MEM_ADDR_18_OFFSET                     (0x12128)
#define CMIC_SER_MEM_ADDR_19_OFFSET                     (0x12138)
#define CMIC_SER_MEM_ADDR_2_OFFSET                      (0x12028)
#define CMIC_SER_MEM_ADDR_20_OFFSET                     (0x12148)
#define CMIC_SER_MEM_ADDR_21_OFFSET                     (0x12158)
#define CMIC_SER_MEM_ADDR_22_OFFSET                     (0x12168)
#define CMIC_SER_MEM_ADDR_23_OFFSET                     (0x12178)
#define CMIC_SER_MEM_ADDR_24_OFFSET                     (0x12188)
#define CMIC_SER_MEM_ADDR_25_OFFSET                     (0x12198)
#define CMIC_SER_MEM_ADDR_26_OFFSET                     (0x121a8)
#define CMIC_SER_MEM_ADDR_27_OFFSET                     (0x121b8)
#define CMIC_SER_MEM_ADDR_28_OFFSET                     (0x121c8)
#define CMIC_SER_MEM_ADDR_29_OFFSET                     (0x121d8)
#define CMIC_SER_MEM_ADDR_3_OFFSET                      (0x12038)
#define CMIC_SER_MEM_ADDR_30_OFFSET                     (0x121e8)
#define CMIC_SER_MEM_ADDR_31_OFFSET                     (0x121f8)
#define CMIC_SER_MEM_ADDR_4_OFFSET                      (0x12048)
#define CMIC_SER_MEM_ADDR_5_OFFSET                      (0x12058)
#define CMIC_SER_MEM_ADDR_6_OFFSET                      (0x12068)
#define CMIC_SER_MEM_ADDR_7_OFFSET                      (0x12078)
#define CMIC_SER_MEM_ADDR_8_OFFSET                      (0x12088)
#define CMIC_SER_MEM_ADDR_9_OFFSET                      (0x12098)
#define CMIC_SER_MEM_DATA_OFFSET                        (0x12208)
#define CMIC_SER_PARITY_MODE_SEL_15_0_OFFSET            (0x12218)
#define CMIC_SER_PARITY_MODE_SEL_31_16_OFFSET           (0x1221c)
#define CMIC_SER_POWER_DOWN_MEM_LOWER_OFFSET            (0x12220)
#define CMIC_SER_POWER_DOWN_MEM_UPPER_OFFSET            (0x12224)
#define CMIC_SER_PROTECT_ADDR_RANGE_VALID_OFFSET        (0x12210)
#define CMIC_SER_RANGE0_DATAENTRY_LEN_OFFSET            (0x1200c)
#define CMIC_SER_RANGE10_DATAENTRY_LEN_OFFSET           (0x120ac)
#define CMIC_SER_RANGE11_DATAENTRY_LEN_OFFSET           (0x120bc)
#define CMIC_SER_RANGE12_DATAENTRY_LEN_OFFSET           (0x120cc)
#define CMIC_SER_RANGE13_DATAENTRY_LEN_OFFSET           (0x120dc)
#define CMIC_SER_RANGE14_DATAENTRY_LEN_OFFSET           (0x120ec)
#define CMIC_SER_RANGE15_DATAENTRY_LEN_OFFSET           (0x120fc)
#define CMIC_SER_RANGE16_DATAENTRY_LEN_OFFSET           (0x1210c)
#define CMIC_SER_RANGE17_DATAENTRY_LEN_OFFSET           (0x1211c)
#define CMIC_SER_RANGE18_DATAENTRY_LEN_OFFSET           (0x1212c)
#define CMIC_SER_RANGE19_DATAENTRY_LEN_OFFSET           (0x1213c)
#define CMIC_SER_RANGE1_DATAENTRY_LEN_OFFSET            (0x1201c)
#define CMIC_SER_RANGE20_DATAENTRY_LEN_OFFSET           (0x1214c)
#define CMIC_SER_RANGE21_DATAENTRY_LEN_OFFSET           (0x1215c)
#define CMIC_SER_RANGE22_DATAENTRY_LEN_OFFSET           (0x1216c)
#define CMIC_SER_RANGE23_DATAENTRY_LEN_OFFSET           (0x1217c)
#define CMIC_SER_RANGE24_DATAENTRY_LEN_OFFSET           (0x1218c)
#define CMIC_SER_RANGE25_DATAENTRY_LEN_OFFSET           (0x1219c)
#define CMIC_SER_RANGE26_DATAENTRY_LEN_OFFSET           (0x121ac)
#define CMIC_SER_RANGE27_DATAENTRY_LEN_OFFSET           (0x121bc)
#define CMIC_SER_RANGE28_DATAENTRY_LEN_OFFSET           (0x121cc)
#define CMIC_SER_RANGE29_DATAENTRY_LEN_OFFSET           (0x121dc)
#define CMIC_SER_RANGE2_DATAENTRY_LEN_OFFSET            (0x1202c)
#define CMIC_SER_RANGE30_DATAENTRY_LEN_OFFSET           (0x121ec)
#define CMIC_SER_RANGE31_DATAENTRY_LEN_OFFSET           (0x121fc)
#define CMIC_SER_RANGE3_DATAENTRY_LEN_OFFSET            (0x1203c)
#define CMIC_SER_RANGE4_DATAENTRY_LEN_OFFSET            (0x1204c)
#define CMIC_SER_RANGE5_DATAENTRY_LEN_OFFSET            (0x1205c)
#define CMIC_SER_RANGE6_DATAENTRY_LEN_OFFSET            (0x1206c)
#define CMIC_SER_RANGE7_DATAENTRY_LEN_OFFSET            (0x1207c)
#define CMIC_SER_RANGE8_DATAENTRY_LEN_OFFSET            (0x1208c)
#define CMIC_SER_RANGE9_DATAENTRY_LEN_OFFSET            (0x1209c)
#define CMIC_SER_START_ADDR_0_OFFSET                    (0x12000)
#define CMIC_SER_START_ADDR_1_OFFSET                    (0x12010)
#define CMIC_SER_START_ADDR_10_OFFSET                   (0x120a0)
#define CMIC_SER_START_ADDR_11_OFFSET                   (0x120b0)
#define CMIC_SER_START_ADDR_12_OFFSET                   (0x120c0)
#define CMIC_SER_START_ADDR_13_OFFSET                   (0x120d0)
#define CMIC_SER_START_ADDR_14_OFFSET                   (0x120e0)
#define CMIC_SER_START_ADDR_15_OFFSET                   (0x120f0)
#define CMIC_SER_START_ADDR_16_OFFSET                   (0x12100)
#define CMIC_SER_START_ADDR_17_OFFSET                   (0x12110)
#define CMIC_SER_START_ADDR_18_OFFSET                   (0x12120)
#define CMIC_SER_START_ADDR_19_OFFSET                   (0x12130)
#define CMIC_SER_START_ADDR_2_OFFSET                    (0x12020)
#define CMIC_SER_START_ADDR_20_OFFSET                   (0x12140)
#define CMIC_SER_START_ADDR_21_OFFSET                   (0x12150)
#define CMIC_SER_START_ADDR_22_OFFSET                   (0x12160)
#define CMIC_SER_START_ADDR_23_OFFSET                   (0x12170)
#define CMIC_SER_START_ADDR_24_OFFSET                   (0x12180)
#define CMIC_SER_START_ADDR_25_OFFSET                   (0x12190)
#define CMIC_SER_START_ADDR_26_OFFSET                   (0x121a0)
#define CMIC_SER_START_ADDR_27_OFFSET                   (0x121b0)
#define CMIC_SER_START_ADDR_28_OFFSET                   (0x121c0)
#define CMIC_SER_START_ADDR_29_OFFSET                   (0x121d0)
#define CMIC_SER_START_ADDR_3_OFFSET                    (0x12030)
#define CMIC_SER_START_ADDR_30_OFFSET                   (0x121e0)
#define CMIC_SER_START_ADDR_31_OFFSET                   (0x121f0)
#define CMIC_SER_START_ADDR_4_OFFSET                    (0x12040)
#define CMIC_SER_START_ADDR_5_OFFSET                    (0x12050)
#define CMIC_SER_START_ADDR_6_OFFSET                    (0x12060)
#define CMIC_SER_START_ADDR_7_OFFSET                    (0x12070)
#define CMIC_SER_START_ADDR_8_OFFSET                    (0x12080)
#define CMIC_SER_START_ADDR_9_OFFSET                    (0x12090)
#define CMIC_SRAM_TM0_CONTROL_OFFSET                    (0x10188)
#define CMIC_SRAM_TM1_CONTROL_OFFSET                    (0x1018c)
#define CMIC_SRAM_TM2_CONTROL_OFFSET                    (0x10190)
#define CMIC_SRAM_TM3_CONTROL_OFFSET                    (0x101a0)
#define CMIC_STAT_DMA_BLKNUM_MAP_14_10_OFFSET           (0x100cc)
#define CMIC_STAT_DMA_BLKNUM_MAP_19_15_OFFSET           (0x100d0)
#define CMIC_STAT_DMA_BLKNUM_MAP_24_20_OFFSET           (0x100d4)
#define CMIC_STAT_DMA_BLKNUM_MAP_29_25_OFFSET           (0x100d8)
#define CMIC_STAT_DMA_BLKNUM_MAP_34_30_OFFSET           (0x100dc)
#define CMIC_STAT_DMA_BLKNUM_MAP_39_35_OFFSET           (0x100e0)
#define CMIC_STAT_DMA_BLKNUM_MAP_44_40_OFFSET           (0x100e4)
#define CMIC_STAT_DMA_BLKNUM_MAP_49_45_OFFSET           (0x100e8)
#define CMIC_STAT_DMA_BLKNUM_MAP_4_0_OFFSET             (0x100c4)
#define CMIC_STAT_DMA_BLKNUM_MAP_54_50_OFFSET           (0x100ec)
#define CMIC_STAT_DMA_BLKNUM_MAP_59_55_OFFSET           (0x100f0)
#define CMIC_STAT_DMA_BLKNUM_MAP_64_60_OFFSET           (0x100f4)
#define CMIC_STAT_DMA_BLKNUM_MAP_69_65_OFFSET           (0x100f8)
#define CMIC_STAT_DMA_BLKNUM_MAP_74_70_OFFSET           (0x100fc)
#define CMIC_STAT_DMA_BLKNUM_MAP_79_75_OFFSET           (0x10100)
#define CMIC_STAT_DMA_BLKNUM_MAP_84_80_OFFSET           (0x10104)
#define CMIC_STAT_DMA_BLKNUM_MAP_89_85_OFFSET           (0x10108)
#define CMIC_STAT_DMA_BLKNUM_MAP_94_90_OFFSET           (0x1010c)
#define CMIC_STAT_DMA_BLKNUM_MAP_95_OFFSET              (0x10110)
#define CMIC_STAT_DMA_BLKNUM_MAP_9_5_OFFSET             (0x100c8)
#define CMIC_STAT_DMA_EGR_STATS_CFG_OFFSET              (0x10118)
#define CMIC_STAT_DMA_ING_STATS_CFG_OFFSET              (0x10114)
#define CMIC_STAT_DMA_MAC_STATS_CFG_OFFSET              (0x1011c)
#define CMIC_STAT_DMA_PORTNUM_MAP_11_8_OFFSET           (0x10128)
#define CMIC_STAT_DMA_PORTNUM_MAP_15_12_OFFSET          (0x1012c)
#define CMIC_STAT_DMA_PORTNUM_MAP_19_16_OFFSET          (0x10130)
#define CMIC_STAT_DMA_PORTNUM_MAP_23_20_OFFSET          (0x10134)
#define CMIC_STAT_DMA_PORTNUM_MAP_27_24_OFFSET          (0x10138)
#define CMIC_STAT_DMA_PORTNUM_MAP_31_28_OFFSET          (0x1013c)
#define CMIC_STAT_DMA_PORTNUM_MAP_35_32_OFFSET          (0x10140)
#define CMIC_STAT_DMA_PORTNUM_MAP_39_36_OFFSET          (0x10144)
#define CMIC_STAT_DMA_PORTNUM_MAP_3_0_OFFSET            (0x10120)
#define CMIC_STAT_DMA_PORTNUM_MAP_43_40_OFFSET          (0x10148)
#define CMIC_STAT_DMA_PORTNUM_MAP_47_44_OFFSET          (0x1014c)
#define CMIC_STAT_DMA_PORTNUM_MAP_51_48_OFFSET          (0x10150)
#define CMIC_STAT_DMA_PORTNUM_MAP_55_52_OFFSET          (0x10154)
#define CMIC_STAT_DMA_PORTNUM_MAP_59_56_OFFSET          (0x10158)
#define CMIC_STAT_DMA_PORTNUM_MAP_63_60_OFFSET          (0x1015c)
#define CMIC_STAT_DMA_PORTNUM_MAP_67_64_OFFSET          (0x10160)
#define CMIC_STAT_DMA_PORTNUM_MAP_71_68_OFFSET          (0x10164)
#define CMIC_STAT_DMA_PORTNUM_MAP_75_72_OFFSET          (0x10168)
#define CMIC_STAT_DMA_PORTNUM_MAP_79_76_OFFSET          (0x1016c)
#define CMIC_STAT_DMA_PORTNUM_MAP_7_4_OFFSET            (0x10124)
#define CMIC_STAT_DMA_PORTNUM_MAP_83_80_OFFSET          (0x10170)
#define CMIC_STAT_DMA_PORTNUM_MAP_87_84_OFFSET          (0x10174)
#define CMIC_STAT_DMA_PORTNUM_MAP_91_88_OFFSET          (0x10178)
#define CMIC_STAT_DMA_PORTNUM_MAP_95_92_OFFSET          (0x1017c)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_0_OFFSET            (0x100b8)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_1_OFFSET            (0x100bc)
#define CMIC_STAT_DMA_PORT_TYPE_MAP_2_OFFSET            (0x100c0)
#define CMIC_SW_RST_OFFSET                              (0x1021c)
#define CMIC_TIM0_TIMER1BGLOAD_OFFSET                   (0x24018)
#define CMIC_TIM0_TIMER1CONTROL_OFFSET                  (0x24008)
#define CMIC_TIM0_TIMER1INTCLR_OFFSET                   (0x2400c)
#define CMIC_TIM0_TIMER1LOAD_OFFSET                     (0x24000)
#define CMIC_TIM0_TIMER1MIS_OFFSET                      (0x24014)
#define CMIC_TIM0_TIMER1RIS_OFFSET                      (0x24010)
#define CMIC_TIM0_TIMER1VALUE_OFFSET                    (0x24004)
#define CMIC_TIM0_TIMER2BGLOAD_OFFSET                   (0x24038)
#define CMIC_TIM0_TIMER2CONTROL_OFFSET                  (0x24028)
#define CMIC_TIM0_TIMER2INTCLR_OFFSET                   (0x2402c)
#define CMIC_TIM0_TIMER2LOAD_OFFSET                     (0x24020)
#define CMIC_TIM0_TIMER2MIS_OFFSET                      (0x24034)
#define CMIC_TIM0_TIMER2RIS_OFFSET                      (0x24030)
#define CMIC_TIM0_TIMER2VALUE_OFFSET                    (0x24024)
#define CMIC_TIM0_TIMERITCR_OFFSET                      (0x24f00)
#define CMIC_TIM0_TIMERITOP_OFFSET                      (0x24f04)
#define CMIC_TIM0_TIMERPCELLID0_OFFSET                  (0x24ff0)
#define CMIC_TIM0_TIMERPCELLID1_OFFSET                  (0x24ff4)
#define CMIC_TIM0_TIMERPCELLID2_OFFSET                  (0x24ff8)
#define CMIC_TIM0_TIMERPCELLID3_OFFSET                  (0x24ffc)
#define CMIC_TIM0_TIMERPERIPHID0_OFFSET                 (0x24fe0)
#define CMIC_TIM0_TIMERPERIPHID1_OFFSET                 (0x24fe4)
#define CMIC_TIM0_TIMERPERIPHID2_OFFSET                 (0x24fe8)
#define CMIC_TIM0_TIMERPERIPHID3_OFFSET                 (0x24fec)
#define CMIC_TIM1_TIMER1BGLOAD_OFFSET                   (0x26018)
#define CMIC_TIM1_TIMER1CONTROL_OFFSET                  (0x26008)
#define CMIC_TIM1_TIMER1INTCLR_OFFSET                   (0x2600c)
#define CMIC_TIM1_TIMER1LOAD_OFFSET                     (0x26000)
#define CMIC_TIM1_TIMER1MIS_OFFSET                      (0x26014)
#define CMIC_TIM1_TIMER1RIS_OFFSET                      (0x26010)
#define CMIC_TIM1_TIMER1VALUE_OFFSET                    (0x26004)
#define CMIC_TIM1_TIMER2BGLOAD_OFFSET                   (0x26038)
#define CMIC_TIM1_TIMER2CONTROL_OFFSET                  (0x26028)
#define CMIC_TIM1_TIMER2INTCLR_OFFSET                   (0x2602c)
#define CMIC_TIM1_TIMER2LOAD_OFFSET                     (0x26020)
#define CMIC_TIM1_TIMER2MIS_OFFSET                      (0x26034)
#define CMIC_TIM1_TIMER2RIS_OFFSET                      (0x26030)
#define CMIC_TIM1_TIMER2VALUE_OFFSET                    (0x26024)
#define CMIC_TIM1_TIMERITCR_OFFSET                      (0x26f00)
#define CMIC_TIM1_TIMERITOP_OFFSET                      (0x26f04)
#define CMIC_TIM1_TIMERPCELLID0_OFFSET                  (0x26ff0)
#define CMIC_TIM1_TIMERPCELLID1_OFFSET                  (0x26ff4)
#define CMIC_TIM1_TIMERPCELLID2_OFFSET                  (0x26ff8)
#define CMIC_TIM1_TIMERPCELLID3_OFFSET                  (0x26ffc)
#define CMIC_TIM1_TIMERPERIPHID0_OFFSET                 (0x26fe0)
#define CMIC_TIM1_TIMERPERIPHID1_OFFSET                 (0x26fe4)
#define CMIC_TIM1_TIMERPERIPHID2_OFFSET                 (0x26fe8)
#define CMIC_TIM1_TIMERPERIPHID3_OFFSET                 (0x26fec)
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL_OFFSET  (0x10900)
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL_OFFSET  (0x10904)
#define CMIC_TIMESYNC_CAPTURE_STATUS_1_OFFSET           (0x1090c)
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1_OFFSET       (0x10910)
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECT_OFFSET      (0x10600)
#define CMIC_TIMESYNC_FIFO_STATUS_OFFSET                (0x1063c)
#define CMIC_TIMESYNC_GPIO_0_CTRL_OFFSET                (0x10640)
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_OFFSET     (0x1064c)
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR_OFFSET       (0x10658)
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_OFFSET       (0x10644)
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_OFFSET  (0x10650)
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER_OFFSET  (0x10654)
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL_OFFSET       (0x10648)
#define CMIC_TIMESYNC_GPIO_1_CTRL_OFFSET                (0x1065c)
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL_OFFSET     (0x10668)
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR_OFFSET       (0x10674)
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE_OFFSET       (0x10660)
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER_OFFSET  (0x1066c)
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER_OFFSET  (0x10670)
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL_OFFSET       (0x10664)
#define CMIC_TIMESYNC_GPIO_2_CTRL_OFFSET                (0x10678)
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL_OFFSET     (0x10684)
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR_OFFSET       (0x10690)
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE_OFFSET       (0x1067c)
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER_OFFSET  (0x10688)
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER_OFFSET  (0x1068c)
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL_OFFSET       (0x10680)
#define CMIC_TIMESYNC_GPIO_3_CTRL_OFFSET                (0x10694)
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL_OFFSET     (0x106a0)
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR_OFFSET       (0x106ac)
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE_OFFSET       (0x10698)
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER_OFFSET  (0x106a4)
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER_OFFSET  (0x106a8)
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL_OFFSET       (0x1069c)
#define CMIC_TIMESYNC_GPIO_4_CTRL_OFFSET                (0x106b0)
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL_OFFSET     (0x106bc)
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR_OFFSET       (0x106c8)
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE_OFFSET       (0x106b4)
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER_OFFSET  (0x106c0)
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER_OFFSET  (0x106c4)
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL_OFFSET       (0x106b8)
#define CMIC_TIMESYNC_GPIO_5_CTRL_OFFSET                (0x106cc)
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL_OFFSET     (0x106d8)
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR_OFFSET       (0x106e4)
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE_OFFSET       (0x106d0)
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER_OFFSET  (0x106dc)
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER_OFFSET  (0x106e0)
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL_OFFSET       (0x106d4)
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER_OFFSET   (0x1062c)
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER_OFFSET   (0x10630)
#define CMIC_TIMESYNC_INTERRUPT_CLR_OFFSET              (0x1091c)
#define CMIC_TIMESYNC_INTERRUPT_ENABLE_OFFSET           (0x10914)
#define CMIC_TIMESYNC_INTERRUPT_STATUS_OFFSET           (0x10918)
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL_OFFSET      (0x106e8)
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL_OFFSET      (0x106ec)
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL_OFFSET      (0x106f0)
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL_OFFSET      (0x106f4)
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL_OFFSET      (0x106f8)
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROL_OFFSET       (0x10908)
#define CMIC_TIMESYNC_TIME_CAPTURE_MODE_OFFSET          (0x10624)
#define CMIC_TIMESYNC_TM_OFFSET                         (0x10920)
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLE_OFFSET         (0x10604)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC_OFFSET         (0x10608)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER_OFFSET        (0x1060c)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER_OFFSET        (0x10610)
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLE_OFFSET         (0x10614)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC_OFFSET         (0x10618)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER_OFFSET        (0x1061c)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER_OFFSET        (0x10620)
#define CMIC_TS_CAPTURE_STATUS_OFFSET                   (0x10414)
#define CMIC_TS_CAPTURE_STATUS_CLR_OFFSET               (0x10418)
#define CMIC_TS_FIFO_STATUS_OFFSET                      (0x1041c)
#define CMIC_TS_FREQ_CTRL_LOWER_OFFSET                  (0x10400)
#define CMIC_TS_FREQ_CTRL_UPPER_OFFSET                  (0x10404)
#define CMIC_TS_GPIO_1_CTRL_OFFSET                      (0x10420)
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_OFFSET           (0x10428)
#define CMIC_TS_GPIO_1_OUTPUT_ENABLE_OFFSET             (0x10478)
#define CMIC_TS_GPIO_1_PHASE_ADJUST_OFFSET              (0x1047c)
#define CMIC_TS_GPIO_1_UP_EVENT_CTRL_OFFSET             (0x10424)
#define CMIC_TS_GPIO_2_CTRL_OFFSET                      (0x1042c)
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRL_OFFSET           (0x10434)
#define CMIC_TS_GPIO_2_OUTPUT_ENABLE_OFFSET             (0x10480)
#define CMIC_TS_GPIO_2_PHASE_ADJUST_OFFSET              (0x10484)
#define CMIC_TS_GPIO_2_UP_EVENT_CTRL_OFFSET             (0x10430)
#define CMIC_TS_GPIO_3_CTRL_OFFSET                      (0x10438)
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRL_OFFSET           (0x10440)
#define CMIC_TS_GPIO_3_OUTPUT_ENABLE_OFFSET             (0x10488)
#define CMIC_TS_GPIO_3_PHASE_ADJUST_OFFSET              (0x1048c)
#define CMIC_TS_GPIO_3_UP_EVENT_CTRL_OFFSET             (0x1043c)
#define CMIC_TS_GPIO_4_CTRL_OFFSET                      (0x10444)
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRL_OFFSET           (0x1044c)
#define CMIC_TS_GPIO_4_OUTPUT_ENABLE_OFFSET             (0x10490)
#define CMIC_TS_GPIO_4_PHASE_ADJUST_OFFSET              (0x10494)
#define CMIC_TS_GPIO_4_UP_EVENT_CTRL_OFFSET             (0x10448)
#define CMIC_TS_GPIO_5_CTRL_OFFSET                      (0x10450)
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRL_OFFSET           (0x10458)
#define CMIC_TS_GPIO_5_OUTPUT_ENABLE_OFFSET             (0x10498)
#define CMIC_TS_GPIO_5_PHASE_ADJUST_OFFSET              (0x1049c)
#define CMIC_TS_GPIO_5_UP_EVENT_CTRL_OFFSET             (0x10454)
#define CMIC_TS_GPIO_6_CTRL_OFFSET                      (0x1045c)
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRL_OFFSET           (0x10464)
#define CMIC_TS_GPIO_6_OUTPUT_ENABLE_OFFSET             (0x104a0)
#define CMIC_TS_GPIO_6_PHASE_ADJUST_OFFSET              (0x104a4)
#define CMIC_TS_GPIO_6_UP_EVENT_CTRL_OFFSET             (0x10460)
#define CMIC_TS_INPUT_TIME_FIFO_ID_OFFSET               (0x10410)
#define CMIC_TS_INPUT_TIME_FIFO_TS_OFFSET               (0x1040c)
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_OFFSET     (0x1046c)
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL_OFFSET  (0x10468)
#define CMIC_TS_LCPLL_CLK_COUNT_CTRL_OFFSET             (0x10470)
#define CMIC_TS_TIME_CAPTURE_CTRL_OFFSET                (0x10408)
#define CMIC_TXBUF_CMC0_PKT_CNT_OFFSET                  (0x1b010)
#define CMIC_TXBUF_CMC1_PKT_CNT_OFFSET                  (0x1b014)
#define CMIC_TXBUF_CMC2_PKT_CNT_OFFSET                  (0x1b018)
#define CMIC_TXBUF_CONFIG_OFFSET                        (0x1b034)
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET     (0x1b030)
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET      (0x1b028)
#define CMIC_TXBUF_DATABUF_TM_0_OFFSET                  (0x1b044)
#define CMIC_TXBUF_DATABUF_TM_1_OFFSET                  (0x1b048)
#define CMIC_TXBUF_DEBUG_OFFSET                         (0x1b01c)
#define CMIC_TXBUF_ECCERR_CONTROL_OFFSET                (0x1b040)
#define CMIC_TXBUF_IPINTF_BUF_DEPTH_OFFSET              (0x1b024)
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_OFFSET      (0x1b02c)
#define CMIC_TXBUF_MAX_BUF_LIMITS_OFFSET                (0x1b000)
#define CMIC_TXBUF_MHDRBUF_TM_0_OFFSET                  (0x1b04c)
#define CMIC_TXBUF_MIN_BUF_LIMITS_OFFSET                (0x1b004)
#define CMIC_TXBUF_RPE_PKT_CNT_OFFSET                   (0x1b00c)
#define CMIC_TXBUF_STAT_OFFSET                          (0x1b038)
#define CMIC_TXBUF_STAT_CLR_OFFSET                      (0x1b03c)
#define CMIC_UART0_CPR_OFFSET                           (0x30f4)
#define CMIC_UART0_CTR_OFFSET                           (0x30fc)
#define CMIC_UART0_DLH_IER_OFFSET                       (0x3004)
#define CMIC_UART0_DMASA_OFFSET                         (0x30a8)
#define CMIC_UART0_FAR_OFFSET                           (0x3070)
#define CMIC_UART0_HTX_OFFSET                           (0x30a4)
#define CMIC_UART0_IIR_FCR_OFFSET                       (0x3008)
#define CMIC_UART0_LCR_OFFSET                           (0x300c)
#define CMIC_UART0_LPDLH_OFFSET                         (0x3024)
#define CMIC_UART0_LPDLL_OFFSET                         (0x3020)
#define CMIC_UART0_LSR_OFFSET                           (0x3014)
#define CMIC_UART0_MCR_OFFSET                           (0x3010)
#define CMIC_UART0_MSR_OFFSET                           (0x3018)
#define CMIC_UART0_RBR_THR_DLL_OFFSET                   (0x3000)
#define CMIC_UART0_RFL_OFFSET                           (0x3084)
#define CMIC_UART0_RFW_OFFSET                           (0x3078)
#define CMIC_UART0_SBCR_OFFSET                          (0x3090)
#define CMIC_UART0_SCR_OFFSET                           (0x301c)
#define CMIC_UART0_SDMAM_OFFSET                         (0x3094)
#define CMIC_UART0_SFE_OFFSET                           (0x3098)
#define CMIC_UART0_SRBR_STHR_OFFSET                     (0x3030)
#define CMIC_UART0_SRR_OFFSET                           (0x3088)
#define CMIC_UART0_SRT_OFFSET                           (0x309c)
#define CMIC_UART0_SRTS_OFFSET                          (0x308c)
#define CMIC_UART0_STET_OFFSET                          (0x30a0)
#define CMIC_UART0_TFL_OFFSET                           (0x3080)
#define CMIC_UART0_TFR_OFFSET                           (0x3074)
#define CMIC_UART0_UCV_OFFSET                           (0x30f8)
#define CMIC_UART0_USR_OFFSET                           (0x307c)
#define CMIC_UART1_CPR_OFFSET                           (0x40f4)
#define CMIC_UART1_CTR_OFFSET                           (0x40fc)
#define CMIC_UART1_DLH_IER_OFFSET                       (0x4004)
#define CMIC_UART1_DMASA_OFFSET                         (0x40a8)
#define CMIC_UART1_FAR_OFFSET                           (0x4070)
#define CMIC_UART1_HTX_OFFSET                           (0x40a4)
#define CMIC_UART1_IIR_FCR_OFFSET                       (0x4008)
#define CMIC_UART1_LCR_OFFSET                           (0x400c)
#define CMIC_UART1_LPDLH_OFFSET                         (0x4024)
#define CMIC_UART1_LPDLL_OFFSET                         (0x4020)
#define CMIC_UART1_LSR_OFFSET                           (0x4014)
#define CMIC_UART1_MCR_OFFSET                           (0x4010)
#define CMIC_UART1_MSR_OFFSET                           (0x4018)
#define CMIC_UART1_RBR_THR_DLL_OFFSET                   (0x4000)
#define CMIC_UART1_RFL_OFFSET                           (0x4084)
#define CMIC_UART1_RFW_OFFSET                           (0x4078)
#define CMIC_UART1_SBCR_OFFSET                          (0x4090)
#define CMIC_UART1_SCR_OFFSET                           (0x401c)
#define CMIC_UART1_SDMAM_OFFSET                         (0x4094)
#define CMIC_UART1_SFE_OFFSET                           (0x4098)
#define CMIC_UART1_SRBR_STHR_OFFSET                     (0x4030)
#define CMIC_UART1_SRR_OFFSET                           (0x4088)
#define CMIC_UART1_SRT_OFFSET                           (0x409c)
#define CMIC_UART1_SRTS_OFFSET                          (0x408c)
#define CMIC_UART1_STET_OFFSET                          (0x40a0)
#define CMIC_UART1_TFL_OFFSET                           (0x4080)
#define CMIC_UART1_TFR_OFFSET                           (0x4074)
#define CMIC_UART1_UCV_OFFSET                           (0x40f8)
#define CMIC_UART1_USR_OFFSET                           (0x407c)
#define CMIC_UC0_CONFIG_OFFSET                          (0x1020c)
#define CMIC_UC1_CONFIG_OFFSET                          (0x10210)
#define MSPI_CDRAM_00_OFFSET                            (0x1640)
#define MSPI_CDRAM_01_OFFSET                            (0x1644)
#define MSPI_CDRAM_02_OFFSET                            (0x1648)
#define MSPI_CDRAM_03_OFFSET                            (0x164c)
#define MSPI_CDRAM_04_OFFSET                            (0x1650)
#define MSPI_CDRAM_05_OFFSET                            (0x1654)
#define MSPI_CDRAM_06_OFFSET                            (0x1658)
#define MSPI_CDRAM_07_OFFSET                            (0x165c)
#define MSPI_CDRAM_08_OFFSET                            (0x1660)
#define MSPI_CDRAM_09_OFFSET                            (0x1664)
#define MSPI_CDRAM_10_OFFSET                            (0x1668)
#define MSPI_CDRAM_11_OFFSET                            (0x166c)
#define MSPI_CDRAM_12_OFFSET                            (0x1670)
#define MSPI_CDRAM_13_OFFSET                            (0x1674)
#define MSPI_CDRAM_14_OFFSET                            (0x1678)
#define MSPI_CDRAM_15_OFFSET                            (0x167c)
#define MSPI_CPTQP_OFFSET                               (0x1524)
#define MSPI_ENDQP_OFFSET                               (0x1514)
#define MSPI_NEWQP_OFFSET                               (0x1510)
#define MSPI_RXRAM_00_OFFSET                            (0x15c0)
#define MSPI_RXRAM_01_OFFSET                            (0x15c4)
#define MSPI_RXRAM_02_OFFSET                            (0x15c8)
#define MSPI_RXRAM_03_OFFSET                            (0x15cc)
#define MSPI_RXRAM_04_OFFSET                            (0x15d0)
#define MSPI_RXRAM_05_OFFSET                            (0x15d4)
#define MSPI_RXRAM_06_OFFSET                            (0x15d8)
#define MSPI_RXRAM_07_OFFSET                            (0x15dc)
#define MSPI_RXRAM_08_OFFSET                            (0x15e0)
#define MSPI_RXRAM_09_OFFSET                            (0x15e4)
#define MSPI_RXRAM_10_OFFSET                            (0x15e8)
#define MSPI_RXRAM_11_OFFSET                            (0x15ec)
#define MSPI_RXRAM_12_OFFSET                            (0x15f0)
#define MSPI_RXRAM_13_OFFSET                            (0x15f4)
#define MSPI_RXRAM_14_OFFSET                            (0x15f8)
#define MSPI_RXRAM_15_OFFSET                            (0x15fc)
#define MSPI_RXRAM_16_OFFSET                            (0x1600)
#define MSPI_RXRAM_17_OFFSET                            (0x1604)
#define MSPI_RXRAM_18_OFFSET                            (0x1608)
#define MSPI_RXRAM_19_OFFSET                            (0x160c)
#define MSPI_RXRAM_20_OFFSET                            (0x1610)
#define MSPI_RXRAM_21_OFFSET                            (0x1614)
#define MSPI_RXRAM_22_OFFSET                            (0x1618)
#define MSPI_RXRAM_23_OFFSET                            (0x161c)
#define MSPI_RXRAM_24_OFFSET                            (0x1620)
#define MSPI_RXRAM_25_OFFSET                            (0x1624)
#define MSPI_RXRAM_26_OFFSET                            (0x1628)
#define MSPI_RXRAM_27_OFFSET                            (0x162c)
#define MSPI_RXRAM_28_OFFSET                            (0x1630)
#define MSPI_RXRAM_29_OFFSET                            (0x1634)
#define MSPI_RXRAM_30_OFFSET                            (0x1638)
#define MSPI_RXRAM_31_OFFSET                            (0x163c)
#define MSPI_SPCR0_LSB_OFFSET                           (0x1500)
#define MSPI_SPCR0_MSB_OFFSET                           (0x1504)
#define MSPI_SPCR1_LSB_OFFSET                           (0x1508)
#define MSPI_SPCR1_MSB_OFFSET                           (0x150c)
#define MSPI_SPCR2_OFFSET                               (0x1518)
#define MSPI_STATUS_OFFSET                              (0x1520)
#define MSPI_TXRAM_00_OFFSET                            (0x1540)
#define MSPI_TXRAM_01_OFFSET                            (0x1544)
#define MSPI_TXRAM_02_OFFSET                            (0x1548)
#define MSPI_TXRAM_03_OFFSET                            (0x154c)
#define MSPI_TXRAM_04_OFFSET                            (0x1550)
#define MSPI_TXRAM_05_OFFSET                            (0x1554)
#define MSPI_TXRAM_06_OFFSET                            (0x1558)
#define MSPI_TXRAM_07_OFFSET                            (0x155c)
#define MSPI_TXRAM_08_OFFSET                            (0x1560)
#define MSPI_TXRAM_09_OFFSET                            (0x1564)
#define MSPI_TXRAM_10_OFFSET                            (0x1568)
#define MSPI_TXRAM_11_OFFSET                            (0x156c)
#define MSPI_TXRAM_12_OFFSET                            (0x1570)
#define MSPI_TXRAM_13_OFFSET                            (0x1574)
#define MSPI_TXRAM_14_OFFSET                            (0x1578)
#define MSPI_TXRAM_15_OFFSET                            (0x157c)
#define MSPI_TXRAM_16_OFFSET                            (0x1580)
#define MSPI_TXRAM_17_OFFSET                            (0x1584)
#define MSPI_TXRAM_18_OFFSET                            (0x1588)
#define MSPI_TXRAM_19_OFFSET                            (0x158c)
#define MSPI_TXRAM_20_OFFSET                            (0x1590)
#define MSPI_TXRAM_21_OFFSET                            (0x1594)
#define MSPI_TXRAM_22_OFFSET                            (0x1598)
#define MSPI_TXRAM_23_OFFSET                            (0x159c)
#define MSPI_TXRAM_24_OFFSET                            (0x15a0)
#define MSPI_TXRAM_25_OFFSET                            (0x15a4)
#define MSPI_TXRAM_26_OFFSET                            (0x15a8)
#define MSPI_TXRAM_27_OFFSET                            (0x15ac)
#define MSPI_TXRAM_28_OFFSET                            (0x15b0)
#define MSPI_TXRAM_29_OFFSET                            (0x15b4)
#define MSPI_TXRAM_30_OFFSET                            (0x15b8)
#define MSPI_TXRAM_31_OFFSET                            (0x15bc)
#define PCIE_RST_CONTROL_OFFSET                         (0x10230)
#define SMBUS_TIMING_CONFIG_2_OFFSET                    (0xb0)
