$date
  Tue Dec 26 12:10:50 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dff_tb $end
$var reg 1 ! clock $end
$var reg 1 " q $end
$var reg 1 # d $end
$var reg 1 $ qbar $end
$scope module uut $end
$var reg 1 % clock $end
$var reg 1 & d $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
0#
U$
0%
0&
U'
U(
#10000000
1!
0"
1$
1%
0'
1(
#20000000
0!
1#
0%
1&
#30000000
1!
1"
0$
1%
1'
0(
#40000000
