{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746130836857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746130836857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  1 16:20:36 2025 " "Processing started: Thu May  1 16:20:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746130836857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130836857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130836857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746130837235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746130837235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/gen_elements/keypress.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/gen_elements/keypress.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypress " "Found entity 1: keypress" {  } { { "../rtl/gen_elements/keypress.v" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/keypress.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../rtl/uart/UART_TX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_TX.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_RX.sv(49) " "Verilog HDL information at UART_RX.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746130845134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY_BIT parity_bit UART_RX.sv(34) " "Verilog HDL Declaration information at UART_RX.sv(34): object \"PARITY_BIT\" differs only in case from object \"parity_bit\" in the same scope" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746130845134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../rtl/uart/UART.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Baud_Tick.sv(38) " "Verilog HDL information at Baud_Tick.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart/Baud_Tick.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/Baud_Tick.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746130845137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/uart/baud_tick.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/uart/baud_tick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_Tick " "Found entity 1: Baud_Tick" {  } { { "../rtl/uart/Baud_Tick.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/Baud_Tick.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_design_2/prj_final/rtl/gen_elements/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /digital_design_2/prj_final/rtl/gen_elements/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../rtl/gen_elements/FIFO.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_test " "Found entity 1: UART_test" {  } { { "UART_test.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/uart_test/UART_test.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746130845140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130845140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_test " "Elaborating entity \"UART_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746130845168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypress keypress:k1 " "Elaborating entity \"keypress\" for hierarchy \"keypress:k1\"" {  } { { "UART_test.sv" "k1" { Text "C:/Digital_Design_2/PRJ_Final/uart_test/UART_test.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "UART_test.sv" "uart_inst" { Text "C:/Digital_Design_2/PRJ_Final/uart_test/UART_test.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Tick UART:uart_inst\|Baud_Tick:baud_gen " "Elaborating entity \"Baud_Tick\" for hierarchy \"UART:uart_inst\|Baud_Tick:baud_gen\"" {  } { { "../rtl/uart/UART.sv" "baud_gen" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Baud_Tick.sv(47) " "Verilog HDL assignment warning at Baud_Tick.sv(47): truncated value with size 64 to match size of target (32)" {  } { { "../rtl/uart/Baud_Tick.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/Baud_Tick.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845192 "|UART_test|UART:uart_inst|Baud_Tick:baud_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO UART:uart_inst\|FIFO:fifo_tx " "Elaborating entity \"FIFO\" for hierarchy \"UART:uart_inst\|FIFO:fifo_tx\"" {  } { { "../rtl/uart/UART.sv" "fifo_tx" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO.sv(43) " "Verilog HDL assignment warning at FIFO.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/gen_elements/FIFO.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845204 "|UART_test|UART:uart_inst|FIFO:fifo_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO.sv(58) " "Verilog HDL assignment warning at FIFO.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/gen_elements/FIFO.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845204 "|UART_test|UART:uart_inst|FIFO:fifo_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO.sv(59) " "Verilog HDL assignment warning at FIFO.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/gen_elements/FIFO.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845204 "|UART_test|UART:uart_inst|FIFO:fifo_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO.sv(64) " "Verilog HDL assignment warning at FIFO.sv(64): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/gen_elements/FIFO.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845204 "|UART_test|UART:uart_inst|FIFO:fifo_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart_inst\|UART_TX:uart_tx " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart_inst\|UART_TX:uart_tx\"" {  } { { "../rtl/uart/UART.sv" "uart_tx" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TX.sv(42) " "Verilog HDL assignment warning at UART_TX.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_TX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_TX.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845206 "|UART_test|UART:uart_inst|UART_TX:uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_TX.sv(95) " "Verilog HDL assignment warning at UART_TX.sv(95): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/uart/UART_TX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_TX.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845207 "|UART_test|UART:uart_inst|UART_TX:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart_inst\|UART_RX:uart_rx " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart_inst\|UART_RX:uart_rx\"" {  } { { "../rtl/uart/UART.sv" "uart_rx" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130845219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART_RX.sv(71) " "Verilog HDL assignment warning at UART_RX.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845220 "|UART_test|UART:uart_inst|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART_RX.sv(83) " "Verilog HDL assignment warning at UART_RX.sv(83): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845220 "|UART_test|UART:uart_inst|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RX.sv(90) " "Verilog HDL assignment warning at UART_RX.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845221 "|UART_test|UART:uart_inst|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART_RX.sv(101) " "Verilog HDL assignment warning at UART_RX.sv(101): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845221 "|UART_test|UART:uart_inst|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART_RX.sv(114) " "Verilog HDL assignment warning at UART_RX.sv(114): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart/UART_RX.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746130845221 "|UART_test|UART:uart_inst|UART_RX:uart_rx"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART:uart_inst\|FIFO:fifo_rx\|data " "RAM logic \"UART:uart_inst\|FIFO:fifo_rx\|data\" is uninferred due to asynchronous read logic" {  } { { "../rtl/gen_elements/FIFO.sv" "data" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746130845524 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART:uart_inst\|FIFO:fifo_tx\|data " "RAM logic \"UART:uart_inst\|FIFO:fifo_tx\|data\" is uninferred due to asynchronous read logic" {  } { { "../rtl/gen_elements/FIFO.sv" "data" { Text "C:/Digital_Design_2/PRJ_Final/rtl/gen_elements/FIFO.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746130845524 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746130845524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746130845985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746130846244 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1746130846263 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1746130846263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Digital_Design_2/PRJ_Final/uart_test/output_files/UART_test.map.smsg " "Generated suppressed messages file C:/Digital_Design_2/PRJ_Final/uart_test/output_files/UART_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130846289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746130846403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746130846403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "UART_test.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/uart_test/UART_test.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746130846470 "|UART_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "UART_test.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/uart_test/UART_test.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746130846470 "|UART_test|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746130846470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "700 " "Implemented 700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746130846472 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746130846472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "673 " "Implemented 673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746130846472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746130846472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746130846505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  1 16:20:46 2025 " "Processing ended: Thu May  1 16:20:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746130846505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746130846505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746130846505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746130846505 ""}
