<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1596" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1596{left:433px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_1596{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1596{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1596{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1596{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_1596{left:359px;bottom:812px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1596{left:69px;bottom:728px;letter-spacing:-0.13px;}
#t8_1596{left:69px;bottom:705px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t9_1596{left:69px;bottom:688px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#ta_1596{left:69px;bottom:665px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tb_1596{left:69px;bottom:649px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tc_1596{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1596{left:69px;bottom:597px;letter-spacing:-0.13px;}
#te_1596{left:69px;bottom:572px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_1596{left:69px;bottom:554px;letter-spacing:-0.12px;}
#tg_1596{left:90px;bottom:536px;letter-spacing:-0.12px;}
#th_1596{left:69px;bottom:517px;letter-spacing:-0.12px;}
#ti_1596{left:90px;bottom:499px;letter-spacing:-0.12px;}
#tj_1596{left:69px;bottom:464px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_1596{left:69px;bottom:439px;letter-spacing:-0.12px;}
#tl_1596{left:69px;bottom:421px;letter-spacing:-0.13px;}
#tm_1596{left:69px;bottom:403px;letter-spacing:-0.13px;}
#tn_1596{left:69px;bottom:384px;letter-spacing:-0.13px;}
#to_1596{left:69px;bottom:349px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tp_1596{left:69px;bottom:326px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tq_1596{left:69px;bottom:291px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tr_1596{left:69px;bottom:268px;letter-spacing:-0.2px;word-spacing:-0.33px;}
#ts_1596{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tt_1596{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tu_1596{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#tv_1596{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#tw_1596{left:358px;bottom:1065px;letter-spacing:-0.14px;}
#tx_1596{left:358px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#ty_1596{left:358px;bottom:1034px;letter-spacing:-0.14px;}
#tz_1596{left:431px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t10_1596{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t11_1596{left:556px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1596{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t13_1596{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_1596{left:313px;bottom:1011px;}
#t15_1596{left:358px;bottom:1011px;letter-spacing:-0.13px;}
#t16_1596{left:380px;bottom:1018px;}
#t17_1596{left:70px;bottom:892px;letter-spacing:-0.14px;}
#t18_1596{left:69px;bottom:873px;letter-spacing:-0.12px;}
#t19_1596{left:431px;bottom:1011px;letter-spacing:-0.13px;}
#t1a_1596{left:556px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1b_1596{left:556px;bottom:995px;letter-spacing:-0.12px;}
#t1c_1596{left:556px;bottom:978px;letter-spacing:-0.11px;}
#t1d_1596{left:78px;bottom:955px;letter-spacing:-0.12px;}
#t1e_1596{left:78px;bottom:938px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_1596{left:313px;bottom:955px;}
#t1g_1596{left:358px;bottom:955px;letter-spacing:-0.11px;}
#t1h_1596{left:431px;bottom:955px;letter-spacing:-0.14px;}
#t1i_1596{left:556px;bottom:955px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1j_1596{left:556px;bottom:938px;letter-spacing:-0.12px;}
#t1k_1596{left:556px;bottom:921px;letter-spacing:-0.11px;}
#t1l_1596{left:83px;bottom:791px;letter-spacing:-0.15px;}
#t1m_1596{left:164px;bottom:791px;letter-spacing:-0.14px;}
#t1n_1596{left:269px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1o_1596{left:422px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1p_1596{left:581px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1q_1596{left:739px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1r_1596{left:98px;bottom:766px;}
#t1s_1596{left:164px;bottom:766px;letter-spacing:-0.11px;}
#t1t_1596{left:258px;bottom:766px;letter-spacing:-0.13px;}
#t1u_1596{left:413px;bottom:766px;letter-spacing:-0.12px;}
#t1v_1596{left:602px;bottom:766px;letter-spacing:-0.16px;}
#t1w_1596{left:760px;bottom:766px;letter-spacing:-0.15px;}

.s1_1596{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1596{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1596{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1596{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1596{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1596{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1596{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1596{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1596{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1596" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1596Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1596" style="-webkit-user-select: none;"><object width="935" height="1210" data="1596/1596.svg" type="image/svg+xml" id="pdf1596" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1596" class="t s1_1596">VCVTTSH2USI—Convert with Truncation Low FP16 Value to an Unsigned Integer </span>
<span id="t2_1596" class="t s2_1596">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1596" class="t s1_1596">5-120 </span><span id="t4_1596" class="t s1_1596">Vol. 2C </span>
<span id="t5_1596" class="t s3_1596">VCVTTSH2USI—Convert with Truncation Low FP16 Value to an Unsigned Integer </span>
<span id="t6_1596" class="t s4_1596">Instruction Operand Encoding </span>
<span id="t7_1596" class="t s5_1596">Description </span>
<span id="t8_1596" class="t s6_1596">This instruction converts the low FP16 element in the source operand to an unsigned integer in the destination </span>
<span id="t9_1596" class="t s6_1596">general purpose register. </span>
<span id="ta_1596" class="t s6_1596">When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result cannot be </span>
<span id="tb_1596" class="t s6_1596">represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, </span>
<span id="tc_1596" class="t s6_1596">the integer indefinite value is returned. </span>
<span id="td_1596" class="t s5_1596">Operation </span>
<span id="te_1596" class="t s7_1596">VCVTTSH2USI dest, src </span>
<span id="tf_1596" class="t s8_1596">IF 64-mode and OperandSize == 64: </span>
<span id="tg_1596" class="t s8_1596">DEST.qword := Convert_fp16_to_unsigned_integer64_truncate(SRC.fp16[0]) </span>
<span id="th_1596" class="t s8_1596">ELSE: </span>
<span id="ti_1596" class="t s8_1596">DEST.dword := Convert_fp16_to_unsigned_integer32_truncate(SRC.fp16[0]) </span>
<span id="tj_1596" class="t s5_1596">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tk_1596" class="t s8_1596">VCVTTSH2USI unsigned int _mm_cvtt_roundsh_u32 (__m128h a, int sae); </span>
<span id="tl_1596" class="t s8_1596">VCVTTSH2USI unsigned __int64 _mm_cvtt_roundsh_u64 (__m128h a, int sae); </span>
<span id="tm_1596" class="t s8_1596">VCVTTSH2USI unsigned int _mm_cvttsh_u32 (__m128h a); </span>
<span id="tn_1596" class="t s8_1596">VCVTTSH2USI unsigned __int64 _mm_cvttsh_u64 (__m128h a); </span>
<span id="to_1596" class="t s5_1596">SIMD Floating-Point Exceptions </span>
<span id="tp_1596" class="t s6_1596">Invalid, Precision. </span>
<span id="tq_1596" class="t s5_1596">Other Exceptions </span>
<span id="tr_1596" class="t s6_1596">EVEX-encoded instructions, see Table 2-48, “Type E3NF Class Exception Conditions.” </span>
<span id="ts_1596" class="t s7_1596">Opcode/ </span>
<span id="tt_1596" class="t s7_1596">Instruction </span>
<span id="tu_1596" class="t s7_1596">Op/ </span>
<span id="tv_1596" class="t s7_1596">En </span>
<span id="tw_1596" class="t s7_1596">64/32 </span>
<span id="tx_1596" class="t s7_1596">bit Mode </span>
<span id="ty_1596" class="t s7_1596">Support </span>
<span id="tz_1596" class="t s7_1596">CPUID Feature </span>
<span id="t10_1596" class="t s7_1596">Flag </span>
<span id="t11_1596" class="t s7_1596">Description </span>
<span id="t12_1596" class="t s8_1596">EVEX.LLIG.F3.MAP5.W0 78 /r </span>
<span id="t13_1596" class="t s8_1596">VCVTTSH2USI r32, xmm1/m16 {sae} </span>
<span id="t14_1596" class="t s8_1596">A </span><span id="t15_1596" class="t s8_1596">V/V </span>
<span id="t16_1596" class="t s9_1596">1 </span>
<span id="t17_1596" class="t s5_1596">NOTES: </span>
<span id="t18_1596" class="t s8_1596">1. Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 was used. </span>
<span id="t19_1596" class="t s8_1596">AVX512-FP16 </span><span id="t1a_1596" class="t s8_1596">Convert FP16 value in the low element of xmm1/ </span>
<span id="t1b_1596" class="t s8_1596">m16 to an unsigned integer and store the result </span>
<span id="t1c_1596" class="t s8_1596">in r32 using truncation. </span>
<span id="t1d_1596" class="t s8_1596">EVEX.LLIG.F3.MAP5.W1 78 /r </span>
<span id="t1e_1596" class="t s8_1596">VCVTTSH2USI r64, xmm1/m16 {sae} </span>
<span id="t1f_1596" class="t s8_1596">A </span><span id="t1g_1596" class="t s8_1596">V/N.E. </span><span id="t1h_1596" class="t s8_1596">AVX512-FP16 </span><span id="t1i_1596" class="t s8_1596">Convert FP16 value in the low element of xmm1/ </span>
<span id="t1j_1596" class="t s8_1596">m16 to an unsigned integer and store the result </span>
<span id="t1k_1596" class="t s8_1596">in r64 using truncation. </span>
<span id="t1l_1596" class="t s7_1596">Op/En </span><span id="t1m_1596" class="t s7_1596">Tuple </span><span id="t1n_1596" class="t s7_1596">Operand 1 </span><span id="t1o_1596" class="t s7_1596">Operand 2 </span><span id="t1p_1596" class="t s7_1596">Operand 3 </span><span id="t1q_1596" class="t s7_1596">Operand 4 </span>
<span id="t1r_1596" class="t s8_1596">A </span><span id="t1s_1596" class="t s8_1596">Scalar </span><span id="t1t_1596" class="t s8_1596">ModRM:reg (w) </span><span id="t1u_1596" class="t s8_1596">ModRM:r/m (r) </span><span id="t1v_1596" class="t s8_1596">N/A </span><span id="t1w_1596" class="t s8_1596">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
