
---------- Begin Simulation Statistics ----------
final_tick                               379190211500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738536                       # Number of bytes of host memory used
host_op_rate                                   103063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4253.98                       # Real time elapsed on the host
host_tick_rate                               89137820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438425102                       # Number of instructions simulated
sim_ops                                     438427371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.379190                       # Number of seconds simulated
sim_ticks                                379190211500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.405445                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               56008154                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64078564                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4555003                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         87900198                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           7613296                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        7617187                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3891                       # Number of indirect misses.
system.cpu0.branchPred.lookups              112132779                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       813856                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           347                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2799388                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 108713313                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11673202                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4570                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11707080                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           435632901                       # Number of instructions committed
system.cpu0.commit.committedOps             435634416                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    699052534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.623178                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    482895221     69.08%     69.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    129239800     18.49%     87.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     32767096      4.69%     92.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30905057      4.42%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7213447      1.03%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2004330      0.29%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       596468      0.09%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1757913      0.25%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11673202      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    699052534                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             8947943                       # Number of function calls committed.
system.cpu0.commit.int_insts                421493756                       # Number of committed integer instructions.
system.cpu0.commit.loads                    137665071                       # Number of loads committed
system.cpu0.commit.membars                       1860                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1860      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       239517013     54.98%     54.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4226003      0.97%     55.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          811961      0.19%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      137665418     31.60%     87.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      53412145     12.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        435634416                       # Class of committed instruction
system.cpu0.commit.refs                     191077579                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  435632901                       # Number of Instructions Simulated
system.cpu0.committedOps                    435634416                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.740864                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.740864                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             11880984                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1756056                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55983684                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             453622222                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               362074394                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                325398386                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2804239                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4194997                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               286905                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  112132779                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 84405376                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    343585578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1835777                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     459783492                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9119738                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147859                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         354299279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63621450                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.606273                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         702444908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               373302058     53.14%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               249938345     35.58%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                40103739      5.71%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32461501      4.62%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4197220      0.60%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  814185      0.12%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1441      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1624952      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1467      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           702444908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                       55932656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2799988                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               110203245                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586420                       # Inst execution rate
system.cpu0.iew.exec_refs                   197570611                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  53999680                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1207764                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            144263050                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2815                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1561495                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            54159608                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          447341457                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            143570931                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1957725                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            444727860                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                  4728                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1417374                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2804239                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1427426                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7271768                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4315                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      1765056                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6597978                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       747099                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4315                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        16028                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2783960                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                179734488                       # num instructions consuming a value
system.cpu0.iew.wb_count                    441818063                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.905003                       # average fanout of values written-back
system.cpu0.iew.wb_producers                162660208                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582583                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     441823181                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               541709640                       # number of integer regfile reads
system.cpu0.int_regfile_writes              281700807                       # number of integer regfile writes
system.cpu0.ipc                              0.574427                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574427                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2657      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            242539725     54.30%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4227076      0.95%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               812180      0.18%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           144982136     32.46%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           54121795     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             446685585                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                18                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     146913                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000329                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  12888      8.77%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93037     63.33%     72.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                40986     27.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             446829823                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1595963265                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    441818047                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        459052790                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 447336716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                446685585                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4741                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11707037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              308                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           171                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5927414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    702444908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.792604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          369291302     52.57%     52.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          240405578     34.22%     86.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75585227     10.76%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14429747      2.05%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2202283      0.31%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             296960      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             130601      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              82906      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              20304      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      702444908                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589002                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2389416                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          224386                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           144263050                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           54159608                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    781                       # number of misc regfile reads
system.cpu0.numCycles                       758377564                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        3277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                2656960                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            277577104                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                 12267                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               365649823                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4210687                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   32                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            548546357                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             451281455                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          290030923                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                322096674                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4926234                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2804239                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9170073                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                12453814                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       548546341                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         67139                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2473                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   526068                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2452                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1134710714                       # The number of ROB reads
system.cpu0.rob.rob_writes                  898075739                       # The number of ROB writes
system.cpu0.timesIdled                       11950974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  781                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.500800                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 133047                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              135072                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              581                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           133897                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               628                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            883                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             255                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 136134                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          162                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           164                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              439                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    134316                       # Number of branches committed
system.cpu1.commit.bw_lim_events                68448                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1837                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              930783                       # Number of instructions committed
system.cpu1.commit.committedOps                931038                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      6453434                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.144270                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.974019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6268741     97.14%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        40046      0.62%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        14900      0.23%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16027      0.25%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10508      0.16%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         9372      0.15%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1109      0.02%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        24283      0.38%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        68448      1.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6453434                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1085                       # Number of function calls committed.
system.cpu1.commit.int_insts                   930376                       # Number of committed integer instructions.
system.cpu1.commit.loads                       264550                       # Number of loads committed
system.cpu1.commit.membars                        354                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          354      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          401999     43.18%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             19      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              38      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         264714     28.43%     71.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263902     28.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           931038                       # Class of committed instruction
system.cpu1.commit.refs                        528628                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     930783                       # Number of Instructions Simulated
system.cpu1.committedOps                       931038                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.980724                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.980724                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              5955514                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  153                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              132759                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                934887                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  200002                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   258902                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   549                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  206                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                39111                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     136134                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   265703                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      6164170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  316                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        937768                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1382                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.020952                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            289216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            133675                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.144327                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           6454078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.145383                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.598453                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5901712     91.44%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  415181      6.43%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7455      0.12%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   11306      0.18%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  118062      1.83%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     257      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      23      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      22      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      60      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6454078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          43461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 442                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  134516                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.143474                       # Inst execution rate
system.cpu1.iew.exec_refs                      529054                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    264165                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 952335                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts               265075                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               534                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              285                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              264300                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             932876                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               264889                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              231                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               932229                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  3065                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               748597                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   549                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               756392                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              57                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          525                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          222                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           154                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   653071                       # num instructions consuming a value
system.cpu1.iew.wb_count                       931956                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.593986                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   387915                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.143432                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        932068                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1327564                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 534154                       # number of integer regfile writes
system.cpu1.ipc                              0.143252                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.143252                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              462      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               402787     43.20%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  23      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   38      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              265123     28.43%     71.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             264015     28.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                932460                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      49368                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.052944                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     38      0.08%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 10092     20.44%     20.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                39236     79.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                981352                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           8368341                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       931944                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           934703                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    931980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   932460                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                896                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      6454078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.144476                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.686694                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6037748     93.55%     93.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             211503      3.28%     96.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              80864      1.25%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              19969      0.31%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              41461      0.64%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              45623      0.71%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              13008      0.20%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3901      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6454078                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.143510                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              330                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              265075                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             264300                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                         6497539                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   484587947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1725468                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               533199                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 12349                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  208935                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    48                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              1327524                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                933464                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             534888                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   279464                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4194814                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   549                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4224477                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1689                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         1327512                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         15185                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               377                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   149308                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           378                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                     7317315                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1866394                       # The number of ROB writes
system.cpu1.timesIdled                            652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.255660                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 133160                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              135524                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              543                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           133980                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               686                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            883                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             197                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 136258                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           173                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              395                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    134330                       # Number of branches committed
system.cpu2.commit.bw_lim_events                64366                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1733                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              930818                       # Number of instructions committed
system.cpu2.commit.committedOps                931077                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      6788484                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.137155                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.941880                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6597080     97.18%     97.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        43591      0.64%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        18056      0.27%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        17076      0.25%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        10275      0.15%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        10420      0.15%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1322      0.02%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        26298      0.39%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        64366      0.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      6788484                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1090                       # Number of function calls committed.
system.cpu2.commit.int_insts                   930400                       # Number of committed integer instructions.
system.cpu2.commit.loads                       264548                       # Number of loads committed
system.cpu2.commit.membars                        358                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          358      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          402036     43.18%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             19      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              38      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     43.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         264721     28.43%     71.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        263893     28.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           931077                       # Class of committed instruction
system.cpu2.commit.refs                        528626                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     930818                       # Number of Instructions Simulated
system.cpu2.committedOps                       931077                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.330507                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.330507                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              6275577                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  160                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              132784                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                934759                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  206564                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   269517                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   510                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  230                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                36918                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     136258                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   265799                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      6501139                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  285                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        938174                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1316                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.019969                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            287288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            133846                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.137494                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           6789086                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.138271                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.584962                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6237120     91.87%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  414826      6.11%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    7265      0.11%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10685      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  118837      1.75%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      24      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             6789086                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          34282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 413                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  134509                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.136613                       # Inst execution rate
system.cpu2.iew.exec_refs                      529011                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    264154                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 622962                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               265066                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               549                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              324                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              264305                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             932811                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               264857                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              214                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               932159                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  2823                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               904953                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   510                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               912175                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              48                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          518                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          227                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          241                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           172                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   639963                       # num instructions consuming a value
system.cpu2.iew.wb_count                       931893                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.597302                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   382251                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.136574                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        932005                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 1327537                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 534101                       # number of integer regfile writes
system.cpu2.ipc                              0.136416                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136416                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              470      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               402744     43.20%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  19      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   38      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     43.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              265098     28.43%     71.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             263992     28.31%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                932373                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      46025                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.049363                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     38      0.08%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  9421     20.47%     20.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                36564     79.44%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                977914                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads           8699843                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       931881                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           934535                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    931901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   932373                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                910                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               12                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      6789086                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.137334                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.668879                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6367954     93.80%     93.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             215514      3.17%     96.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              85792      1.26%     98.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              19461      0.29%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              38865      0.57%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              42097      0.62%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14874      0.22%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               4529      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        6789086                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.136644                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              417                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              87                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              265066                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             264305                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu2.numCycles                         6823368                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   484263060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                1548708                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               533222                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                 11531                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  214780                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    13                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              1327518                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                933438                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             534864                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   289211                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4692931                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   510                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              4720281                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1642                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         1327506                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         15596                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               382                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   139003                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           381                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                     7656343                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1866222                       # The number of ROB writes
system.cpu2.timesIdled                            621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.268632                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 133097                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              135442                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              550                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           133952                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               620                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            840                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             220                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 136113                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           152                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              396                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    134269                       # Number of branches committed
system.cpu3.commit.bw_lim_events                66445                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1558                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              930600                       # Number of instructions committed
system.cpu3.commit.committedOps                930840                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      6771297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.137468                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.947273                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6583407     97.23%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        41783      0.62%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        16404      0.24%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        16491      0.24%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        10395      0.15%     98.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         9878      0.15%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1212      0.02%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25282      0.37%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        66445      0.98%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6771297                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1077                       # Number of function calls committed.
system.cpu3.commit.int_insts                   930209                       # Number of committed integer instructions.
system.cpu3.commit.loads                       264530                       # Number of loads committed
system.cpu3.commit.membars                        338                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          338      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          401852     43.17%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             19      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              38      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     43.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         264682     28.43%     71.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        263899     28.35%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           930840                       # Class of committed instruction
system.cpu3.commit.refs                        528593                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     930600                       # Number of Instructions Simulated
system.cpu3.committedOps                       930840                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.317074                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.317074                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              6270731                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  165                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              132670                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                934325                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  200880                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   261021                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   498                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  271                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                38733                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     136113                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   265462                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      6483967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  297                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        937994                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1304                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.019989                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            287243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            133717                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.137753                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           6771863                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.138600                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.585613                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 6220071     91.85%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  414536      6.12%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7307      0.11%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10985      0.16%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  118577      1.75%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     287      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      23      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      23      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6771863                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          37406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 406                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  134416                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.136851                       # Inst execution rate
system.cpu3.iew.exec_refs                      528899                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    264124                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 744811                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               264918                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               525                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              305                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              264254                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             932399                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               264775                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              237                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               931855                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  3263                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               891225                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   498                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               899145                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              28                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          388                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          191                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          246                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           160                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   645331                       # num instructions consuming a value
system.cpu3.iew.wb_count                       931585                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.597222                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   385406                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.136811                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        931691                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 1327138                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 533900                       # number of integer regfile writes
system.cpu3.ipc                              0.136667                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136667                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              438      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               402583     43.19%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  19      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   40      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     43.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              265014     28.43%     71.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             263986     28.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                932092                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      47296                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.050742                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     37      0.08%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  9334     19.74%     19.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                37923     80.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                978936                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           8683323                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       931573                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           933947                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    931533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   932092                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                866                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            87                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      6771863                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.137642                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.670039                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6353777     93.83%     93.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             212623      3.14%     96.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              83036      1.23%     98.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              19929      0.29%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              40788      0.60%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              43833      0.65%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13848      0.20%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               4027      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6771863                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.136886                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              167                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              16                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              264918                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             264254                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu3.numCycles                         6809269                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   484276325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                1658758                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               533060                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                 12709                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  209825                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                     3                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              1327154                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                933013                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             534590                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   281258                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4577404                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   498                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4607147                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1530                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         1327142                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         14377                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               379                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   149485                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           379                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                     7636691                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1865362                       # The number of ROB writes
system.cpu3.timesIdled                            653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       351747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        699342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13051                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4479                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24545815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       428668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49102072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         433147                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138368                       # Transaction distribution
system.membus.trans_dist::CleanEvict           209079                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              475                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq            129384                       # Transaction distribution
system.membus.trans_dist::ReadExResp           129367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221761                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1050470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1050470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31327744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31327744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              646                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              351895                       # Request fanout histogram
system.membus.respLayer1.occupancy         1871135250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1369307003                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                133                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5603482253.731343                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23157650937.476223                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           64     95.52%     95.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.49%     97.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            2      2.99%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 133646997500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     3756900500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 375433311000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       264918                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          264918                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       264918                       # number of overall hits
system.cpu2.icache.overall_hits::total         264918                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          881                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           881                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          881                       # number of overall misses
system.cpu2.icache.overall_misses::total          881                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     37324000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37324000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     37324000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37324000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       265799                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       265799                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       265799                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       265799                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003315                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003315                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003315                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003315                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42365.493757                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42365.493757                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42365.493757                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42365.493757                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          810                       # number of writebacks
system.cpu2.icache.writebacks::total              810                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           39                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          842                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          842                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     35292000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35292000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     35292000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35292000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003168                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003168                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003168                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003168                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41914.489311                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41914.489311                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41914.489311                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41914.489311                       # average overall mshr miss latency
system.cpu2.icache.replacements                   810                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       264918                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         264918                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          881                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          881                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     37324000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37324000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       265799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       265799                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003315                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003315                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42365.493757                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42365.493757                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          842                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     35292000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35292000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41914.489311                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41914.489311                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.970468                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             265760                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              842                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           315.629454                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        345264000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.970468                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999077                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999077                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           532440                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          532440                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        67077                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           67077                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        67077                       # number of overall hits
system.cpu2.dcache.overall_hits::total          67077                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       461153                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        461153                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       461153                       # number of overall misses
system.cpu2.dcache.overall_misses::total       461153                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 109728237490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 109728237490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 109728237490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 109728237490                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       528230                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       528230                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       528230                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       528230                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.873016                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.873016                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.873016                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.873016                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 237943.236822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237943.236822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 237943.236822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237943.236822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1564                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        32926                       # number of writebacks
system.cpu2.dcache.writebacks::total            32926                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       427828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       427828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       427828                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       427828                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        33325                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33325                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        33325                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33325                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   9439816500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9439816500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   9439816500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9439816500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063088                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063088                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063088                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063088                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 283265.311328                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 283265.311328                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 283265.311328                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 283265.311328                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 32926                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        60629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          60629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       203880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       203880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  38407717500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38407717500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       264509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       264509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.770787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.770787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 188383.939082                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 188383.939082                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       187061                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       187061                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        16819                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        16819                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   4696023000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4696023000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.063586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 279209.406029                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 279209.406029                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         6448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          6448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       257273                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       257273                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  71320519990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  71320519990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       263721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       263721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.975550                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.975550                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 277217.274996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 277217.274996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       240767                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       240767                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        16506                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16506                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4743793500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4743793500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062589                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062589                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 287398.127953                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 287398.127953                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          150                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          150                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          105                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2235500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2235500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21290.476190                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21290.476190                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           60                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           45                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1159500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1159500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25766.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25766.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           78                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       457000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       457000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467066                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467066                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5858.974359                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5858.974359                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           73                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.437126                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.437126                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5465.753425                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5465.753425                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       187000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       187000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       172000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           43                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             43                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          130                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          130                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       749500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       749500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          173                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          173                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.751445                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.751445                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5765.384615                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5765.384615                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          130                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          130                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       619500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       619500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.751445                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.751445                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4765.384615                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4765.384615                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.421093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             101005                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33396                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.024464                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        345275500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.421093                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.888159                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888159                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1091046                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1091046                       # Number of data accesses
system.cpu3.numPwrStateTransitions                113                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6586550114.035088                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25009019455.441101                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           54     94.74%     94.74% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.75%     96.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            2      3.51%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 133647414500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     3756855000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 375433356500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       264576                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          264576                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       264576                       # number of overall hits
system.cpu3.icache.overall_hits::total         264576                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          886                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          886                       # number of overall misses
system.cpu3.icache.overall_misses::total          886                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     41306000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41306000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     41306000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41306000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       265462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       265462                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       265462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       265462                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003338                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003338                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003338                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003338                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46620.767494                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46620.767494                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46620.767494                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46620.767494                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          814                       # number of writebacks
system.cpu3.icache.writebacks::total              814                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           40                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           40                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          846                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     37992500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     37992500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     37992500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     37992500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003187                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003187                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44908.392435                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44908.392435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44908.392435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44908.392435                       # average overall mshr miss latency
system.cpu3.icache.replacements                   814                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       264576                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         264576                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          886                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     41306000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41306000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       265462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       265462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003338                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003338                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46620.767494                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46620.767494                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           40                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          846                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          846                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     37992500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     37992500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003187                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003187                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44908.392435                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44908.392435                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.969972                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             265422                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           313.737589                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        352263000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.969972                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999062                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999062                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           531770                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          531770                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        59794                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           59794                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        59794                       # number of overall hits
system.cpu3.dcache.overall_hits::total          59794                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       468402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        468402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       468402                       # number of overall misses
system.cpu3.dcache.overall_misses::total       468402                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 109437993994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 109437993994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 109437993994                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 109437993994                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       528196                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       528196                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       528196                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       528196                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.886796                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.886796                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.886796                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.886796                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 233641.175729                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233641.175729                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 233641.175729                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233641.175729                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1771                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   126.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        32915                       # number of writebacks
system.cpu3.dcache.writebacks::total            32915                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       435067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       435067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       435067                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       435067                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        33335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        33335                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33335                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   9362036500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9362036500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   9362036500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9362036500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.063111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.063111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063111                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 280847.052647                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 280847.052647                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 280847.052647                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 280847.052647                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 32915                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        54306                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          54306                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       210168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       210168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  40209130000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40209130000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       264474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       264474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.794664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.794664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 191318.992425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 191318.992425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       193356                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       193356                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        16812                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        16812                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   4788103500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4788103500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.063568                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063568                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 284802.730193                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 284802.730193                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         5488                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5488                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       258234                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       258234                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  69228863994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  69228863994                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       263722                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       263722                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.979190                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.979190                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 268085.782639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 268085.782639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       241711                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       241711                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        16523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4573933000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4573933000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 276822.187254                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 276822.187254                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           96                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1971000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1971000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20531.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20531.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           55                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.168033                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.168033                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28658.536585                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28658.536585                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           92                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           83                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       643000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       643000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.474286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.474286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7746.987952                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7746.987952                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           80                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           80                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7162.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7162.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       139000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       139000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       129000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       129000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           44                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             44                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          108                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          108                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       690500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       690500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.710526                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.710526                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6393.518519                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6393.518519                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       577500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       577500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.703947                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.703947                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5397.196262                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5397.196262                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.350865                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              93700                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33358                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.808921                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        352274500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.350865                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.885965                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885965                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1090892                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1090892                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          410125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   415919.738852                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1004500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   379188571000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      1640500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70215413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70215413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70215413                       # number of overall hits
system.cpu0.icache.overall_hits::total       70215413                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14189963                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14189963                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14189963                       # number of overall misses
system.cpu0.icache.overall_misses::total     14189963                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 185305354999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 185305354999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 185305354999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 185305354999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     84405376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     84405376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     84405376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     84405376                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.168117                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.168117                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.168117                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.168117                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13058.903325                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13058.903325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13058.903325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13058.903325                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1769                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.358974                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13386122                       # number of writebacks
system.cpu0.icache.writebacks::total         13386122                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       803809                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       803809                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       803809                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       803809                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13386154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13386154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13386154                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13386154                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 164357750000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 164357750000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 164357750000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 164357750000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158594                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158594                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158594                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158594                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.190584                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.190584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.190584                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.190584                       # average overall mshr miss latency
system.cpu0.icache.replacements              13386122                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70215413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70215413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14189963                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14189963                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 185305354999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 185305354999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     84405376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     84405376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.168117                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.168117                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13058.903325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13058.903325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       803809                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       803809                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13386154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13386154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 164357750000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 164357750000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158594                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158594                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.190584                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.190584                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999849                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           83601567                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13386154                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.245376                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999849                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        182196906                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       182196906                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    172834537                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       172834537                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    172834537                       # number of overall hits
system.cpu0.dcache.overall_hits::total      172834537                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15104139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15104139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15104139                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15104139                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 325641649063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 325641649063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 325641649063                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 325641649063                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    187938676                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    187938676                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    187938676                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    187938676                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080367                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080367                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080367                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080367                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21559.762464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21559.762464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21559.762464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21559.762464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        36910                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          541                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1927                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.154126                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   135.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11062380                       # number of writebacks
system.cpu0.dcache.writebacks::total         11062380                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4041474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4041474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4041474                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4041474                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11062665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11062665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11062665                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11062665                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 161724037387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 161724037387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 161724037387                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 161724037387                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058863                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058863                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058863                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058863                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14618.903979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14618.903979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14618.903979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14618.903979                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11062380                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    121780833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      121780833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12747264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12747264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 217479326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 217479326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    134528097                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    134528097                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.094755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.094755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17060.863100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17060.863100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2680509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2680509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10066755                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10066755                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 140465579500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 140465579500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13953.411949                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13953.411949                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     51053704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      51053704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2356875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2356875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 108162323063                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 108162323063                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     53410579                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53410579                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45892.261178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45892.261178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1360965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1360965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       995910                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       995910                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  21258457887                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21258457887                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21345.762054                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21345.762054                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4404000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4404000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.408313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.408313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6592.814371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6592.814371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          629                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          629                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023839                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023839                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26012.820513                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26012.820513                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1480                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1480                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          102                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       812500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       812500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1582                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.064475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.064475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7965.686275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7965.686275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           99                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           99                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       713500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       713500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.062579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.062579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7207.070707                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7207.070707                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            302                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           45                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           45                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       367500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       367500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          347                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          347                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  8166.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  8166.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           45                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           45                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       322500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       322500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.129683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.129683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  7166.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  7166.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999589                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          183900202                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11062617                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.623571                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999589                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        386947099                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       386947099                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13356315                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10840478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  84                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  38                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24198457                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13356315                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10840478                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                486                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 84                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                507                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 54                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                495                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 38                       # number of overall hits
system.l2.overall_hits::total                24198457                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            221778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             32932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             32954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             32965                       # number of demand (read+write) misses
system.l2.demand_misses::total                 351567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29839                       # number of overall misses
system.l2.overall_misses::.cpu0.data           221778                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              413                       # number of overall misses
system.l2.overall_misses::.cpu1.data            32932                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              335                       # number of overall misses
system.l2.overall_misses::.cpu2.data            32954                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              351                       # number of overall misses
system.l2.overall_misses::.cpu3.data            32965                       # number of overall misses
system.l2.overall_misses::total                351567                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2543925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  24686860500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     38240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8730069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     27946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9388123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     30874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9310872000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54756911000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2543925500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  24686860500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     38240500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8730069500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     27946000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9388123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     30874000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9310872000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54756911000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13386154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11062256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           33016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           33008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           33003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24550024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13386154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11062256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          33016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          33008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          33003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24550024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.020048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.459399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.997456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.397862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.998364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.414894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.998849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014320                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.020048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.459399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.997456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.397862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.998364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.414894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.998849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014320                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85255.052113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111313.387712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92592.009685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 265093.814527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 83420.895522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 284885.689142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87960.113960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 282447.201577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 155750.997676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85255.052113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111313.387712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92592.009685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 265093.814527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 83420.895522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 284885.689142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87960.113960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 282447.201577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 155750.997676                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              138368                       # number of writebacks
system.l2.writebacks::total                    138368                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 439                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                439                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       221777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        32887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        32907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        32937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            351128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       221777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        32887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        32907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        32937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           351128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2244973501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  22468923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     28529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8398528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     17740501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   9056358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     22831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8979648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51217533002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2244973501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  22468923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     28529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8398528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     17740501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   9056358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     22831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8979648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51217533002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.020048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.347052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.996093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.254157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.996940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.320331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.998000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.020048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.347052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.996093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.254157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.996940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.320331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.998000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014303                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75276.581866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101313.136619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91439.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 255375.330678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82899.537383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 275210.699851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84247.232472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 272631.038042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145865.704250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75276.581866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101313.136619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91439.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 255375.330678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82899.537383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 275210.699851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84247.232472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 272631.038042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145865.704250                       # average overall mshr miss latency
system.l2.replacements                         779864                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1697676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1697676                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1697676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1697676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22846671                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22846671                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22846671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22846671                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 72                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.461538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.366667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.620690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3361.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       906500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       207000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       226000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1463000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.461538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.366667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.620690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20144.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20545.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20319.444444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.473684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       287000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       733000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.473684                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           916799                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                916813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          80091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              129367                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9850458000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4093107500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4718187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4548441000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23210193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       996890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        16432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        16427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        16431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1046180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.080341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.123657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122990.822939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 249169.507518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 287308.914870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 276888.111037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 179413.556007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        80090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         129366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9049391000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3928837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4553967000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4384171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21916366500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.080340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112990.273442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 239169.507518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 277308.914870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 266888.111037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 169413.651964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13356315                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13357803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            30938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2543925500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     38240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     27946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     30874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2640986000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13386154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13388741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.459399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.397862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.414894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85255.052113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92592.009685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 83420.895522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87960.113960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85363.824423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           318                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        30620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2244973501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     28529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     17740501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     22831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2314074002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.347052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.254157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.320331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75276.581866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91439.102564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82899.537383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84247.232472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75573.938668                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9923679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           79                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9923841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       141687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        16532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        16538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          191262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  14836402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4636962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   4669936000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   4762431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28905731500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10065366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        16581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        16572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10115103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.014077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.995236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.997045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.997948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104712.517733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 280942.865798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 282478.586983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 287968.980530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 151131.596972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           45                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       141687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        16485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        16510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       191142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13419532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4469691000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   4502391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   4595477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26987092500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.014077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.992523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.994210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.996259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94712.517733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 271548.663426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 273120.503488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 278345.093882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 141188.710487                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       193000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        20000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19384.615385                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999754                       # Cycle average of tags in use
system.l2.tags.total_refs                    49094010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    779930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.946688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.917068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.680142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.184636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.069080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.072088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.073036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.529954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.104377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.362260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 393536426                       # Number of tag accesses
system.l2.tags.data_accesses                393536426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1908672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14193728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       2106048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       2107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1908672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        13696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        17344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1959680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8855552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8855552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         221777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          32887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          32907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          32937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              351128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       138368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5033548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         37431684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            52660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          5550692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            36119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          5554067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            45740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          5559131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59263640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5033548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        52660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        36119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        45740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5168066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23353852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23353852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23353852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5033548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        37431684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           52660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         5550692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           36119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         5554067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           45740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         5559131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             82617491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    122944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    203639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     32846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     32876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     32882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002622428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              704483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      351128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138368                       # Number of write requests accepted
system.mem_ctrls.readBursts                    351128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15424                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             84675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7348                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30620549750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1664300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36861674750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     91992.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               110742.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127540                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112439                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                351128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   20092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.169832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.352813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.837218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118571     54.94%     54.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81131     37.60%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3640      1.69%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2637      1.22%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1507      0.70%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1184      0.55%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      0.43%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          899      0.42%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5295      2.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215802                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.394163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.790004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.082917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            118      1.61%      1.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1782     24.30%     25.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2528     34.48%     60.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1643     22.41%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           854     11.65%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           310      4.23%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           63      0.86%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.736815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4555     62.12%     62.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.23%     62.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2689     36.67%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      0.94%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21303040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1169152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7867072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22472192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8855552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  379187322500                       # Total gap between requests
system.mem_ctrls.avgGap                     774648.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1908480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13032896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2102144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      2104064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        17344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      2104448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7867072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5033041.313093072735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 34370338.697416506708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 52659.587179243419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 5543771.796440478414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 36119.075821660554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5548835.218284636736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 45739.577325560793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 5549847.902653468773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20747033.444981213659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       221777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        32887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        32907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        32937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       138368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1010487500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13489965000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     15463750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7029397000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      8746250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   7686471750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     11457500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   7609686000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9069512752000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33882.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60826.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49563.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    213743.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40870.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    233581.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42278.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    231037.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  65546316.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            542454360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            288317535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785885520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          330332040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29932353360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57374623380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      97293569280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186547535475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.962951                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 252102329500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12661740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114426142000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            998386200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            530651055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1590734880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311326020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29932353360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133092661860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33531010560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199987123935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.405819                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85661200750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12661740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 280867270750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                131                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           66                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5690961621.212121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23324002230.599407                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           63     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.52%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            2      3.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 133647468500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             66                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     3586744500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 375603467000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       264755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          264755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       264755                       # number of overall hits
system.cpu1.icache.overall_hits::total         264755                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          948                       # number of overall misses
system.cpu1.icache.overall_misses::total          948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     48139500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48139500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     48139500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48139500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       265703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       265703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       265703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       265703                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003568                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003568                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003568                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003568                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50780.063291                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50780.063291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50780.063291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50780.063291                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          677                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          867                       # number of writebacks
system.cpu1.icache.writebacks::total              867                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           49                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           49                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          899                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          899                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     45373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     45373000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45373000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003383                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003383                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003383                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003383                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50470.522803                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50470.522803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50470.522803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50470.522803                       # average overall mshr miss latency
system.cpu1.icache.replacements                   867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       264755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         264755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     48139500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48139500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       265703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       265703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003568                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003568                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50780.063291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50780.063291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           49                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          899                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     45373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50470.522803                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50470.522803                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.971099                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             265654                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              899                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           295.499444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338022000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.971099                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999097                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999097                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           532305                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          532305                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        53338                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           53338                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        53338                       # number of overall hits
system.cpu1.dcache.overall_hits::total          53338                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       474936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        474936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       474936                       # number of overall misses
system.cpu1.dcache.overall_misses::total       474936                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 103871252992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 103871252992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 103871252992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 103871252992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       528274                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       528274                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       528274                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       528274                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.899033                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.899033                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.899033                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.899033                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 218705.789816                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 218705.789816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 218705.789816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 218705.789816                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          937                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.928571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        32927                       # number of writebacks
system.cpu1.dcache.writebacks::total            32927                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       441621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       441621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       441621                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       441621                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        33315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        33315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33315                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8781689000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8781689000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8781689000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8781689000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063064                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063064                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 263595.647606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 263595.647606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 263595.647606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 263595.647606                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 32927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        49059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          49059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       215492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  41041379000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41041379000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       264551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       264551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.814557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.814557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 190454.304568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190454.304568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       198671                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       198671                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4663289000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4663289000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.063583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 277230.188455                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 277230.188455                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         4279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       259444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       259444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  62829873992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  62829873992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       263723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       263723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.983775                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.983775                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 242171.235380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 242171.235380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       242950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       242950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        16494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4118400000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4118400000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 249690.796653                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 249690.796653                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          150                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          150                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2443500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2443500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23271.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23271.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.188235                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.188235                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26385.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26385.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           98                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           77                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       533500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       533500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          175                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6928.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6928.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           75                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       474500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       474500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6326.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6326.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       218500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       202500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       202500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           47                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             47                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          117                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          117                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       584000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          164                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          164                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.713415                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.713415                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4991.452991                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4991.452991                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          117                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          117                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       467000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       467000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.713415                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.713415                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3991.452991                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3991.452991                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.035497                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              87244                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33394                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.612565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338033500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.035497                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.876109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.876109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1091130                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1091130                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 379190211500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23504947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1836044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22852085                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          641496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             519                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            805                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1046503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1046503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13388741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10116206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     40158430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33187559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        99534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        99556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        99543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              73652287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1713425664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1415976704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       113024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4220352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       105728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4219776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       106240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4218752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3142386240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          781960                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8949440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25332175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.141349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24889969     98.25%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 432093      1.71%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2929      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6323      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    861      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25332175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49100801990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          50215423                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1324854                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          50160951                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1312882                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16596283982                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20080025904                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          50200932                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1402864                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
