// Seed: 1730823183
module module_0 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri id_14,
    input wire id_15,
    input uwire id_16,
    input uwire id_17
);
endmodule
module module_1 #(
    parameter id_22 = 32'd73,
    parameter id_23 = 32'd70
) (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply1 id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16,
    input tri1 id_17,
    input uwire id_18,
    input wire id_19,
    output wand id_20,
    input supply0 id_21,
    output supply0 _id_22,
    input uwire _id_23
);
  logic [1 : 1 'b0] id_25;
  logic [id_22 : id_23] id_26 = id_9;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_19,
      id_8,
      id_18,
      id_14,
      id_8,
      id_9,
      id_2,
      id_9,
      id_21,
      id_19,
      id_6,
      id_18,
      id_18,
      id_7
  );
endmodule
