// Seed: 3570057234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri id_9,
    input tri module_1,
    input supply1 id_11,
    input tri id_12,
    output wire id_13,
    input tri id_14,
    input wand id_15,
    output tri1 id_16
    , id_31,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19,
    input wire id_20,
    input supply0 id_21,
    input wire id_22,
    input wire id_23,
    output tri id_24,
    output tri id_25,
    output uwire id_26,
    input tri1 id_27,
    input tri id_28
    , id_32,
    output tri id_29
);
  assign id_25 = id_21 == -1 > id_32;
  assign id_32 = 1;
  wire id_33;
  assign id_25 = 1'd0;
  module_0 modCall_1 (
      id_33,
      id_33,
      id_32,
      id_33,
      id_33,
      id_31,
      id_33
  );
endmodule
