
<html><head><title>Introduction to Virtuoso SystemVerilog Netlister</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175852" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introduction to Virtuoso SystemVerilog Netlister" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175852" />
<meta name="NextFile" content="chap1_ct_Benefits_of_SystemVerilog_Netlister.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="vsvnTOC.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Introduction to Virtuoso SystemVerilog Netlister" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Digital-Mixed Signal,Shadow-free,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="vsvnTOC.html" title="Contents">Contents</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_Benefits_of_SystemVerilog_Netlister.html" title="Benefits of SystemVerilog Netlister">Benefits of SystemVerilog Netl ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1064395"></a></h1>
<h1>
<a id="pgfId-1051076"></a><hr />
<a id="98672"></a>Introduction to Virtuoso SystemVerilog Netlister<hr />
</h1>

<p>
<a id="pgfId-1094593"></a>Digital system verification uses the SystemVerilog language extensively, and this has introduced the Digital-Mixed-Signal (DMS) use model. The DMS use model allows discrete models to represent analog circuits. SystemVerilog allows you to use user-defined type and resolution functions, which make the net obsolete as a scalar object. </p>
<p>
<a id="pgfId-1094594"></a>These use-model changes require a netlister that supports modern constructs, imports data from a design database, and produces a simulator-compatible netlist. A netlister that has these capabilities can traverse the design hierarchy to build the complete structure of a netlist. In such cases, the hierarchy can be a schematic view and a text view, or only a text view. </p>
<p>
<a id="pgfId-1094595"></a>Virtuoso<sup>&#174;</sup> SystemVerilog Netlister is a utility that helps you generate netlists of digital SystemVerilog designs. This utility imports configuration views of digital designs for netlist generation, directly parses and accesses SystemVerilog and Verilog text models and creates LRM-compliant SystemVerilog configurations to generate compatible netlists. </p>
<p>
<a id="pgfId-1099857"></a>This topic describes how to use the SystemVerilog Netlister to configure the environment for generating netlists of SystemVerilog designs. This topic is aimed at developers and designers of integrated circuits and assumes that you are familiar with:</p>
<ul><li>
<a id="pgfId-1099859"></a>The Virtuoso Studio design environment and application infrastructure mechanisms designed to support consistent operations between all Cadence<sup>&#174;</sup> tools.</li><li>
<a id="pgfId-1099860"></a>The applications used to design and develop integrated circuits in the Virtuoso Studio design environment, notably, Virtuoso Schematic Editor.</li><li>
<a id="pgfId-1099861"></a>The Virtuoso Studio design environment technology file.</li></ul>



<h3>
<a id="pgfId-1099898"></a>Licensing Requirements</h3>

<p>
<a id="pgfId-1099899"></a>Virtuoso SystemVerilog Netlister requires the following licenses:</p>
<ul><li>
<a id="pgfId-1099900"></a>Cadence Design Framework II license (License Number 111)</li><li>
<a id="pgfId-1099901"></a>Virtuoso Schematic Editor Verilog(R) Interface license (License Number 21400)</li><li>
<a id="pgfId-1099902"></a>Virtuoso AMS Designer Environment license (License Number 70000) or Virtuoso Schematic Editor XL license (License Number 95115)</li></ul>


<p>
<a id="pgfId-1099904"></a>For information about licensing in the Virtuoso Studio design environment, see <em><a actuate="user" class="URL" href="../dfIIconfig/dfIIconfigTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Software Licensing and Configuration Guide</a></em>.</p>

<h4><em>
<a id="pgfId-1098315"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1098341"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister.html#77289">Benefits of SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098347"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html#61362">Benefits of SystemVerilog Netlister over NC Verilog Netlister</a></p>
<p>
<a id="pgfId-1098354"></a><a href="chap1_tk_Launching_SystemVerilog_Netlister.html#50841">Launching SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098363"></a><a href="chap1_ct_SystemVerilog_Netlister_Batch_Mode.html#26986">SystemVerilog Netlister Batch Mode</a></p>
<p>
<a id="pgfId-1098366"></a><a href="chap1_tk_Migrating_SystemVerilog_Integration_Designs_to_SystemVerilog_Designs.html#25222">Migrating SystemVerilog Integration Designs to SystemVerilog Designs</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="vsvnTOC.html" id="prev" title="Contents">Contents</a></em></b><b><em><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister.html" id="nex" title="Benefits of SystemVerilog Netlister">Benefits of SystemVerilog Netl ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>