INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sources_1/new/counter_modulo_n_up_l.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_modulo_n_up_l
WARNING: [VRFC 10-3380] identifier 'W' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sources_1/new/counter_modulo_n_up_l.v:25]
WARNING: [VRFC 10-3380] identifier 'W' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sources_1/new/counter_modulo_n_up_l.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sim_1/new/counter_modulo_n_up_l_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_modulo_n_up_l_tb
WARNING: [VRFC 10-3380] identifier 'W' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sim_1/new/counter_modulo_n_up_l_tb.v:26]
WARNING: [VRFC 10-3380] identifier 'W' is used before its declaration [/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/counter_modulo_n_up_l/counter_modulo_n_up_l.srcs/sim_1/new/counter_modulo_n_up_l_tb.v:30]
