---
title: "CV"  
permalink: /cv/  
author_profile: true  
cvurl: 'http://wen-tian-pineapple.github.io/files/updated____CV.pdf'  
redirect_from:  
  - /resume  
---

{% include base_path %}  
[Download CV here](http://wen-tian-pineapple.github.io/files/updated____CV.pdf)

Education  
======  
* **Master in Electrical Engineering (VLSI Track)**  
  University of Michigan Ann Arbor (UofM), USA, 8/2022 - 5/2024 (expected)  
  - GPA: 3.927  

* **Bachelor of Science in Computer Engineering**  
  University of California San Diego (UCSD), USA, 9/2020 - 6/2022  
  - GPA: 3.917 (Major GPA: 4.0)  
  - Warren College Honors community  

* **Bachelor of Science in Computer Engineering and Computer Science**  
  Stony Brook University (SBU), USA, 7/2018 - 8/2020  
  - GPA: 4.0  
  - Honor college community  

Research Experience  
======  
* **1/2021 - 8/2022: VLSI CAD Lab & WCSNG Lab, UCSD, USA**  
  - Improved HPWL (Half-Perimeter Wire Length) calculator to reduce wire length.  
  - Enhanced cell placement to mitigate pin congestion.  
  - Designed a testing platform for back-scattering BTLE signal ([ISSCC 2022]).  

* **2/2023 - 6/2024: Michigan Integrated Circuit Lab (MICL), UofM, USA**  
  - Developed a router feature for power net routing in OpenFASOC ([ICCAD 2024], [ISSCC 2024]).  
  - Conducted performance analysis of Nvidiaâ€™s confidential GPGPU architecture using large models like LLaMA.  

* **7/2024 - Present: EIC Lab, Georgia Institute of Technology, USA**  
  - Designed micro-architecture and dataflow for the "Freely Interruptible Progressive Large Model Inference Project" ([aim for ASPLOS 2025]).  

Work Experience  
======  
* **11/2024 - Present: RTL Design Engineer, RiVAI Technologies, Shenzhen, China**  
  - Designed and implemented RTL for ML-ASIC based on the RISC-V CPU core.  
  - Optimized chip performance and power consumption.  

* **6/2020 - 6/2021: Software Development Engineer, DHC Software, Nanchang, China**  
  - Designed software interfaces and webpages.  
  - Created organ models using Mimics 20.0 and 3-matic.  

Skills  
======  
* **Computer Architecture**: Out-of-order RISC-V CPU  
* **Programming**: C/C++, Python, Java, LaTeX, bash, makefile, Verilog, SystemVerilog  
* **Digital & Physical Design**: Synopsys DC/Verdi/PrimeTime, Cadence Innovus  

Honors and Certifications  
======  
* IEEE SSCS "Code-a-Chip" Travel Grant Awards (2024)  
* Dean's List (2022-2023, UofM Ann Arbor)  
* Nvidia Jetson AI Specialist Certificate (2021)  
* CLAD Certification, National Instruments (2021)  
* Provost Honors (2020-2022, UCSD)  