$date
	Wed Jul 10 20:54:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ROM_tb $end
$var wire 8 ! data [7:0] $end
$var reg 10 " addr [9:0] $end
$var reg 1 # clk $end
$scope module circ1 $end
$var wire 10 $ addr [9:0] $end
$var wire 1 # clk $end
$var wire 8 % data [7:0] $end
$var parameter 32 & addr_width $end
$var parameter 32 ' data_width $end
$var reg 8 ( data_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1010 &
$end
#0
$dumpvars
bx (
bx %
bx $
0#
bx "
bx !
$end
#10
1#
#20
0#
#30
1#
#40
b0 "
b0 $
0#
#50
b11110001 !
b11110001 %
b11110001 (
1#
#60
0#
#70
1#
#80
b10 "
b10 $
0#
#90
b11111110 !
b11111110 %
b11111110 (
1#
#100
0#
#110
1#
#120
b11 "
b11 $
0#
#130
b11111111 !
b11111111 %
b11111111 (
1#
#140
0#
#150
1#
#160
0#
