<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/rsd/Processor/Src/Cache/MemoryAccessController.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2019- RSD contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="c1">// Memory Access Controller</span>
<a name="l-7"></a><span class="c1">// キャッシュとメモリの間に存在し、</span>
<a name="l-8"></a><span class="c1">// メモリアクセス要求の形式を変換する。</span>
<a name="l-9"></a><span class="c1">// ICacheとDCacheからのアクセスの調停も行う。</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="no">`include</span> <span class="s">&quot;BasicMacros.sv&quot;</span>
<a name="l-13"></a>
<a name="l-14"></a><span class="kn">import</span> <span class="nn">BasicTypes::*</span><span class="p">;</span>
<a name="l-15"></a><span class="kn">import</span> <span class="nn">CacheSystemTypes::*</span><span class="p">;</span>
<a name="l-16"></a><span class="kn">import</span> <span class="nn">MemoryTypes::*</span><span class="p">;</span>
<a name="l-17"></a><span class="kn">import</span> <span class="nn">MemoryMapTypes::*</span><span class="p">;</span>
<a name="l-18"></a>
<a name="l-19"></a><span class="k">module</span> <span class="n">MemoryAccessController</span> <span class="p">(</span>
<a name="l-20"></a>    <span class="n">CacheSystemIF</span><span class="p">.</span><span class="n">MemoryAccessController</span> <span class="n">port</span><span class="p">,</span>
<a name="l-21"></a><span class="k">input</span>
<a name="l-22"></a>    <span class="n">MemAccessSerial</span> <span class="n">nextMemReadSerial</span><span class="p">,</span> <span class="c1">// RSDの次の読み出し要求に割り当てられるシリアル(id)</span>
<a name="l-23"></a>    <span class="n">MemWriteSerial</span> <span class="n">nextMemWriteSerial</span><span class="p">,</span> <span class="c1">// RSDの次の書き込み要求に割り当てられるシリアル(id)</span>
<a name="l-24"></a>    <span class="n">MemoryEntryDataPath</span> <span class="n">memReadData</span><span class="p">,</span>
<a name="l-25"></a>    <span class="kt">logic</span> <span class="n">memReadDataReady</span><span class="p">,</span>
<a name="l-26"></a>    <span class="n">MemAccessSerial</span> <span class="n">memReadSerial</span><span class="p">,</span> <span class="c1">// メモリの読み出しデータのシリアル</span>
<a name="l-27"></a>    <span class="n">MemAccessResponse</span> <span class="n">memAccessResponse</span><span class="p">,</span> <span class="c1">// メモリ書き込み完了通知</span>
<a name="l-28"></a>    <span class="kt">logic</span> <span class="n">memAccessReadBusy</span><span class="p">,</span>
<a name="l-29"></a>    <span class="kt">logic</span> <span class="n">memAccessWriteBusy</span><span class="p">,</span>
<a name="l-30"></a><span class="k">output</span>
<a name="l-31"></a>    <span class="n">PhyAddrPath</span> <span class="n">memAccessAddr</span><span class="p">,</span>
<a name="l-32"></a>    <span class="n">MemoryEntryDataPath</span> <span class="n">memAccessWriteData</span><span class="p">,</span>
<a name="l-33"></a>    <span class="kt">logic</span> <span class="n">memAccessRE</span><span class="p">,</span>
<a name="l-34"></a>    <span class="kt">logic</span> <span class="n">memAccessWE</span>
<a name="l-35"></a><span class="p">);</span>
<a name="l-36"></a>    <span class="c1">// ICache/DCacheからの要求を受理するか否か</span>
<a name="l-37"></a>    <span class="kt">logic</span> <span class="n">icAck</span><span class="p">;</span>
<a name="l-38"></a>    <span class="kt">logic</span> <span class="n">dcAck</span><span class="p">;</span>
<a name="l-39"></a>
<a name="l-40"></a>    <span class="c1">// メモリアクセスのシリアル番号を保持するカウンタ</span>
<a name="l-41"></a>    <span class="c1">// 現在の実装では、読出し</span>
<a name="l-42"></a>    <span class="n">MemAccessSerial</span> <span class="n">reqSerial</span><span class="p">,</span> <span class="n">nextReqSerial</span><span class="p">;</span>
<a name="l-43"></a>    <span class="n">MemAccessSerial</span> <span class="n">resultSerial</span><span class="p">,</span> <span class="n">nextResultSerial</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a>    <span class="k">always_ff</span> <span class="p">@(</span> <span class="k">posedge</span> <span class="n">port</span><span class="p">.</span><span class="n">clk</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-46"></a>        <span class="k">if</span> <span class="p">(</span> <span class="n">port</span><span class="p">.</span><span class="n">rst</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-47"></a>            <span class="n">reqSerial</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-48"></a>            <span class="n">resultSerial</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-49"></a>        <span class="k">end</span>
<a name="l-50"></a>        <span class="k">else</span> <span class="k">begin</span>
<a name="l-51"></a>            <span class="n">reqSerial</span> <span class="o">&lt;=</span> <span class="n">nextReqSerial</span><span class="p">;</span>
<a name="l-52"></a>            <span class="n">resultSerial</span> <span class="o">&lt;=</span> <span class="n">nextResultSerial</span><span class="p">;</span>
<a name="l-53"></a>        <span class="k">end</span>
<a name="l-54"></a>    <span class="k">end</span>
<a name="l-55"></a>
<a name="l-56"></a>    <span class="c1">// メモリへのアクセス要求</span>
<a name="l-57"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-58"></a>        <span class="c1">// ICache/DCacheの要求を受けるor何もしない を決定</span>
<a name="l-59"></a>        <span class="n">icAck</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
<a name="l-60"></a>        <span class="n">dcAck</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
<a name="l-61"></a>        <span class="k">if</span> <span class="p">(</span> <span class="o">!</span><span class="n">memAccessReadBusy</span> <span class="o">&amp;&amp;</span> <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessReq</span><span class="p">.</span><span class="n">valid</span> <span class="p">)</span>
<a name="l-62"></a>            <span class="n">icAck</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<a name="l-63"></a>        <span class="k">else</span> <span class="k">if</span> <span class="p">(</span> <span class="o">!</span><span class="n">memAccessReadBusy</span> <span class="o">&amp;&amp;</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="p">(</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">we</span> <span class="o">==</span> <span class="n">FALSE</span> <span class="p">)</span> <span class="p">)</span>
<a name="l-64"></a>            <span class="n">dcAck</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<a name="l-65"></a>        <span class="k">else</span> <span class="k">if</span> <span class="p">(</span> <span class="o">!</span><span class="n">memAccessWriteBusy</span> <span class="o">&amp;&amp;</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">valid</span>  <span class="o">&amp;&amp;</span> <span class="p">(</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">we</span> <span class="o">==</span> <span class="n">TRUE</span> <span class="p">)</span> <span class="p">)</span>
<a name="l-66"></a>            <span class="n">dcAck</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<a name="l-67"></a>
<a name="l-68"></a>        <span class="c1">// ICache/DCacheの要求を受ける場合、</span>
<a name="l-69"></a>        <span class="c1">// それに従ってメモリへリクエストを送る</span>
<a name="l-70"></a>        <span class="k">if</span> <span class="p">(</span> <span class="n">icAck</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-71"></a>            <span class="n">memAccessAddr</span> <span class="o">=</span> <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessReq</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
<a name="l-72"></a>            <span class="n">memAccessWriteData</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-73"></a>            <span class="n">memAccessRE</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<a name="l-74"></a>            <span class="n">memAccessWE</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
<a name="l-75"></a>        <span class="k">end</span>
<a name="l-76"></a>        <span class="k">else</span> <span class="k">if</span> <span class="p">(</span> <span class="n">dcAck</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-77"></a>            <span class="n">memAccessAddr</span> <span class="o">=</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
<a name="l-78"></a>            <span class="n">memAccessWriteData</span> <span class="o">=</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
<a name="l-79"></a>            <span class="n">memAccessRE</span> <span class="o">=</span> <span class="p">(</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">we</span> <span class="o">?</span> <span class="n">FALSE</span> <span class="o">:</span> <span class="n">TRUE</span> <span class="p">);</span>
<a name="l-80"></a>            <span class="n">memAccessWE</span> <span class="o">=</span> <span class="p">(</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">we</span> <span class="o">?</span> <span class="n">TRUE</span> <span class="o">:</span> <span class="n">FALSE</span> <span class="p">);</span>
<a name="l-81"></a>        <span class="k">end</span>
<a name="l-82"></a>        <span class="k">else</span> <span class="k">begin</span>
<a name="l-83"></a>            <span class="n">memAccessAddr</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-84"></a>            <span class="n">memAccessWriteData</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-85"></a>            <span class="n">memAccessRE</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
<a name="l-86"></a>            <span class="n">memAccessWE</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
<a name="l-87"></a>        <span class="k">end</span>
<a name="l-88"></a>
<a name="l-89"></a>        <span class="c1">// Ack for Request</span>
<a name="l-90"></a>        <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessReqAck</span><span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="n">icAck</span><span class="p">;</span>
<a name="l-91"></a>        <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessReqAck</span><span class="p">.</span><span class="n">serial</span> <span class="o">=</span> <span class="n">nextMemReadSerial</span><span class="p">;</span> <span class="c1">// I-Cacheは読み出し要求しかしない</span>
<a name="l-92"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReqAck</span><span class="p">.</span><span class="n">ack</span> <span class="o">=</span> <span class="n">dcAck</span><span class="p">;</span>
<a name="l-93"></a>        <span class="c1">// D-Cacheの要求は書き込みと読み出しの2種類あり，シリアルは独立に管理されている</span>
<a name="l-94"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReqAck</span><span class="p">.</span><span class="n">serial</span> <span class="o">=</span> <span class="n">nextMemReadSerial</span><span class="p">;</span>
<a name="l-95"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReqAck</span><span class="p">.</span><span class="n">wserial</span> <span class="o">=</span> <span class="n">nextMemWriteSerial</span><span class="p">;</span>
<a name="l-96"></a>    <span class="k">end</span>
<a name="l-97"></a>
<a name="l-98"></a>    <span class="c1">// メモリの読出し結果</span>
<a name="l-99"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-100"></a>        <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessResult</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="n">memReadDataReady</span><span class="p">;</span>
<a name="l-101"></a>        <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessResult</span><span class="p">.</span><span class="n">serial</span> <span class="o">=</span> <span class="n">memReadSerial</span><span class="p">;</span>
<a name="l-102"></a>        <span class="n">port</span><span class="p">.</span><span class="n">icMemAccessResult</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">memReadData</span><span class="p">;</span>
<a name="l-103"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessResult</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="n">memReadDataReady</span><span class="p">;</span>
<a name="l-104"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessResult</span><span class="p">.</span><span class="n">serial</span> <span class="o">=</span> <span class="n">memReadSerial</span><span class="p">;</span>
<a name="l-105"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessResult</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">memReadData</span><span class="p">;</span>
<a name="l-106"></a>        <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessResponse</span> <span class="o">=</span> <span class="n">memAccessResponse</span><span class="p">;</span>
<a name="l-107"></a>    <span class="k">end</span>
<a name="l-108"></a>
<a name="l-109"></a>    <span class="c1">// MemAccessSerial</span>
<a name="l-110"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-111"></a>        <span class="n">nextReqSerial</span> <span class="o">=</span> <span class="n">reqSerial</span><span class="p">;</span>
<a name="l-112"></a>        <span class="n">nextResultSerial</span> <span class="o">=</span> <span class="n">resultSerial</span><span class="p">;</span>
<a name="l-113"></a>
<a name="l-114"></a>        <span class="c1">// 読出要求が来たら、reqSerialをインクリメント</span>
<a name="l-115"></a>        <span class="k">if</span> <span class="p">(</span> <span class="n">icAck</span> <span class="o">||</span> <span class="p">(</span> <span class="n">dcAck</span> <span class="o">&amp;&amp;</span> <span class="n">port</span><span class="p">.</span><span class="n">dcMemAccessReq</span><span class="p">.</span><span class="n">we</span> <span class="o">==</span> <span class="n">FALSE</span> <span class="p">)</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-116"></a>            <span class="n">nextReqSerial</span> <span class="o">=</span> <span class="n">reqSerial</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-117"></a>        <span class="k">end</span>
<a name="l-118"></a>
<a name="l-119"></a>        <span class="c1">// 読出結果が来たら、resultSerialをインクリメント</span>
<a name="l-120"></a>        <span class="k">if</span> <span class="p">(</span> <span class="n">memReadDataReady</span> <span class="p">)</span> <span class="k">begin</span>
<a name="l-121"></a>            <span class="n">nextResultSerial</span> <span class="o">=</span> <span class="n">resultSerial</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-122"></a>        <span class="k">end</span>
<a name="l-123"></a>    <span class="k">end</span>
<a name="l-124"></a>
<a name="l-125"></a>    <span class="c1">// 現在の実装では、キャッシュラインのデータ幅とメモリの入出力データ幅は</span>
<a name="l-126"></a>    <span class="c1">// 同じである必要がある。</span>
<a name="l-127"></a>    <span class="no">`RSD_STATIC_ASSERT</span><span class="p">(</span>
<a name="l-128"></a>        <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">ICacheLinePath</span><span class="p">)</span> <span class="o">==</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">MemoryEntryDataPath</span><span class="p">),</span> 
<a name="l-129"></a>        <span class="p">(</span><span class="s">&quot;The data width of a cache line(%x) and a memory entry(%x) are not matched.&quot;</span><span class="p">,</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">ICacheLinePath</span><span class="p">),</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">MemoryEntryDataPath</span><span class="p">))</span>
<a name="l-130"></a>    <span class="p">);</span>
<a name="l-131"></a>    <span class="no">`RSD_STATIC_ASSERT</span><span class="p">(</span>
<a name="l-132"></a>        <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">DCacheLinePath</span><span class="p">)</span> <span class="o">==</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">MemoryEntryDataPath</span><span class="p">),</span>
<a name="l-133"></a>        <span class="p">(</span><span class="s">&quot;The data width of a cache line(%x) and a memory entry(%x) are not matched.&quot;</span><span class="p">,</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">DCacheLinePath</span><span class="p">),</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">MemoryEntryDataPath</span><span class="p">))</span>
<a name="l-134"></a>    <span class="p">);</span>
<a name="l-135"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>