#Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 29 17:59:52 2024

def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {SFP_TX_DISABLE0} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {SFP_TX_DISABLE1} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {eth_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {eth_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {eth_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
def_port {eth_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
def_port {eth_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
def_port {eth_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
def_port {eth_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
def_port {ad_data[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {ad_data[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {eth_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {eth_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {eth_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
def_port {eth_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
def_port {eth_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
def_port {eth_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {key_in} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {key_in_2} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {key_udp_send} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
