

================================================================
== Vitis HLS Report for 'run_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Mon Sep 19 17:09:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.695 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     196|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     196|    218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_97_p2      |         +|   0|  0|  39|          32|           1|
    |and_ln85_fu_158_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_92_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln85_1_fu_146_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln85_fu_140_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln85_1_fu_152_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_164_p2      |        or|   0|  0|   2|           1|           1|
    |idx_1_fu_177_p3        |    select|   0|  0|  32|           1|          32|
    |score_1_fu_170_p3      |    select|   0|  0|  32|           1|          31|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 155|         101|         104|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_score_load  |   9|          2|   32|         64|
    |i_fu_48                      |   9|          2|   32|         64|
    |idx_fu_44                    |   9|          2|   32|         64|
    |score_fu_40                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         14|  131|        262|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_1_reg_225              |  32|   0|   32|          0|
    |i_fu_48                  |  32|   0|   32|          0|
    |idx_fu_44                |  32|   0|   32|          0|
    |score_fu_40              |  32|   0|   32|          0|
    |score_load_reg_233       |  32|   0|   32|          0|
    |sext_ln64_cast_reg_220   |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 196|   0|  196|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|sext_ln64       |   in|   16|     ap_none|                     sext_ln64|        scalar|
|idx_out         |  out|   32|      ap_vld|                       idx_out|       pointer|
|idx_out_ap_vld  |  out|    1|      ap_vld|                       idx_out|       pointer|
+----------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 5 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln64"   --->   Operation 8 'read' 'sext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln64_cast = sext i16 %sext_ln64_read"   --->   Operation 9 'sext' 'sext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %idx"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -1, i32 %score"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_69_2.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_eq  i32 %i_1, i32 %sext_ln64_cast"   --->   Operation 16 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %i_1, i32 1" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 17 'add' 'add_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1073, void %VITIS_LOOP_69_2.i.split, void %_Z11find_regioniPf.exit.loopexit.exitStub" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 18 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%score_load = load i32 %score" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 19 'load' 'score_load' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %score_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 20 'fcmp' 'tmp_1' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %add_ln64, i32 %i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 21 'store' 'store_ln64' <Predicate = (!icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%idx_load_1 = load i32 %idx"   --->   Operation 39 'load' 'idx_load_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 22 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 23 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 25 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 27 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln85 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 28 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.44ns)   --->   "%icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 29 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%or_ln85_1 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 30 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %score_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 31 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%and_ln85 = and i1 %or_ln85_1, i1 %tmp_1" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 32 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85 = or i1 %tmp_2, i1 %and_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 33 'or' 'or_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.69ns)   --->   "%score_1 = select i1 %or_ln85, i32 inf, i32 %score_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 34 'select' 'score_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.69ns)   --->   "%idx_1 = select i1 %or_ln85, i32 %i_1, i32 %idx_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 35 'select' 'idx_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %idx_1, i32 %idx" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 36 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %score_1, i32 %score" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 37 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_69_2.i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 38 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
score             (alloca      ) [ 0111]
idx               (alloca      ) [ 0111]
i                 (alloca      ) [ 0110]
sext_ln64_read    (read        ) [ 0000]
sext_ln64_cast    (sext        ) [ 0110]
store_ln0         (store       ) [ 0000]
store_ln0         (store       ) [ 0000]
store_ln0         (store       ) [ 0000]
br_ln0            (br          ) [ 0000]
i_1               (load        ) [ 0101]
specpipeline_ln0  (specpipeline) [ 0000]
icmp_ln1073       (icmp        ) [ 0110]
add_ln64          (add         ) [ 0000]
br_ln64           (br          ) [ 0000]
score_load        (load        ) [ 0101]
store_ln64        (store       ) [ 0000]
idx_load          (load        ) [ 0000]
specloopname_ln64 (specloopname) [ 0000]
tmp_2             (bitselect   ) [ 0000]
bitcast_ln85      (bitcast     ) [ 0000]
tmp               (partselect  ) [ 0000]
trunc_ln85        (trunc       ) [ 0000]
icmp_ln85         (icmp        ) [ 0000]
icmp_ln85_1       (icmp        ) [ 0000]
or_ln85_1         (or          ) [ 0000]
tmp_1             (fcmp        ) [ 0000]
and_ln85          (and         ) [ 0000]
or_ln85           (or          ) [ 0000]
score_1           (select      ) [ 0000]
idx_1             (select      ) [ 0000]
store_ln64        (store       ) [ 0000]
store_ln64        (store       ) [ 0000]
br_ln64           (br          ) [ 0000]
idx_load_1        (load        ) [ 0000]
write_ln0         (write       ) [ 0000]
ret_ln0           (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln64">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idx_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="score_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="score/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="idx_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln64_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln64_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln64_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_1_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln1073_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln64_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="score_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="score_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln64_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="idx_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bitcast_ln85_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln85_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln85_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln85_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="23" slack="0"/>
<pin id="148" dir="0" index="1" bw="23" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="or_ln85_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln85_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_ln85_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="score_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="score_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="idx_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln64_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln64_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="idx_load_1_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load_1/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="score_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="score "/>
</bind>
</comp>

<comp id="205" class="1005" name="idx_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="220" class="1005" name="sext_ln64_cast_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64_cast "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="score_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="score_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="89" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="103" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="111"><net_src comp="97" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="123" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="126" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="140" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="65" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="115" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="164" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="112" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="170" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="201"><net_src comp="40" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="208"><net_src comp="44" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="216"><net_src comp="48" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="223"><net_src comp="70" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="228"><net_src comp="89" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="236"><net_src comp="103" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="170" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: idx_out | {2 }
 - Input state : 
	Port: run_Pipeline_VITIS_LOOP_64_1 : sext_ln64 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1073 : 1
		add_ln64 : 1
		br_ln64 : 2
		tmp_1 : 1
		store_ln64 : 2
		write_ln0 : 1
	State 3
		tmp_2 : 1
		tmp : 1
		trunc_ln85 : 1
		icmp_ln85 : 2
		icmp_ln85_1 : 2
		or_ln85_1 : 3
		and_ln85 : 3
		or_ln85 : 3
		score_1 : 3
		idx_1 : 3
		store_ln64 : 4
		store_ln64 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |       score_1_fu_170      |    0    |    32   |
|          |        idx_1_fu_177       |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln1073_fu_92     |    0    |    18   |
|   icmp   |      icmp_ln85_fu_140     |    0    |    11   |
|          |     icmp_ln85_1_fu_146    |    0    |    15   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln64_fu_97      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    or    |      or_ln85_1_fu_152     |    0    |    2    |
|          |       or_ln85_fu_164      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln85_fu_158      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln64_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_58   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_65         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln64_cast_fu_70   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_2_fu_115       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_126        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln85_fu_136     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   153   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_225     |   32   |
|       i_reg_213      |   32   |
|      idx_reg_205     |   32   |
|  score_load_reg_233  |   32   |
|     score_reg_198    |   32   |
|sext_ln64_cast_reg_220|   32   |
+----------------------+--------+
|         Total        |   192  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_65 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   192  |   162  |
+-----------+--------+--------+--------+
