
*** Running vivado
    with args -log xobus_phy_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xobus_phy_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xobus_phy_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/utils_1/imports/synth_1/xobus_phy_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/utils_1/imports/synth_1/xobus_phy_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top xobus_phy_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xobus_phy_top' [C:/Users/Andrew/Downloads/xobus_phy_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'xobuslite_sync_phy' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:46]
INFO: [Synth 8-6157] synthesizing module 'asyncfifo' [C:/Users/Andrew/Downloads/asyncfifo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'asyncfifo' (0#1) [C:/Users/Andrew/Downloads/asyncfifo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xobuslite_sync_phy' (0#1) [C:/Users/Andrew/Downloads/xobus_sync_phy.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_phy_driver' [C:/Users/Andrew/Downloads/xobus_sync_phy_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_phy_driver' (0#1) [C:/Users/Andrew/Downloads/xobus_sync_phy_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xobus_phy_top' (0#1) [C:/Users/Andrew/Downloads/xobus_phy_top.v:2]
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [C:/Users/Andrew/Downloads/asyncfifo.v:117]
WARNING: [Synth 8-7129] Port wvalid in module xobuslite_sync_phy is either unconnected or has no load
WARNING: [Synth 8-7129] Port rready in module xobuslite_sync_phy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.199 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1285.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc]
WARNING: [Vivado 12-507] No nets matched 'clkout_IBUF'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'xobuslite_phy/FSM_sequential_state_reg[0]/Q'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:74]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {xobuslite_phy/FSM_sequential_state_reg[0]/Q}]'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:74]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'xobuslite_phy/FSM_sequential_state_reg[1]/Q'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {xobuslite_phy/FSM_sequential_state_reg[1]/Q}]'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'xobuslite_phy/FSM_sequential_state_reg[2]/Q'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:76]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {xobuslite_phy/FSM_sequential_state_reg[2]/Q}]'. [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.srcs/constrs_1/new/sync_fifo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xobus_phy_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xobus_phy_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1309.191 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xobuslite_sync_phy'
WARNING: [Synth 8-327] inferring latch for variable 'data_o_q_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:178]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              100
                 RD_DONE |                              010 |                              101
                   WRITE |                              011 |                              010
                 WR_DONE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xobuslite_sync_phy'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'data_en_q_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'rd_n_s_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'wr_n_s_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:173]
WARNING: [Synth 8-327] inferring latch for variable 'oe_n_s_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'outfifo_re_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'infifo_we_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'infifo_wdata_reg' [C:/Users/Andrew/Downloads/xobus_sync_phy.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 4     
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              256 Bit	(32 X 8 bit)          RAMs := 2     
+---Muxes : 
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design xobus_phy_top has port siwu driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+-----------------------------------------+-----------+----------------------+-------------+
|Module Name   | RTL Object                              | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------------------------------+-----------+----------------------+-------------+
|xobus_phy_top | xobuslite_phy/incoming_fifo/storage_reg | Implied   | 32 x 8               | RAM32M x 2  | 
|xobus_phy_top | xobuslite_phy/outgoing_fifo/storage_reg | Implied   | 32 x 8               | RAM32M x 2  | 
+--------------+-----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+-----------------------------------------+-----------+----------------------+-------------+
|Module Name   | RTL Object                              | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------------------------------+-----------+----------------------+-------------+
|xobus_phy_top | xobuslite_phy/incoming_fifo/storage_reg | Implied   | 32 x 8               | RAM32M x 2  | 
|xobus_phy_top | xobuslite_phy/outgoing_fifo/storage_reg | Implied   | 32 x 8               | RAM32M x 2  | 
+--------------+-----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |LUT1     |     4|
|3     |LUT2     |     7|
|4     |LUT3     |    15|
|5     |LUT4     |    18|
|6     |LUT5     |    12|
|7     |LUT6     |    25|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     4|
|10    |FDRE     |   114|
|11    |FDSE     |     4|
|12    |LD       |    24|
|13    |IBUF     |     5|
|14    |IOBUF    |     8|
|15    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1309.191 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1309.191 ; gain = 23.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1309.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 9111956f
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 20 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1309.191 ; gain = 23.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrew/sync_fifo_v2/sync_fifo_v2.runs/synth_1/xobus_phy_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xobus_phy_top_utilization_synth.rpt -pb xobus_phy_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 21:47:48 2022...
