xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
analog_ov.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8570/sources_1/new/analog_ov.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_analog_ov_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_analog_ov_0_0/sim/design_1_analog_ov_0_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
ov7725_data_sample.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6ae4/src/ov7725_data_sample.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_ov7725_data_sample_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7725_data_sample_0_0/sim/design_1_ov7725_data_sample_0_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f6fc_ila_lib_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_3_0/bd_0/ip/ip_0/sim/bd_f6fc_ila_lib_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f6fc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_3_0/bd_0/sim/bd_f6fc.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_system_ila_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_3_0/sim/design_1_system_ila_3_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_374d_ila_lib_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_4_0/bd_0/ip/ip_0/sim/bd_374d_ila_lib_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_374d.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_4_0/bd_0/sim/bd_374d.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_system_ila_4_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_4_0/sim/design_1_system_ila_4_0.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_ila_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_1.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
