INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sources_1/imports/new/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project1/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
