// Seed: 1611234506
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    output tri id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9,
    input supply1 id_10
);
  assign id_4 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input supply1 id_5,
    output wire id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply0 id_10,
    output wand id_11
);
  wire [1 : 1] id_13;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_5,
      id_11,
      id_9,
      id_7,
      id_10,
      id_10,
      id_3,
      id_5
  );
endmodule
