#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  8 14:26:33 2022
# Process ID: 17420
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent304 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets Net] [get_bd_nets Net1] [get_bd_nets time_pulse_0_pulse_1ms] [get_bd_cells IP_IMU_0]
startgroup
create_bd_cell -type ip -vlnv elsys-design.com:user:IMU_v3:1.0 IMU_v3_0
endgroup
set_property location {4 1234 56} [get_bd_cells IMU_v3_0]
connect_bd_net [get_bd_ports IMU_I2C_SDA] [get_bd_pins IMU_v3_0/SDA_IO]
connect_bd_net [get_bd_ports IMU_I2C_SCL] [get_bd_pins IMU_v3_0/SCL_IO]
connect_bd_net [get_bd_pins IMU_v3_0/pulse_1ms] [get_bd_pins time_pulse_0/pulse_1ms]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/IMU_v3_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins IMU_v3_0/S00_AXI]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_fpga_Timer_ronde_0_0 design_fpga_IMU_v3_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_fpga_Timer_ronde_0_0 design_fpga_IMU_v3_0_0}] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/Projet_range/project/design_fpga_IMU_up_wrapper.xsa
