# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FDP.srcs/sources_1/new/arithmetic_bcd_to_fp_input_system.v" \
"../../../../FDP.srcs/sources_1/new/circular_digit_manager.v" \
"../../../../FDP.srcs/sources_1/new/horner_fixedpoint_evaluator.v" \
"../../../../FDP.srcs/sim_1/new/tb_arithmetic_bcd_to_fp_input_system.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
