/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* PS_1 */
#define PS_1_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_1_0_INBUF_ENABLED 1u
#define PS_1_0_INIT_DRIVESTATE 0u
#define PS_1_0_INIT_MUXSEL 0u
#define PS_1_0_INPUT_SYNC 2u
#define PS_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_1_0_NUM 6u
#define PS_1_0_PORT GPIO_PRT12
#define PS_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_1_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_1_INBUF_ENABLED 1u
#define PS_1_INIT_DRIVESTATE 0u
#define PS_1_INIT_MUXSEL 0u
#define PS_1_INPUT_SYNC 2u
#define PS_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_1_NUM 6u
#define PS_1_PORT GPIO_PRT12
#define PS_1_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_2 */
#define PS_2_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_2_0_INBUF_ENABLED 1u
#define PS_2_0_INIT_DRIVESTATE 0u
#define PS_2_0_INIT_MUXSEL 0u
#define PS_2_0_INPUT_SYNC 2u
#define PS_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_2_0_NUM 2u
#define PS_2_0_PORT GPIO_PRT7
#define PS_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_2_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_2_INBUF_ENABLED 1u
#define PS_2_INIT_DRIVESTATE 0u
#define PS_2_INIT_MUXSEL 0u
#define PS_2_INPUT_SYNC 2u
#define PS_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_2_NUM 2u
#define PS_2_PORT GPIO_PRT7
#define PS_2_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_3 */
#define PS_3_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_3_0_INBUF_ENABLED 1u
#define PS_3_0_INIT_DRIVESTATE 0u
#define PS_3_0_INIT_MUXSEL 0u
#define PS_3_0_INPUT_SYNC 2u
#define PS_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_3_0_NUM 6u
#define PS_3_0_PORT GPIO_PRT9
#define PS_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_3_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_3_INBUF_ENABLED 1u
#define PS_3_INIT_DRIVESTATE 0u
#define PS_3_INIT_MUXSEL 0u
#define PS_3_INPUT_SYNC 2u
#define PS_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_3_NUM 6u
#define PS_3_PORT GPIO_PRT9
#define PS_3_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_4 */
#define PS_4_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_4_0_INBUF_ENABLED 1u
#define PS_4_0_INIT_DRIVESTATE 0u
#define PS_4_0_INIT_MUXSEL 0u
#define PS_4_0_INPUT_SYNC 2u
#define PS_4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_4_0_NUM 3u
#define PS_4_0_PORT GPIO_PRT9
#define PS_4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_4_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_4_INBUF_ENABLED 1u
#define PS_4_INIT_DRIVESTATE 0u
#define PS_4_INIT_MUXSEL 0u
#define PS_4_INPUT_SYNC 2u
#define PS_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_4_NUM 3u
#define PS_4_PORT GPIO_PRT9
#define PS_4_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_5 */
#define PS_5_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_5_0_INBUF_ENABLED 1u
#define PS_5_0_INIT_DRIVESTATE 0u
#define PS_5_0_INIT_MUXSEL 0u
#define PS_5_0_INPUT_SYNC 2u
#define PS_5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_5_0_NUM 1u
#define PS_5_0_PORT GPIO_PRT9
#define PS_5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_5_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_5_INBUF_ENABLED 1u
#define PS_5_INIT_DRIVESTATE 0u
#define PS_5_INIT_MUXSEL 0u
#define PS_5_INPUT_SYNC 2u
#define PS_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_5_NUM 1u
#define PS_5_PORT GPIO_PRT9
#define PS_5_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_6 */
#define PS_6_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_6_0_INBUF_ENABLED 1u
#define PS_6_0_INIT_DRIVESTATE 0u
#define PS_6_0_INIT_MUXSEL 0u
#define PS_6_0_INPUT_SYNC 2u
#define PS_6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_6_0_NUM 7u
#define PS_6_0_PORT GPIO_PRT12
#define PS_6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_6_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_6_INBUF_ENABLED 1u
#define PS_6_INIT_DRIVESTATE 0u
#define PS_6_INIT_MUXSEL 0u
#define PS_6_INPUT_SYNC 2u
#define PS_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_6_NUM 7u
#define PS_6_PORT GPIO_PRT12
#define PS_6_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_7 */
#define PS_7_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_7_0_INBUF_ENABLED 1u
#define PS_7_0_INIT_DRIVESTATE 0u
#define PS_7_0_INIT_MUXSEL 0u
#define PS_7_0_INPUT_SYNC 2u
#define PS_7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_7_0_NUM 5u
#define PS_7_0_PORT GPIO_PRT0
#define PS_7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_7_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_7_INBUF_ENABLED 1u
#define PS_7_INIT_DRIVESTATE 0u
#define PS_7_INIT_MUXSEL 0u
#define PS_7_INPUT_SYNC 2u
#define PS_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_7_NUM 5u
#define PS_7_PORT GPIO_PRT0
#define PS_7_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_8 */
#define PS_8_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_8_0_INBUF_ENABLED 1u
#define PS_8_0_INIT_DRIVESTATE 0u
#define PS_8_0_INIT_MUXSEL 0u
#define PS_8_0_INPUT_SYNC 2u
#define PS_8_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_8_0_NUM 2u
#define PS_8_0_PORT GPIO_PRT6
#define PS_8_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_8_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_8_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_8_INBUF_ENABLED 1u
#define PS_8_INIT_DRIVESTATE 0u
#define PS_8_INIT_MUXSEL 0u
#define PS_8_INPUT_SYNC 2u
#define PS_8_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_8_NUM 2u
#define PS_8_PORT GPIO_PRT6
#define PS_8_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_8_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_9 */
#define PS_9_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_9_0_INBUF_ENABLED 1u
#define PS_9_0_INIT_DRIVESTATE 0u
#define PS_9_0_INIT_MUXSEL 0u
#define PS_9_0_INPUT_SYNC 2u
#define PS_9_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_9_0_NUM 4u
#define PS_9_0_PORT GPIO_PRT9
#define PS_9_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_9_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_9_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_9_INBUF_ENABLED 1u
#define PS_9_INIT_DRIVESTATE 0u
#define PS_9_INIT_MUXSEL 0u
#define PS_9_INPUT_SYNC 2u
#define PS_9_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_9_NUM 4u
#define PS_9_PORT GPIO_PRT9
#define PS_9_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_9_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_10 */
#define PS_10_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_10_0_INBUF_ENABLED 1u
#define PS_10_0_INIT_DRIVESTATE 0u
#define PS_10_0_INIT_MUXSEL 0u
#define PS_10_0_INPUT_SYNC 2u
#define PS_10_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_10_0_NUM 2u
#define PS_10_0_PORT GPIO_PRT9
#define PS_10_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_10_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_10_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_10_INBUF_ENABLED 1u
#define PS_10_INIT_DRIVESTATE 0u
#define PS_10_INIT_MUXSEL 0u
#define PS_10_INPUT_SYNC 2u
#define PS_10_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_10_NUM 2u
#define PS_10_PORT GPIO_PRT9
#define PS_10_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_10_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PS_11 */
#define PS_11_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_11_0_INBUF_ENABLED 1u
#define PS_11_0_INIT_DRIVESTATE 0u
#define PS_11_0_INIT_MUXSEL 0u
#define PS_11_0_INPUT_SYNC 2u
#define PS_11_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_11_0_NUM 0u
#define PS_11_0_PORT GPIO_PRT9
#define PS_11_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_11_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PS_11_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define PS_11_INBUF_ENABLED 1u
#define PS_11_INIT_DRIVESTATE 0u
#define PS_11_INIT_MUXSEL 0u
#define PS_11_INPUT_SYNC 2u
#define PS_11_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PS_11_NUM 0u
#define PS_11_PORT GPIO_PRT9
#define PS_11_SLEWRATE CY_GPIO_SLEW_FAST
#define PS_11_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Motor1 */
#define Motor1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor1_0_INBUF_ENABLED 0u
#define Motor1_0_INIT_DRIVESTATE 1u
#define Motor1_0_INIT_MUXSEL 8u
#define Motor1_0_INPUT_SYNC 2u
#define Motor1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor1_0_NUM 4u
#define Motor1_0_PORT GPIO_PRT10
#define Motor1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Motor1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor1_INBUF_ENABLED 0u
#define Motor1_INIT_DRIVESTATE 1u
#define Motor1_INIT_MUXSEL 8u
#define Motor1_INPUT_SYNC 2u
#define Motor1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor1_NUM 4u
#define Motor1_PORT GPIO_PRT10
#define Motor1_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Motor2 */
#define Motor2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor2_0_INBUF_ENABLED 0u
#define Motor2_0_INIT_DRIVESTATE 1u
#define Motor2_0_INIT_MUXSEL 8u
#define Motor2_0_INPUT_SYNC 2u
#define Motor2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor2_0_NUM 6u
#define Motor2_0_PORT GPIO_PRT5
#define Motor2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Motor2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor2_INBUF_ENABLED 0u
#define Motor2_INIT_DRIVESTATE 1u
#define Motor2_INIT_MUXSEL 8u
#define Motor2_INPUT_SYNC 2u
#define Motor2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor2_NUM 6u
#define Motor2_PORT GPIO_PRT5
#define Motor2_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Trigger */
#define Trigger_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_0_INBUF_ENABLED 0u
#define Trigger_0_INIT_DRIVESTATE 0u
#define Trigger_0_INIT_MUXSEL 0u
#define Trigger_0_INPUT_SYNC 2u
#define Trigger_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_0_NUM 5u
#define Trigger_0_PORT GPIO_PRT9
#define Trigger_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_INBUF_ENABLED 0u
#define Trigger_INIT_DRIVESTATE 0u
#define Trigger_INIT_MUXSEL 0u
#define Trigger_INPUT_SYNC 2u
#define Trigger_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_NUM 5u
#define Trigger_PORT GPIO_PRT9
#define Trigger_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_1_ss_s */
#define SPI_1_ss_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_ss_s_0_INBUF_ENABLED 1u
#define SPI_1_ss_s_0_INIT_DRIVESTATE 1u
#define SPI_1_ss_s_0_INIT_MUXSEL 20u
#define SPI_1_ss_s_0_INPUT_SYNC 2u
#define SPI_1_ss_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_ss_s_0_NUM 5u
#define SPI_1_ss_s_0_PORT GPIO_PRT10
#define SPI_1_ss_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_ss_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_1_ss_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_ss_s_INBUF_ENABLED 1u
#define SPI_1_ss_s_INIT_DRIVESTATE 1u
#define SPI_1_ss_s_INIT_MUXSEL 20u
#define SPI_1_ss_s_INPUT_SYNC 2u
#define SPI_1_ss_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_ss_s_NUM 5u
#define SPI_1_ss_s_PORT GPIO_PRT10
#define SPI_1_ss_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_ss_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_1_miso_s */
#define SPI_1_miso_s_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_1_miso_s_0_INBUF_ENABLED 0u
#define SPI_1_miso_s_0_INIT_DRIVESTATE 1u
#define SPI_1_miso_s_0_INIT_MUXSEL 20u
#define SPI_1_miso_s_0_INPUT_SYNC 2u
#define SPI_1_miso_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_miso_s_0_NUM 1u
#define SPI_1_miso_s_0_PORT GPIO_PRT10
#define SPI_1_miso_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_miso_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_1_miso_s_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_1_miso_s_INBUF_ENABLED 0u
#define SPI_1_miso_s_INIT_DRIVESTATE 1u
#define SPI_1_miso_s_INIT_MUXSEL 20u
#define SPI_1_miso_s_INPUT_SYNC 2u
#define SPI_1_miso_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_miso_s_NUM 1u
#define SPI_1_miso_s_PORT GPIO_PRT10
#define SPI_1_miso_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_miso_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_1_mosi_s */
#define SPI_1_mosi_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_mosi_s_0_INBUF_ENABLED 1u
#define SPI_1_mosi_s_0_INIT_DRIVESTATE 1u
#define SPI_1_mosi_s_0_INIT_MUXSEL 20u
#define SPI_1_mosi_s_0_INPUT_SYNC 2u
#define SPI_1_mosi_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_mosi_s_0_NUM 0u
#define SPI_1_mosi_s_0_PORT GPIO_PRT10
#define SPI_1_mosi_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_mosi_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_1_mosi_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_mosi_s_INBUF_ENABLED 1u
#define SPI_1_mosi_s_INIT_DRIVESTATE 1u
#define SPI_1_mosi_s_INIT_MUXSEL 20u
#define SPI_1_mosi_s_INPUT_SYNC 2u
#define SPI_1_mosi_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_mosi_s_NUM 0u
#define SPI_1_mosi_s_PORT GPIO_PRT10
#define SPI_1_mosi_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_mosi_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_1_sclk_s */
#define SPI_1_sclk_s_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_sclk_s_0_INBUF_ENABLED 1u
#define SPI_1_sclk_s_0_INIT_DRIVESTATE 1u
#define SPI_1_sclk_s_0_INIT_MUXSEL 20u
#define SPI_1_sclk_s_0_INPUT_SYNC 2u
#define SPI_1_sclk_s_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_sclk_s_0_NUM 2u
#define SPI_1_sclk_s_0_PORT GPIO_PRT10
#define SPI_1_sclk_s_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_sclk_s_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_1_sclk_s_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_1_sclk_s_INBUF_ENABLED 1u
#define SPI_1_sclk_s_INIT_DRIVESTATE 1u
#define SPI_1_sclk_s_INIT_MUXSEL 20u
#define SPI_1_sclk_s_INPUT_SYNC 2u
#define SPI_1_sclk_s_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_1_sclk_s_NUM 2u
#define SPI_1_sclk_s_PORT GPIO_PRT10
#define SPI_1_sclk_s_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_1_sclk_s_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* EmergencyStop */
#define EmergencyStop_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define EmergencyStop_0_INBUF_ENABLED 1u
#define EmergencyStop_0_INIT_DRIVESTATE 1u
#define EmergencyStop_0_INIT_MUXSEL 0u
#define EmergencyStop_0_INPUT_SYNC 2u
#define EmergencyStop_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define EmergencyStop_0_NUM 4u
#define EmergencyStop_0_PORT GPIO_PRT0
#define EmergencyStop_0_SLEWRATE CY_GPIO_SLEW_FAST
#define EmergencyStop_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define EmergencyStop_DRIVEMODE CY_GPIO_DM_PULLUP
#define EmergencyStop_INBUF_ENABLED 1u
#define EmergencyStop_INIT_DRIVESTATE 1u
#define EmergencyStop_INIT_MUXSEL 0u
#define EmergencyStop_INPUT_SYNC 2u
#define EmergencyStop_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define EmergencyStop_NUM 4u
#define EmergencyStop_PORT GPIO_PRT0
#define EmergencyStop_SLEWRATE CY_GPIO_SLEW_FAST
#define EmergencyStop_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
