

================================================================
== Vitis HLS Report for 'yuv_filter'
================================================================
* Date:           Mon Nov  1 17:17:29 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   721205|  44248325|  7.212 ms|  0.442 sec|  721206|  44248326|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- YUV_SCALE_LOOP_X   |   160400|  9834240|  802 ~ 5122|          -|          -|  200 ~ 1920|        no|
        | + YUV_SCALE_LOOP_Y  |      800|     5120|           4|          -|          -|  200 ~ 1280|        no|
        +---------------------+---------+---------+------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch1 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 10 'alloca' 'p_yuv_channels_ch1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch2 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 11 'alloca' 'p_yuv_channels_ch2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch3 = alloca i64 1" [yuv_filter.c:17]   --->   Operation 12 'alloca' 'p_yuv_channels_ch3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_scale_channels_ch1 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 13 'alloca' 'p_scale_channels_ch1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_scale_channels_ch2 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 14 'alloca' 'p_scale_channels_ch2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_scale_channels_ch3 = alloca i64 1" [yuv_filter.c:18]   --->   Operation 15 'alloca' 'p_scale_channels_ch3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_width" [yuv_filter.c:23]   --->   Operation 16 'read' 'in_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_height" [yuv_filter.c:23]   --->   Operation 17 'read' 'in_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 0, i16 %x" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 19 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch3"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_width"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_height"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch3"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_width"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_height"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Y_scale"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %U_scale"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %V_scale"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale"   --->   Operation 47 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale"   --->   Operation 48 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale"   --->   Operation 49 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ret = call i32 @rgb2yuv.1, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [yuv_filter.c:23]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_yuv_width = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 51 'extractvalue' 'p_yuv_width' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_yuv_height = extractvalue i32 %call_ret" [yuv_filter.c:23]   --->   Operation 52 'extractvalue' 'p_yuv_height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y_scale_read" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 53 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %U_scale_read" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 54 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %V_scale_read" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 55 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln129 = br void" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 56 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 57 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln129 = icmp_eq  i16 %x_1, i16 %p_yuv_width" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 58 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_1, i16 1" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 59 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %.split3.i, void %yuv_scale.exit" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 60 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 62 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i16 %x_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 63 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln134, i10 0" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 64 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i16 %x_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 65 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln134_1, i8 0" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 66 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.25ns)   --->   "%add_ln134 = add i22 %tmp_cast, i22 %tmp_1_cast" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 67 'add' 'add_ln134' <Predicate = (!icmp_ln129)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln132 = br void" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 68 'br' 'br_ln132' <Predicate = (!icmp_ln129)> <Delay = 1.58>
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 69 'call' 'call_ret1' <Predicate = (icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.50>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %.split3.i, i16 %y_1, void %.split.i"   --->   Operation 70 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.42ns)   --->   "%icmp_ln132 = icmp_eq  i16 %y, i16 %p_yuv_height" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 71 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, i16 1" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 72 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split.i, void %._crit_edge.loopexit.i" [yuv_filter.c:132->yuv_filter.c:24]   --->   Operation 73 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i16 %y" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 74 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.25ns)   --->   "%add_ln134_1 = add i22 %add_ln134, i22 %zext_ln134" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 75 'add' 'add_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i22 %add_ln134_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 76 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %p_yuv_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 77 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %p_yuv_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 78 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %p_yuv_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 79 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 80 'load' 'Y' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 81 'load' 'U' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 82 'load' 'V' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 %x_2, i16 %x" [yuv_filter.c:129->yuv_filter.c:24]   --->   Operation 83 'store' 'store_ln129' <Predicate = (icmp_ln132)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134->yuv_filter.c:24]   --->   Operation 85 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135->yuv_filter.c:24]   --->   Operation 86 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136->yuv_filter.c:24]   --->   Operation 87 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %Y" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 88 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137_1, i15 %zext_ln137" [yuv_filter.c:137->yuv_filter.c:24]   --->   Operation 89 'mul' 'mul_ln137' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 90 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, i15 %zext_ln138" [yuv_filter.c:138->yuv_filter.c:24]   --->   Operation 91 'mul' 'mul_ln138' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 92 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, i15 %zext_ln139" [yuv_filter.c:139->yuv_filter.c:24]   --->   Operation 93 'mul' 'mul_ln139' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln137, i32 7, i32 14" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln138, i32 7, i32 14" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 95 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln139, i32 7, i32 14" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 96 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [yuv_filter.c:118->yuv_filter.c:24]   --->   Operation 98 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %p_scale_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 99 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %p_scale_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 100 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %p_scale_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 101 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln140 = store i8 %trunc_ln, i22 %out_channels_ch1_addr" [yuv_filter.c:140->yuv_filter.c:24]   --->   Operation 102 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %trunc_ln1, i22 %out_channels_ch2_addr" [yuv_filter.c:141->yuv_filter.c:24]   --->   Operation 103 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln142 = store i8 %trunc_ln2, i22 %out_channels_ch3_addr" [yuv_filter.c:142->yuv_filter.c:24]   --->   Operation 104 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @yuv2rgb.1, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3" [yuv_filter.c:25]   --->   Operation 106 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_width_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 107 'extractvalue' 'out_width_ret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_width, i16 %out_width_ret" [yuv_filter.c:25]   --->   Operation 108 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%out_height_ret = extractvalue i32 %call_ret1" [yuv_filter.c:25]   --->   Operation 109 'extractvalue' 'out_height_ret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_height, i16 %out_height_ret" [yuv_filter.c:25]   --->   Operation 110 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [yuv_filter.c:26]   --->   Operation 111 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('x') [14]  (0 ns)
	'store' operation ('store_ln129', yuv_filter.c:129->yuv_filter.c:24) of constant 0 on local variable 'x' [59]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.43ns
The critical path consists of the following:
	'load' operation ('x', yuv_filter.c:134->yuv_filter.c:24) on local variable 'x' [62]  (0 ns)
	'icmp' operation ('icmp_ln129', yuv_filter.c:129->yuv_filter.c:24) [63]  (2.43 ns)

 <State 4>: 5.51ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:132->yuv_filter.c:24) [76]  (0 ns)
	'add' operation ('add_ln134_1', yuv_filter.c:134->yuv_filter.c:24) [84]  (2.26 ns)
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:134->yuv_filter.c:24) [86]  (0 ns)
	'load' operation ('Y', yuv_filter.c:134->yuv_filter.c:24) on array '_yuv.channels.ch1', yuv_filter.c:17 [92]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:134->yuv_filter.c:24) on array '_yuv.channels.ch1', yuv_filter.c:17 [92]  (3.25 ns)

 <State 6>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln137', yuv_filter.c:137->yuv_filter.c:24) [96]  (4.17 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_addr', yuv_filter.c:140->yuv_filter.c:24) [89]  (0 ns)
	'store' operation ('store_ln140', yuv_filter.c:140->yuv_filter.c:24) of variable 'trunc_ln', yuv_filter.c:140->yuv_filter.c:24 on array '_scale.channels.ch1', yuv_filter.c:18 [102]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
