//Autogenerated file through testcase exb_vcore_test/amba_top_tb/ddr4/ddr_export_cfg.tc
#define DDR3 3
#define DDR4 4
#define params_mem_type DDR3
#define params_tXS_tRFCc 225
#define params_DQS_BITS 1
#define params_addrmap_bank_group_bits 0
#define params_CLc 13
#define params_dq_bits_per_mem x8
#define params_ODTH8c 6
#define params_tRCc 40
#define params_reg_ddrc_emr 0x4 // {A9, A6, A2} = 001, RZQ/4
#define params_tWLDQSENc 25
#define params_2T_mode 1

#if (_SIM_SPEEDUP)
  // Simulation specific values
  #define params_pre_cke_x1024 30
  #define params_post_cke_x1024 2
  #define params_dram_rstn_x1024 12
  #define params_tdinit0 30
  #define params_tdinit2 12
  #define params_tpllgs 25
  #define params_tpllpd 7
  #define params_tplllock 110
  #define params_tpllrst 57
#else
  // Validation specific values
  #define params_pre_cke_x1024 204
  #define params_post_cke_x1024 2
  #define params_dram_rstn_x1024 82
  #define params_tdinit0 0x65B9B
  #define params_tdinit2 0x28917
  #define params_tpllgs 1700
  #define params_tpllpd 420
  #define params_tplllock 12500
  #define params_tpllrst 4170
#endif

#define params_tRAS_max 70200000
#define params_COL_BITS 10
#define params_reg_ddrc_mr 0x1F14
#define params_active_ranks 0x1
#define params_tCKEc 5
#define params_tREFPDENc 1
#define params_PHY_init 1
#define params_tWTRc 7
#define params_tFAWc 23
#define params_DQ_BITS 8
#define params_tXPR 270000
#define params_wait_reset 12
#define params_tADCc 0.7
#define params_tCCD_DGc 2
#define params_AL 0
#define params_addrmap_bank_bits 3
#define params_tDLLKc 512
#define params_pda_en 0
#define params_addrmap_column_bits 10
#define params_tRASc_min 29
#define params_addrmap_row_bits 16
#define params_tRRD_DGc 2
#define params_tRASc_max 58500
#define params_tRFCc 217
#define params_WL 9
#define params_tXPDLLc 20
#define params_BA_BITS 3
#define params_ADDR_BITS 16
#define params_device_config 0x1
#define params_init_period 500000
#define params_BL 8
#define params_tACTPDENc 1
#define params_ODTH4c 4
#define params_reg_ddrc_emr2 0x20
#define params_tXPc 5
#define params_tCKESRc 4
#define params_reg_ddrc_emr3 0x0
#define params_tWRc 13
#define params_CWLc 9
#define params_ROW_BITS 16
#define params_tCKSRXc 9
#define params_read_dbi_en 0
#define params_reset_period 200000
#define params_tAOFc 0.7
#define params_phy_dbi_en 0
#define params_DM_BITS 1
#define params_tWLMRDc 40
#define params_tMRD_PDAc 0
#define params_ctl_clk_period 1.6
#define params_RL 13
#define params_sim_speedup 0
#define params_tWTR_DGc 2
#define params_tRRDc 5
#define params_wait_init 30
#define params_tRCDc 12
#define params_tPRPDENc 1
#define params_tMRDc 4
#define params_write_dbi_en 0
#define params_tXS_tRFC 270000
#define params_tWR_MPRc 13
#define params_ecc_mode 4
#define params_tCKSREc 9
#define params_tRPc 12
#define params_tCCDc 4
#define params_dfi_unit 1639
#define params_tXSc 217
#define params_phy_clk_period 1.6
#define params_tMOD 1
#define params_tREFIc 6500
#define params_tCK_min 1200
#define params_tRTPc 7
#define params_dfi_clk_period 1.6
#define params_dq_bits_used 40
#define params_tZQinitc 534
#define params_tXSDLLc 512
#define params_tCPDEDc 1
// Unused params while using DDR3 device
#define params_reg_ddrc_mr4   0
#define params_reg_ddrc_mr5   0
#define params_reg_ddrc_mr6   0
#define params_dm_en          0
#define params_wr_dbi_en      0
#define params_rd_dbi_en      0
#define params_WR_PREAMBLE    0
#define params_tCAL           0
#define params_RD_PREAMBLE    0
#define params_write_crc      0
#define params_tPLc           0
#define params_tWTRc_L_CRC_DM 0
#define params_write_preamble 0
#define params_tCCDc_L        0
#define params_tRRDc_L        0
#define params_tWRc_CRC_DM    0
#define params_ca_parity_en   0
#define params_tXS_tRFC4c     0
#define params_tWTRc_S_CRC_DM 0
#define params_tWTRc_S        0
#define params_tCCDc_S        0
#define params_tRRDc_S        0
