
IMU_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ac00  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ac00  0040ac00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000994  20000000  0040ac08  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002b0  20000994  0040b59c  00018994  2**2
                  ALLOC
  4 .stack        00000804  20000c44  0040b84c  00018994  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018994  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189bd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000df58  00000000  00000000  00018a18  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002692  00000000  00000000  00026970  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a40  00000000  00000000  00029002  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009a0  00000000  00000000  0002ea42  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000898  00000000  00000000  0002f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000103f4  00000000  00000000  0002fc7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c7f6  00000000  00000000  0004006e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003d6a0  00000000  00000000  0004c864  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002638  00000000  00000000  00089f04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001448 	.word	0x20001448
  400004:	00401511 	.word	0x00401511
  400008:	0040150d 	.word	0x0040150d
  40000c:	0040150d 	.word	0x0040150d
  400010:	0040150d 	.word	0x0040150d
  400014:	0040150d 	.word	0x0040150d
  400018:	0040150d 	.word	0x0040150d
	...
  40002c:	0040150d 	.word	0x0040150d
  400030:	0040150d 	.word	0x0040150d
  400034:	00000000 	.word	0x00000000
  400038:	0040150d 	.word	0x0040150d
  40003c:	00400aa9 	.word	0x00400aa9
  400040:	0040150d 	.word	0x0040150d
  400044:	0040150d 	.word	0x0040150d
  400048:	0040150d 	.word	0x0040150d
  40004c:	0040150d 	.word	0x0040150d
  400050:	0040150d 	.word	0x0040150d
  400054:	0040150d 	.word	0x0040150d
  400058:	0040150d 	.word	0x0040150d
  40005c:	0040150d 	.word	0x0040150d
  400060:	00400cc9 	.word	0x00400cc9
  400064:	0040150d 	.word	0x0040150d
  400068:	0040150d 	.word	0x0040150d
  40006c:	004013bd 	.word	0x004013bd
  400070:	004013d1 	.word	0x004013d1
  400074:	004013e5 	.word	0x004013e5
  400078:	0040150d 	.word	0x0040150d
  40007c:	0040150d 	.word	0x0040150d
  400080:	0040150d 	.word	0x0040150d
  400084:	0040150d 	.word	0x0040150d
  400088:	0040150d 	.word	0x0040150d
  40008c:	0040150d 	.word	0x0040150d
  400090:	0040150d 	.word	0x0040150d
  400094:	0040150d 	.word	0x0040150d
  400098:	0040150d 	.word	0x0040150d
  40009c:	0040150d 	.word	0x0040150d
  4000a0:	0040150d 	.word	0x0040150d
  4000a4:	0040150d 	.word	0x0040150d
  4000a8:	0040150d 	.word	0x0040150d
  4000ac:	0040150d 	.word	0x0040150d
  4000b0:	0040150d 	.word	0x0040150d
  4000b4:	0040150d 	.word	0x0040150d
  4000b8:	0040150d 	.word	0x0040150d
  4000bc:	0040150d 	.word	0x0040150d
  4000c0:	0040150d 	.word	0x0040150d

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000994 	.word	0x20000994
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040ac08 	.word	0x0040ac08

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040ac08 	.word	0x0040ac08
  40010c:	20000998 	.word	0x20000998
  400110:	0040ac08 	.word	0x0040ac08
  400114:	00000000 	.word	0x00000000

00400118 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40011c:	460c      	mov	r4, r1
  40011e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400120:	b960      	cbnz	r0, 40013c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400122:	2a00      	cmp	r2, #0
  400124:	dd0e      	ble.n	400144 <_read+0x2c>
  400126:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400128:	4e09      	ldr	r6, [pc, #36]	; (400150 <_read+0x38>)
  40012a:	4d0a      	ldr	r5, [pc, #40]	; (400154 <_read+0x3c>)
  40012c:	6830      	ldr	r0, [r6, #0]
  40012e:	4621      	mov	r1, r4
  400130:	682b      	ldr	r3, [r5, #0]
  400132:	4798      	blx	r3
		ptr++;
  400134:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400136:	42bc      	cmp	r4, r7
  400138:	d1f8      	bne.n	40012c <_read+0x14>
  40013a:	e006      	b.n	40014a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40013c:	f04f 30ff 	mov.w	r0, #4294967295
  400140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400144:	2000      	movs	r0, #0
  400146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
	}
	return nChars;
}
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400150:	20000b18 	.word	0x20000b18
  400154:	20000aac 	.word	0x20000aac

00400158 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400158:	4b0f      	ldr	r3, [pc, #60]	; (400198 <twi_set_speed+0x40>)
  40015a:	4299      	cmp	r1, r3
  40015c:	d819      	bhi.n	400192 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40015e:	0049      	lsls	r1, r1, #1
  400160:	fbb2 f2f1 	udiv	r2, r2, r1
  400164:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400166:	2aff      	cmp	r2, #255	; 0xff
  400168:	d907      	bls.n	40017a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40016a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40016c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40016e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400170:	2aff      	cmp	r2, #255	; 0xff
  400172:	d903      	bls.n	40017c <twi_set_speed+0x24>
  400174:	2b07      	cmp	r3, #7
  400176:	d1f9      	bne.n	40016c <twi_set_speed+0x14>
  400178:	e000      	b.n	40017c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40017a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40017c:	0211      	lsls	r1, r2, #8
  40017e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400180:	041b      	lsls	r3, r3, #16
  400182:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400186:	430b      	orrs	r3, r1
  400188:	b2d2      	uxtb	r2, r2
  40018a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40018c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40018e:	2000      	movs	r0, #0
  400190:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400192:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400194:	4770      	bx	lr
  400196:	bf00      	nop
  400198:	00061a80 	.word	0x00061a80

0040019c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40019c:	b538      	push	{r3, r4, r5, lr}
  40019e:	4604      	mov	r4, r0
  4001a0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4001a2:	f04f 33ff 	mov.w	r3, #4294967295
  4001a6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4001a8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4001aa:	2380      	movs	r3, #128	; 0x80
  4001ac:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4001ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4001b0:	2308      	movs	r3, #8
  4001b2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4001b4:	2320      	movs	r3, #32
  4001b6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4001b8:	2304      	movs	r3, #4
  4001ba:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4001bc:	6849      	ldr	r1, [r1, #4]
  4001be:	682a      	ldr	r2, [r5, #0]
  4001c0:	4b05      	ldr	r3, [pc, #20]	; (4001d8 <twi_master_init+0x3c>)
  4001c2:	4798      	blx	r3
  4001c4:	2801      	cmp	r0, #1
  4001c6:	bf14      	ite	ne
  4001c8:	2000      	movne	r0, #0
  4001ca:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4001cc:	7a6b      	ldrb	r3, [r5, #9]
  4001ce:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4001d0:	bf04      	itt	eq
  4001d2:	2340      	moveq	r3, #64	; 0x40
  4001d4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4001d6:	bd38      	pop	{r3, r4, r5, pc}
  4001d8:	00400159 	.word	0x00400159

004001dc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4001dc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4001e0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4001e2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4001e4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d049      	beq.n	40027e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4001ea:	2200      	movs	r2, #0
  4001ec:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4001ee:	6848      	ldr	r0, [r1, #4]
  4001f0:	0200      	lsls	r0, r0, #8
  4001f2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4001f6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4001fa:	7c0d      	ldrb	r5, [r1, #16]
  4001fc:	042d      	lsls	r5, r5, #16
  4001fe:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  400202:	4328      	orrs	r0, r5
  400204:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400206:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400208:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40020a:	b15a      	cbz	r2, 400224 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  40020c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  40020e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  400210:	bfc4      	itt	gt
  400212:	784d      	ldrbgt	r5, [r1, #1]
  400214:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  400218:	2a02      	cmp	r2, #2
  40021a:	dd04      	ble.n	400226 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  40021c:	788a      	ldrb	r2, [r1, #2]
  40021e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  400222:	e000      	b.n	400226 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400224:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400226:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400228:	2b01      	cmp	r3, #1
  40022a:	d104      	bne.n	400236 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40022c:	2203      	movs	r2, #3
  40022e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  400230:	f04f 0c01 	mov.w	ip, #1
  400234:	e02b      	b.n	40028e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400236:	2201      	movs	r2, #1
  400238:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  40023a:	f04f 0c00 	mov.w	ip, #0
  40023e:	e026      	b.n	40028e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400240:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400242:	f411 7f80 	tst.w	r1, #256	; 0x100
  400246:	d11c      	bne.n	400282 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400248:	1e55      	subs	r5, r2, #1
  40024a:	b1e2      	cbz	r2, 400286 <twi_master_read+0xaa>
  40024c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40024e:	2b01      	cmp	r3, #1
  400250:	d105      	bne.n	40025e <twi_master_read+0x82>
  400252:	f1bc 0f00 	cmp.w	ip, #0
  400256:	d102      	bne.n	40025e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400258:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40025c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40025e:	f011 0f02 	tst.w	r1, #2
  400262:	d004      	beq.n	40026e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400264:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400266:	7032      	strb	r2, [r6, #0]

		cnt--;
  400268:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40026a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40026c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40026e:	2b00      	cmp	r3, #0
  400270:	d1e6      	bne.n	400240 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400272:	6a23      	ldr	r3, [r4, #32]
  400274:	f013 0f01 	tst.w	r3, #1
  400278:	d0fb      	beq.n	400272 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40027a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40027c:	e014      	b.n	4002a8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40027e:	2001      	movs	r0, #1
  400280:	e012      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400282:	2005      	movs	r0, #5
  400284:	e010      	b.n	4002a8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400286:	2009      	movs	r0, #9
  400288:	e00e      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40028a:	2005      	movs	r0, #5
  40028c:	e00c      	b.n	4002a8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40028e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400290:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400294:	d1f9      	bne.n	40028a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400296:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40029a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40029e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4002a2:	f643 2798 	movw	r7, #15000	; 0x3a98
  4002a6:	e7d2      	b.n	40024e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4002a8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4002ac:	4770      	bx	lr
  4002ae:	bf00      	nop

004002b0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4002b0:	b470      	push	{r4, r5, r6}
  4002b2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4002b4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4002b6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4002b8:	2a00      	cmp	r2, #0
  4002ba:	d03f      	beq.n	40033c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4002bc:	2400      	movs	r4, #0
  4002be:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002c0:	7c0e      	ldrb	r6, [r1, #16]
  4002c2:	0436      	lsls	r6, r6, #16
  4002c4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4002c8:	684d      	ldr	r5, [r1, #4]
  4002ca:	022d      	lsls	r5, r5, #8
  4002cc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002d0:	4335      	orrs	r5, r6
  4002d2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4002d4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4002d8:	b15c      	cbz	r4, 4002f2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4002da:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4002dc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4002de:	bfc4      	itt	gt
  4002e0:	784e      	ldrbgt	r6, [r1, #1]
  4002e2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  4002e6:	2c02      	cmp	r4, #2
  4002e8:	dd04      	ble.n	4002f4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4002ea:	7889      	ldrb	r1, [r1, #2]
  4002ec:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4002f0:	e000      	b.n	4002f4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4002f2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002f4:	60dd      	str	r5, [r3, #12]
  4002f6:	e00b      	b.n	400310 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002f8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4002fa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4002fe:	d11f      	bne.n	400340 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400300:	f011 0f04 	tst.w	r1, #4
  400304:	d0f8      	beq.n	4002f8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400306:	f810 1b01 	ldrb.w	r1, [r0], #1
  40030a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  40030c:	3a01      	subs	r2, #1
  40030e:	d007      	beq.n	400320 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400310:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400312:	f411 7f80 	tst.w	r1, #256	; 0x100
  400316:	d115      	bne.n	400344 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400318:	f011 0f04 	tst.w	r1, #4
  40031c:	d1f3      	bne.n	400306 <twi_master_write+0x56>
  40031e:	e7eb      	b.n	4002f8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400320:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400322:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400326:	d10f      	bne.n	400348 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400328:	f012 0f04 	tst.w	r2, #4
  40032c:	d0f8      	beq.n	400320 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40032e:	2202      	movs	r2, #2
  400330:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400332:	6a1a      	ldr	r2, [r3, #32]
  400334:	f012 0f01 	tst.w	r2, #1
  400338:	d0fb      	beq.n	400332 <twi_master_write+0x82>
  40033a:	e006      	b.n	40034a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40033c:	2001      	movs	r0, #1
  40033e:	e004      	b.n	40034a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400340:	2005      	movs	r0, #5
  400342:	e002      	b.n	40034a <twi_master_write+0x9a>
  400344:	2005      	movs	r0, #5
  400346:	e000      	b.n	40034a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400348:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40034a:	bc70      	pop	{r4, r5, r6}
  40034c:	4770      	bx	lr
  40034e:	bf00      	nop

00400350 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400350:	6943      	ldr	r3, [r0, #20]
  400352:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400356:	bf1d      	ittte	ne
  400358:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40035c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40035e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400360:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400362:	4770      	bx	lr

00400364 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400364:	6943      	ldr	r3, [r0, #20]
  400366:	f013 0f01 	tst.w	r3, #1
  40036a:	d005      	beq.n	400378 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40036c:	6983      	ldr	r3, [r0, #24]
  40036e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400372:	600b      	str	r3, [r1, #0]

	return 0;
  400374:	2000      	movs	r0, #0
  400376:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400378:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40037a:	4770      	bx	lr

0040037c <twi_init>:

#include <asf.h>
#include <math.h>
#include "IMU.h"

uint8_t twi_init(void){
  40037c:	b510      	push	{r4, lr}
  40037e:	b084      	sub	sp, #16
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400380:	2003      	movs	r0, #3
  400382:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400386:	4c0b      	ldr	r4, [pc, #44]	; (4003b4 <twi_init+0x38>)
  400388:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40038a:	2004      	movs	r0, #4
  40038c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400390:	47a0      	blx	r4
	twi_options_t opt_twi;
	
	pmc_enable_periph_clk(ID_TWI0);	
  400392:	2013      	movs	r0, #19
  400394:	4b08      	ldr	r3, [pc, #32]	; (4003b8 <twi_init+0x3c>)
  400396:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <twi_init+0x40>)
  40039a:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <twi_init+0x44>)
  40039e:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  4003a0:	2300      	movs	r3, #0
  4003a2:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(TWI0, &opt_twi);
  4003a6:	4807      	ldr	r0, [pc, #28]	; (4003c4 <twi_init+0x48>)
  4003a8:	a901      	add	r1, sp, #4
  4003aa:	4b07      	ldr	r3, [pc, #28]	; (4003c8 <twi_init+0x4c>)
  4003ac:	4798      	blx	r3
	
	return twi_status;
}
  4003ae:	b2c0      	uxtb	r0, r0
  4003b0:	b004      	add	sp, #16
  4003b2:	bd10      	pop	{r4, pc}
  4003b4:	00401129 	.word	0x00401129
  4003b8:	004014e1 	.word	0x004014e1
  4003bc:	02dc6c00 	.word	0x02dc6c00
  4003c0:	00061a80 	.word	0x00061a80
  4003c4:	40018000 	.word	0x40018000
  4003c8:	0040019d 	.word	0x0040019d

004003cc <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  4003cc:	b500      	push	{lr}
  4003ce:	b089      	sub	sp, #36	; 0x24
  4003d0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  4003d4:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  4003d8:	2301      	movs	r3, #1
  4003da:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  4003dc:	f10d 0107 	add.w	r1, sp, #7
  4003e0:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  4003e2:	9306      	str	r3, [sp, #24]
	tx.chip			=	addr;
  4003e4:	f88d 201c 	strb.w	r2, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  4003e8:	4803      	ldr	r0, [pc, #12]	; (4003f8 <adxl_write+0x2c>)
  4003ea:	a903      	add	r1, sp, #12
  4003ec:	4b03      	ldr	r3, [pc, #12]	; (4003fc <adxl_write+0x30>)
  4003ee:	4798      	blx	r3
}
  4003f0:	b009      	add	sp, #36	; 0x24
  4003f2:	f85d fb04 	ldr.w	pc, [sp], #4
  4003f6:	bf00      	nop
  4003f8:	40018000 	.word	0x40018000
  4003fc:	004002b1 	.word	0x004002b1

00400400 <adxl_init>:
	
	return twi_status;
}

void adxl_init(void) 
{
  400400:	b510      	push	{r4, lr}
	//Low Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_LOW);	//16-bit, 13-bit mode
  400402:	2031      	movs	r0, #49	; 0x31
  400404:	210b      	movs	r1, #11
  400406:	2253      	movs	r2, #83	; 0x53
  400408:	4c0b      	ldr	r4, [pc, #44]	; (400438 <adxl_init+0x38>)
  40040a:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_LOW);		//Sample rate = 3200Hz = 0,3125ms LPF = 1600Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_LOW);		//Sample rate = 800Hz = 1,25ms LPF = 400Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_LOW);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_LOW);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  40040c:	202c      	movs	r0, #44	; 0x2c
  40040e:	2109      	movs	r1, #9
  400410:	2253      	movs	r2, #83	; 0x53
  400412:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_LOW);		//Start Measurement
  400414:	202d      	movs	r0, #45	; 0x2d
  400416:	2108      	movs	r1, #8
  400418:	2253      	movs	r2, #83	; 0x53
  40041a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13,ADXL_ADDR_LOW);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_LOW);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/
	
	//High Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_HIGH);	//16-bit, 13-bit mode
  40041c:	2031      	movs	r0, #49	; 0x31
  40041e:	210b      	movs	r1, #11
  400420:	221d      	movs	r2, #29
  400422:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_HIGH);		//Sample rate = 3200Hz = 0,3125ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_HIGH);		//Sample rate = 800Hz = 1,25ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_HIGH);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_HIGH);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  400424:	202c      	movs	r0, #44	; 0x2c
  400426:	2109      	movs	r1, #9
  400428:	2253      	movs	r2, #83	; 0x53
  40042a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement
  40042c:	202d      	movs	r0, #45	; 0x2d
  40042e:	2108      	movs	r1, #8
  400430:	221d      	movs	r2, #29
  400432:	47a0      	blx	r4
  400434:	bd10      	pop	{r4, pc}
  400436:	bf00      	nop
  400438:	004003cd 	.word	0x004003cd

0040043c <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40043c:	b500      	push	{lr}
  40043e:	b089      	sub	sp, #36	; 0x24
  400440:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400444:	2300      	movs	r3, #0
  400446:	9303      	str	r3, [sp, #12]
  400448:	9307      	str	r3, [sp, #28]
  40044a:	f88d 000c 	strb.w	r0, [sp, #12]
  40044e:	2301      	movs	r3, #1
  400450:	9304      	str	r3, [sp, #16]
  400452:	f10d 0107 	add.w	r1, sp, #7
  400456:	9105      	str	r1, [sp, #20]
  400458:	9306      	str	r3, [sp, #24]
  40045a:	f88d 201c 	strb.w	r2, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_write(TWI0, &tx);
  40045e:	4803      	ldr	r0, [pc, #12]	; (40046c <itg_write+0x30>)
  400460:	a903      	add	r1, sp, #12
  400462:	4b03      	ldr	r3, [pc, #12]	; (400470 <itg_write+0x34>)
  400464:	4798      	blx	r3
}
  400466:	b009      	add	sp, #36	; 0x24
  400468:	f85d fb04 	ldr.w	pc, [sp], #4
  40046c:	40018000 	.word	0x40018000
  400470:	004002b1 	.word	0x004002b1

00400474 <itg_init>:
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_HIGH);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/	
}

void itg_init(void)
{
  400474:	b510      	push	{r4, lr}
	//Low Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
  400476:	2016      	movs	r0, #22
  400478:	211e      	movs	r1, #30
  40047a:	2268      	movs	r2, #104	; 0x68
  40047c:	4c0f      	ldr	r4, [pc, #60]	; (4004bc <itg_init+0x48>)
  40047e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_LOW);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400480:	2015      	movs	r0, #21
  400482:	2100      	movs	r1, #0
  400484:	2268      	movs	r2, #104	; 0x68
  400486:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_LOW);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400488:	2017      	movs	r0, #23
  40048a:	2111      	movs	r1, #17
  40048c:	2268      	movs	r2, #104	; 0x68
  40048e:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_LOW);	//Clock Source: Internal Oscillator
  400490:	203e      	movs	r0, #62	; 0x3e
  400492:	2100      	movs	r1, #0
  400494:	2268      	movs	r2, #104	; 0x68
  400496:	47a0      	blx	r4
	
	//High Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
  400498:	2016      	movs	r0, #22
  40049a:	211e      	movs	r1, #30
  40049c:	2269      	movs	r2, #105	; 0x69
  40049e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_HIGH);//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4004a0:	2015      	movs	r0, #21
  4004a2:	2100      	movs	r1, #0
  4004a4:	2269      	movs	r2, #105	; 0x69
  4004a6:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_HIGH);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  4004a8:	2017      	movs	r0, #23
  4004aa:	2111      	movs	r1, #17
  4004ac:	2269      	movs	r2, #105	; 0x69
  4004ae:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_HIGH);	//Clock Source: Internal Oscillator
  4004b0:	203e      	movs	r0, #62	; 0x3e
  4004b2:	2100      	movs	r1, #0
  4004b4:	2269      	movs	r2, #105	; 0x69
  4004b6:	47a0      	blx	r4
  4004b8:	bd10      	pop	{r4, pc}
  4004ba:	bf00      	nop
  4004bc:	0040043d 	.word	0x0040043d

004004c0 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  4004c0:	b500      	push	{lr}
  4004c2:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  4004c4:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  4004c8:	2001      	movs	r0, #1
  4004ca:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  4004cc:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  4004ce:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  4004d0:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  4004d4:	4803      	ldr	r0, [pc, #12]	; (4004e4 <adxl_multiplereads+0x24>)
  4004d6:	a901      	add	r1, sp, #4
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <adxl_multiplereads+0x28>)
  4004da:	4798      	blx	r3
}
  4004dc:	b007      	add	sp, #28
  4004de:	f85d fb04 	ldr.w	pc, [sp], #4
  4004e2:	bf00      	nop
  4004e4:	40018000 	.word	0x40018000
  4004e8:	004001dd 	.word	0x004001dd
  4004ec:	00000000 	.word	0x00000000

004004f0 <angleXY>:
		value[1] += ITG_OFSTY_LOW;
		value[2] += ITG_OFSTZ_LOW;
	}
}

uint8_t angleXY (float *value, uint8_t addr){
  4004f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004f4:	4606      	mov	r6, r0
  4004f6:	460c      	mov	r4, r1
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float value_X,value_Y = 0.0;
	
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, addr);
  4004f8:	2032      	movs	r0, #50	; 0x32
  4004fa:	494b      	ldr	r1, [pc, #300]	; (400628 <angleXY+0x138>)
  4004fc:	2204      	movs	r2, #4
  4004fe:	4623      	mov	r3, r4
  400500:	4d4a      	ldr	r5, [pc, #296]	; (40062c <angleXY+0x13c>)
  400502:	47a8      	blx	r5
	if (check != TWI_SUCCESS)
  400504:	b110      	cbz	r0, 40050c <angleXY+0x1c>
		return check;
  400506:	b2c0      	uxtb	r0, r0
  400508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40050c:	4b46      	ldr	r3, [pc, #280]	; (400628 <angleXY+0x138>)
  40050e:	785b      	ldrb	r3, [r3, #1]
  400510:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400514:	2af0      	cmp	r2, #240	; 0xf0
  400516:	d114      	bne.n	400542 <angleXY+0x52>
		adxl = (buf[1] << 8) | (buf[0]);
  400518:	4a43      	ldr	r2, [pc, #268]	; (400628 <angleXY+0x138>)
  40051a:	7810      	ldrb	r0, [r2, #0]
  40051c:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400520:	4258      	negs	r0, r3
		value_X = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400522:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400526:	4b42      	ldr	r3, [pc, #264]	; (400630 <angleXY+0x140>)
  400528:	4798      	blx	r3
  40052a:	4b42      	ldr	r3, [pc, #264]	; (400634 <angleXY+0x144>)
  40052c:	4798      	blx	r3
  40052e:	a33a      	add	r3, pc, #232	; (adr r3, 400618 <angleXY+0x128>)
  400530:	e9d3 2300 	ldrd	r2, r3, [r3]
  400534:	4d40      	ldr	r5, [pc, #256]	; (400638 <angleXY+0x148>)
  400536:	47a8      	blx	r5
  400538:	4b40      	ldr	r3, [pc, #256]	; (40063c <angleXY+0x14c>)
  40053a:	4798      	blx	r3
  40053c:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  400540:	e00f      	b.n	400562 <angleXY+0x72>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400542:	4a39      	ldr	r2, [pc, #228]	; (400628 <angleXY+0x138>)
  400544:	7810      	ldrb	r0, [r2, #0]
		value_X = (ADXL_SCALE_FACTOR * ((float)adxl));
  400546:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40054a:	4b39      	ldr	r3, [pc, #228]	; (400630 <angleXY+0x140>)
  40054c:	4798      	blx	r3
  40054e:	4b39      	ldr	r3, [pc, #228]	; (400634 <angleXY+0x144>)
  400550:	4798      	blx	r3
  400552:	a331      	add	r3, pc, #196	; (adr r3, 400618 <angleXY+0x128>)
  400554:	e9d3 2300 	ldrd	r2, r3, [r3]
  400558:	4d37      	ldr	r5, [pc, #220]	; (400638 <angleXY+0x148>)
  40055a:	47a8      	blx	r5
  40055c:	4b37      	ldr	r3, [pc, #220]	; (40063c <angleXY+0x14c>)
  40055e:	4798      	blx	r3
  400560:	4607      	mov	r7, r0
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400562:	4b31      	ldr	r3, [pc, #196]	; (400628 <angleXY+0x138>)
  400564:	78db      	ldrb	r3, [r3, #3]
  400566:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40056a:	2af0      	cmp	r2, #240	; 0xf0
  40056c:	d114      	bne.n	400598 <angleXY+0xa8>
		adxl = (buf[3] << 8) | (buf[2]);
  40056e:	4a2e      	ldr	r2, [pc, #184]	; (400628 <angleXY+0x138>)
  400570:	7890      	ldrb	r0, [r2, #2]
  400572:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400576:	4258      	negs	r0, r3
		value_Y = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400578:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40057c:	4b2c      	ldr	r3, [pc, #176]	; (400630 <angleXY+0x140>)
  40057e:	4798      	blx	r3
  400580:	4b2c      	ldr	r3, [pc, #176]	; (400634 <angleXY+0x144>)
  400582:	4798      	blx	r3
  400584:	a324      	add	r3, pc, #144	; (adr r3, 400618 <angleXY+0x128>)
  400586:	e9d3 2300 	ldrd	r2, r3, [r3]
  40058a:	4d2b      	ldr	r5, [pc, #172]	; (400638 <angleXY+0x148>)
  40058c:	47a8      	blx	r5
  40058e:	4b2b      	ldr	r3, [pc, #172]	; (40063c <angleXY+0x14c>)
  400590:	4798      	blx	r3
  400592:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  400596:	e00f      	b.n	4005b8 <angleXY+0xc8>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400598:	4a23      	ldr	r2, [pc, #140]	; (400628 <angleXY+0x138>)
  40059a:	7890      	ldrb	r0, [r2, #2]
		value_Y = (ADXL_SCALE_FACTOR * ((float)adxl));
  40059c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4005a0:	4b23      	ldr	r3, [pc, #140]	; (400630 <angleXY+0x140>)
  4005a2:	4798      	blx	r3
  4005a4:	4b23      	ldr	r3, [pc, #140]	; (400634 <angleXY+0x144>)
  4005a6:	4798      	blx	r3
  4005a8:	a31b      	add	r3, pc, #108	; (adr r3, 400618 <angleXY+0x128>)
  4005aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005ae:	4d22      	ldr	r5, [pc, #136]	; (400638 <angleXY+0x148>)
  4005b0:	47a8      	blx	r5
  4005b2:	4b22      	ldr	r3, [pc, #136]	; (40063c <angleXY+0x14c>)
  4005b4:	4798      	blx	r3
  4005b6:	4605      	mov	r5, r0
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  4005b8:	2c1d      	cmp	r4, #29
  4005ba:	d10a      	bne.n	4005d2 <angleXY+0xe2>
		value_X = value_X + ADXL_OFSTX_HIGH;
  4005bc:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400654 <angleXY+0x164>
  4005c0:	4638      	mov	r0, r7
  4005c2:	491f      	ldr	r1, [pc, #124]	; (400640 <angleXY+0x150>)
  4005c4:	47c0      	blx	r8
  4005c6:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_HIGH;
  4005c8:	4628      	mov	r0, r5
  4005ca:	491e      	ldr	r1, [pc, #120]	; (400644 <angleXY+0x154>)
  4005cc:	47c0      	blx	r8
  4005ce:	4601      	mov	r1, r0
  4005d0:	e00b      	b.n	4005ea <angleXY+0xfa>
	}
	else if (addr == ADXL_ADDR_LOW){
  4005d2:	2c53      	cmp	r4, #83	; 0x53
  4005d4:	d11c      	bne.n	400610 <angleXY+0x120>
		value_X = value_X + ADXL_OFSTX_LOW;
  4005d6:	4638      	mov	r0, r7
  4005d8:	491b      	ldr	r1, [pc, #108]	; (400648 <angleXY+0x158>)
  4005da:	4b1c      	ldr	r3, [pc, #112]	; (40064c <angleXY+0x15c>)
  4005dc:	4798      	blx	r3
  4005de:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_LOW;
  4005e0:	4628      	mov	r0, r5
  4005e2:	491b      	ldr	r1, [pc, #108]	; (400650 <angleXY+0x160>)
  4005e4:	4b1b      	ldr	r3, [pc, #108]	; (400654 <angleXY+0x164>)
  4005e6:	4798      	blx	r3
  4005e8:	4601      	mov	r1, r0
	}
	else {
		return check;
	}
	
	value_X = - value_X;				//Por conta de Posicionamento do IMU
  4005ea:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
	
	//Calculo do angulo:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
  4005ee:	4b1a      	ldr	r3, [pc, #104]	; (400658 <angleXY+0x168>)
  4005f0:	4798      	blx	r3
  4005f2:	4b1a      	ldr	r3, [pc, #104]	; (40065c <angleXY+0x16c>)
  4005f4:	4798      	blx	r3
  4005f6:	4b0f      	ldr	r3, [pc, #60]	; (400634 <angleXY+0x144>)
  4005f8:	4798      	blx	r3
  4005fa:	a309      	add	r3, pc, #36	; (adr r3, 400620 <angleXY+0x130>)
  4005fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  400600:	4c0d      	ldr	r4, [pc, #52]	; (400638 <angleXY+0x148>)
  400602:	47a0      	blx	r4
  400604:	4b0d      	ldr	r3, [pc, #52]	; (40063c <angleXY+0x14c>)
  400606:	4798      	blx	r3
  400608:	6030      	str	r0, [r6, #0]
	
	return TWI_SUCCESS;
  40060a:	2000      	movs	r0, #0
  40060c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	else if (addr == ADXL_ADDR_LOW){
		value_X = value_X + ADXL_OFSTX_LOW;
		value_Y = value_Y + ADXL_OFSTY_LOW;
	}
	else {
		return check;
  400610:	2000      	movs	r0, #0
	//Calculo do angulo:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
	
	return TWI_SUCCESS;
}
  400612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400616:	bf00      	nop
  400618:	33333333 	.word	0x33333333
  40061c:	400f3333 	.word	0x400f3333
  400620:	1a53b118 	.word	0x1a53b118
  400624:	404ca5dc 	.word	0x404ca5dc
  400628:	200009b4 	.word	0x200009b4
  40062c:	004004c1 	.word	0x004004c1
  400630:	00402bb1 	.word	0x00402bb1
  400634:	004024d9 	.word	0x004024d9
  400638:	00402581 	.word	0x00402581
  40063c:	004029a5 	.word	0x004029a5
  400640:	43340000 	.word	0x43340000
  400644:	44238000 	.word	0x44238000
  400648:	43960000 	.word	0x43960000
  40064c:	00402a4d 	.word	0x00402a4d
  400650:	43f50000 	.word	0x43f50000
  400654:	00402a51 	.word	0x00402a51
  400658:	00402dc9 	.word	0x00402dc9
  40065c:	00401ded 	.word	0x00401ded

00400660 <shift_right>:
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400660:	1e4b      	subs	r3, r1, #1
  400662:	d007      	beq.n	400674 <shift_right+0x14>
  400664:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		vetor[k] = vetor[k-1];
  400668:	f850 2c08 	ldr.w	r2, [r0, #-8]
  40066c:	f840 2d04 	str.w	r2, [r0, #-4]!
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400670:	3b01      	subs	r3, #1
  400672:	d1f9      	bne.n	400668 <shift_right+0x8>
  400674:	4770      	bx	lr
  400676:	bf00      	nop

00400678 <angleXY_dynamic>:
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}

uint8_t angleXY_dynamic(float *angle){
  400678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40067c:	4606      	mov	r6, r0
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float valueX_high,valueY_high,valueX_low,valueY_low;
	
	//ADDR HIGH:
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_HIGH);
  40067e:	2032      	movs	r0, #50	; 0x32
  400680:	498f      	ldr	r1, [pc, #572]	; (4008c0 <angleXY_dynamic+0x248>)
  400682:	2204      	movs	r2, #4
  400684:	231d      	movs	r3, #29
  400686:	4c8f      	ldr	r4, [pc, #572]	; (4008c4 <angleXY_dynamic+0x24c>)
  400688:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  40068a:	b110      	cbz	r0, 400692 <angleXY_dynamic+0x1a>
		return check;
  40068c:	b2c0      	uxtb	r0, r0
  40068e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400692:	4b8b      	ldr	r3, [pc, #556]	; (4008c0 <angleXY_dynamic+0x248>)
  400694:	785b      	ldrb	r3, [r3, #1]
  400696:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40069a:	2af0      	cmp	r2, #240	; 0xf0
  40069c:	d114      	bne.n	4006c8 <angleXY_dynamic+0x50>
		adxl = (buf[1] << 8) | (buf[0]);
  40069e:	4a88      	ldr	r2, [pc, #544]	; (4008c0 <angleXY_dynamic+0x248>)
  4006a0:	7810      	ldrb	r0, [r2, #0]
  4006a2:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4006a6:	4258      	negs	r0, r3
		valueX_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4006a8:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4006ac:	4b86      	ldr	r3, [pc, #536]	; (4008c8 <angleXY_dynamic+0x250>)
  4006ae:	4798      	blx	r3
  4006b0:	4b86      	ldr	r3, [pc, #536]	; (4008cc <angleXY_dynamic+0x254>)
  4006b2:	4798      	blx	r3
  4006b4:	a37a      	add	r3, pc, #488	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  4006b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006ba:	4c85      	ldr	r4, [pc, #532]	; (4008d0 <angleXY_dynamic+0x258>)
  4006bc:	47a0      	blx	r4
  4006be:	4b85      	ldr	r3, [pc, #532]	; (4008d4 <angleXY_dynamic+0x25c>)
  4006c0:	4798      	blx	r3
  4006c2:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  4006c6:	e00f      	b.n	4006e8 <angleXY_dynamic+0x70>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4006c8:	4a7d      	ldr	r2, [pc, #500]	; (4008c0 <angleXY_dynamic+0x248>)
  4006ca:	7810      	ldrb	r0, [r2, #0]
		valueX_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  4006cc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4006d0:	4b7d      	ldr	r3, [pc, #500]	; (4008c8 <angleXY_dynamic+0x250>)
  4006d2:	4798      	blx	r3
  4006d4:	4b7d      	ldr	r3, [pc, #500]	; (4008cc <angleXY_dynamic+0x254>)
  4006d6:	4798      	blx	r3
  4006d8:	a371      	add	r3, pc, #452	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  4006da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006de:	4c7c      	ldr	r4, [pc, #496]	; (4008d0 <angleXY_dynamic+0x258>)
  4006e0:	47a0      	blx	r4
  4006e2:	4b7c      	ldr	r3, [pc, #496]	; (4008d4 <angleXY_dynamic+0x25c>)
  4006e4:	4798      	blx	r3
  4006e6:	4605      	mov	r5, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4006e8:	4b75      	ldr	r3, [pc, #468]	; (4008c0 <angleXY_dynamic+0x248>)
  4006ea:	78db      	ldrb	r3, [r3, #3]
  4006ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4006f0:	2af0      	cmp	r2, #240	; 0xf0
  4006f2:	d114      	bne.n	40071e <angleXY_dynamic+0xa6>
		adxl = (buf[3] << 8) | (buf[2]);
  4006f4:	4a72      	ldr	r2, [pc, #456]	; (4008c0 <angleXY_dynamic+0x248>)
  4006f6:	7890      	ldrb	r0, [r2, #2]
  4006f8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4006fc:	4258      	negs	r0, r3
		valueY_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4006fe:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400702:	4b71      	ldr	r3, [pc, #452]	; (4008c8 <angleXY_dynamic+0x250>)
  400704:	4798      	blx	r3
  400706:	4b71      	ldr	r3, [pc, #452]	; (4008cc <angleXY_dynamic+0x254>)
  400708:	4798      	blx	r3
  40070a:	a365      	add	r3, pc, #404	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  40070c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400710:	4c6f      	ldr	r4, [pc, #444]	; (4008d0 <angleXY_dynamic+0x258>)
  400712:	47a0      	blx	r4
  400714:	4b6f      	ldr	r3, [pc, #444]	; (4008d4 <angleXY_dynamic+0x25c>)
  400716:	4798      	blx	r3
  400718:	f100 4800 	add.w	r8, r0, #2147483648	; 0x80000000
  40071c:	e00f      	b.n	40073e <angleXY_dynamic+0xc6>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  40071e:	4a68      	ldr	r2, [pc, #416]	; (4008c0 <angleXY_dynamic+0x248>)
  400720:	7890      	ldrb	r0, [r2, #2]
		valueY_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  400722:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400726:	4b68      	ldr	r3, [pc, #416]	; (4008c8 <angleXY_dynamic+0x250>)
  400728:	4798      	blx	r3
  40072a:	4b68      	ldr	r3, [pc, #416]	; (4008cc <angleXY_dynamic+0x254>)
  40072c:	4798      	blx	r3
  40072e:	a35c      	add	r3, pc, #368	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  400730:	e9d3 2300 	ldrd	r2, r3, [r3]
  400734:	4c66      	ldr	r4, [pc, #408]	; (4008d0 <angleXY_dynamic+0x258>)
  400736:	47a0      	blx	r4
  400738:	4b66      	ldr	r3, [pc, #408]	; (4008d4 <angleXY_dynamic+0x25c>)
  40073a:	4798      	blx	r3
  40073c:	4680      	mov	r8, r0
	}
	
	//ADDR LOW:
	check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_LOW);
  40073e:	2032      	movs	r0, #50	; 0x32
  400740:	495f      	ldr	r1, [pc, #380]	; (4008c0 <angleXY_dynamic+0x248>)
  400742:	2204      	movs	r2, #4
  400744:	2353      	movs	r3, #83	; 0x53
  400746:	4c5f      	ldr	r4, [pc, #380]	; (4008c4 <angleXY_dynamic+0x24c>)
  400748:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  40074a:	b110      	cbz	r0, 400752 <angleXY_dynamic+0xda>
	return check;
  40074c:	b2c0      	uxtb	r0, r0
  40074e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400752:	4b5b      	ldr	r3, [pc, #364]	; (4008c0 <angleXY_dynamic+0x248>)
  400754:	785b      	ldrb	r3, [r3, #1]
  400756:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40075a:	2af0      	cmp	r2, #240	; 0xf0
  40075c:	d114      	bne.n	400788 <angleXY_dynamic+0x110>
		adxl = (buf[1] << 8) | (buf[0]);
  40075e:	4a58      	ldr	r2, [pc, #352]	; (4008c0 <angleXY_dynamic+0x248>)
  400760:	7810      	ldrb	r0, [r2, #0]
  400762:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400766:	4258      	negs	r0, r3
		valueX_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400768:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40076c:	4b56      	ldr	r3, [pc, #344]	; (4008c8 <angleXY_dynamic+0x250>)
  40076e:	4798      	blx	r3
  400770:	4b56      	ldr	r3, [pc, #344]	; (4008cc <angleXY_dynamic+0x254>)
  400772:	4798      	blx	r3
  400774:	a34a      	add	r3, pc, #296	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  400776:	e9d3 2300 	ldrd	r2, r3, [r3]
  40077a:	4c55      	ldr	r4, [pc, #340]	; (4008d0 <angleXY_dynamic+0x258>)
  40077c:	47a0      	blx	r4
  40077e:	4b55      	ldr	r3, [pc, #340]	; (4008d4 <angleXY_dynamic+0x25c>)
  400780:	4798      	blx	r3
  400782:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  400786:	e00f      	b.n	4007a8 <angleXY_dynamic+0x130>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400788:	4a4d      	ldr	r2, [pc, #308]	; (4008c0 <angleXY_dynamic+0x248>)
  40078a:	7810      	ldrb	r0, [r2, #0]
		valueX_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  40078c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400790:	4b4d      	ldr	r3, [pc, #308]	; (4008c8 <angleXY_dynamic+0x250>)
  400792:	4798      	blx	r3
  400794:	4b4d      	ldr	r3, [pc, #308]	; (4008cc <angleXY_dynamic+0x254>)
  400796:	4798      	blx	r3
  400798:	a341      	add	r3, pc, #260	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  40079a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40079e:	4c4c      	ldr	r4, [pc, #304]	; (4008d0 <angleXY_dynamic+0x258>)
  4007a0:	47a0      	blx	r4
  4007a2:	4b4c      	ldr	r3, [pc, #304]	; (4008d4 <angleXY_dynamic+0x25c>)
  4007a4:	4798      	blx	r3
  4007a6:	4607      	mov	r7, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4007a8:	4b45      	ldr	r3, [pc, #276]	; (4008c0 <angleXY_dynamic+0x248>)
  4007aa:	78db      	ldrb	r3, [r3, #3]
  4007ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4007b0:	2af0      	cmp	r2, #240	; 0xf0
  4007b2:	d114      	bne.n	4007de <angleXY_dynamic+0x166>
		adxl = (buf[3] << 8) | (buf[2]);
  4007b4:	4a42      	ldr	r2, [pc, #264]	; (4008c0 <angleXY_dynamic+0x248>)
  4007b6:	7890      	ldrb	r0, [r2, #2]
  4007b8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4007bc:	4258      	negs	r0, r3
		valueY_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4007be:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4007c2:	4b41      	ldr	r3, [pc, #260]	; (4008c8 <angleXY_dynamic+0x250>)
  4007c4:	4798      	blx	r3
  4007c6:	4b41      	ldr	r3, [pc, #260]	; (4008cc <angleXY_dynamic+0x254>)
  4007c8:	4798      	blx	r3
  4007ca:	a335      	add	r3, pc, #212	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  4007cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007d0:	4c3f      	ldr	r4, [pc, #252]	; (4008d0 <angleXY_dynamic+0x258>)
  4007d2:	47a0      	blx	r4
  4007d4:	4b3f      	ldr	r3, [pc, #252]	; (4008d4 <angleXY_dynamic+0x25c>)
  4007d6:	4798      	blx	r3
  4007d8:	f100 4a00 	add.w	sl, r0, #2147483648	; 0x80000000
  4007dc:	e00f      	b.n	4007fe <angleXY_dynamic+0x186>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4007de:	4a38      	ldr	r2, [pc, #224]	; (4008c0 <angleXY_dynamic+0x248>)
  4007e0:	7890      	ldrb	r0, [r2, #2]
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  4007e2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007e6:	4b38      	ldr	r3, [pc, #224]	; (4008c8 <angleXY_dynamic+0x250>)
  4007e8:	4798      	blx	r3
  4007ea:	4b38      	ldr	r3, [pc, #224]	; (4008cc <angleXY_dynamic+0x254>)
  4007ec:	4798      	blx	r3
  4007ee:	a32c      	add	r3, pc, #176	; (adr r3, 4008a0 <angleXY_dynamic+0x228>)
  4007f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007f4:	4c36      	ldr	r4, [pc, #216]	; (4008d0 <angleXY_dynamic+0x258>)
  4007f6:	47a0      	blx	r4
  4007f8:	4b36      	ldr	r3, [pc, #216]	; (4008d4 <angleXY_dynamic+0x25c>)
  4007fa:	4798      	blx	r3
  4007fc:	4682      	mov	sl, r0
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
  4007fe:	4c36      	ldr	r4, [pc, #216]	; (4008d8 <angleXY_dynamic+0x260>)
  400800:	4628      	mov	r0, r5
  400802:	4936      	ldr	r1, [pc, #216]	; (4008dc <angleXY_dynamic+0x264>)
  400804:	47a0      	blx	r4
  400806:	4681      	mov	r9, r0
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
  400808:	4d35      	ldr	r5, [pc, #212]	; (4008e0 <angleXY_dynamic+0x268>)
  40080a:	4638      	mov	r0, r7
  40080c:	4935      	ldr	r1, [pc, #212]	; (4008e4 <angleXY_dynamic+0x26c>)
  40080e:	47a8      	blx	r5
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
  400810:	4f35      	ldr	r7, [pc, #212]	; (4008e8 <angleXY_dynamic+0x270>)
  400812:	4936      	ldr	r1, [pc, #216]	; (4008ec <angleXY_dynamic+0x274>)
  400814:	47b8      	blx	r7
  400816:	4601      	mov	r1, r0
  400818:	4648      	mov	r0, r9
  40081a:	47a8      	blx	r5
  40081c:	4681      	mov	r9, r0
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
  40081e:	4640      	mov	r0, r8
  400820:	4933      	ldr	r1, [pc, #204]	; (4008f0 <angleXY_dynamic+0x278>)
  400822:	47a0      	blx	r4
  400824:	4680      	mov	r8, r0
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
  400826:	4650      	mov	r0, sl
  400828:	4932      	ldr	r1, [pc, #200]	; (4008f4 <angleXY_dynamic+0x27c>)
  40082a:	47a0      	blx	r4
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
	my = valueY_high - U*(valueY_low);
  40082c:	492f      	ldr	r1, [pc, #188]	; (4008ec <angleXY_dynamic+0x274>)
  40082e:	47b8      	blx	r7
  400830:	4601      	mov	r1, r0
  400832:	4640      	mov	r0, r8
  400834:	47a8      	blx	r5
  400836:	4605      	mov	r5, r0
	
	//angle[1] = angle[0];
	shift_right(angle, SIZE_ANGLE);
  400838:	4630      	mov	r0, r6
  40083a:	210b      	movs	r1, #11
  40083c:	4b2e      	ldr	r3, [pc, #184]	; (4008f8 <angleXY_dynamic+0x280>)
  40083e:	4798      	blx	r3
	angle[0] = atanf(-mx/my) * (180.0/PI);
  400840:	f109 4000 	add.w	r0, r9, #2147483648	; 0x80000000
  400844:	4629      	mov	r1, r5
  400846:	4b2d      	ldr	r3, [pc, #180]	; (4008fc <angleXY_dynamic+0x284>)
  400848:	4798      	blx	r3
  40084a:	4b2d      	ldr	r3, [pc, #180]	; (400900 <angleXY_dynamic+0x288>)
  40084c:	4798      	blx	r3
  40084e:	f8df 907c 	ldr.w	r9, [pc, #124]	; 4008cc <angleXY_dynamic+0x254>
  400852:	47c8      	blx	r9
  400854:	4f1e      	ldr	r7, [pc, #120]	; (4008d0 <angleXY_dynamic+0x258>)
  400856:	a314      	add	r3, pc, #80	; (adr r3, 4008a8 <angleXY_dynamic+0x230>)
  400858:	e9d3 2300 	ldrd	r2, r3, [r3]
  40085c:	47b8      	blx	r7
  40085e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4008d4 <angleXY_dynamic+0x25c>
  400862:	47c0      	blx	r8
	angle[0] = angle[0] + 1;
  400864:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400868:	47a0      	blx	r4
	angle[0] = N0*angle[0] + N1*angle[1];
  40086a:	47c8      	blx	r9
  40086c:	a310      	add	r3, pc, #64	; (adr r3, 4008b0 <angleXY_dynamic+0x238>)
  40086e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400872:	47b8      	blx	r7
  400874:	4604      	mov	r4, r0
  400876:	460d      	mov	r5, r1
  400878:	6870      	ldr	r0, [r6, #4]
  40087a:	47c8      	blx	r9
  40087c:	a30e      	add	r3, pc, #56	; (adr r3, 4008b8 <angleXY_dynamic+0x240>)
  40087e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400882:	47b8      	blx	r7
  400884:	4602      	mov	r2, r0
  400886:	460b      	mov	r3, r1
  400888:	4620      	mov	r0, r4
  40088a:	4629      	mov	r1, r5
  40088c:	4c1d      	ldr	r4, [pc, #116]	; (400904 <angleXY_dynamic+0x28c>)
  40088e:	47a0      	blx	r4
  400890:	47c0      	blx	r8
  400892:	6030      	str	r0, [r6, #0]
	} 
	else {
		*angle -= DYNAMIC_OFFSET;
	}*/
	
	return check;
  400894:	2000      	movs	r0, #0
}
  400896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40089a:	bf00      	nop
  40089c:	f3af 8000 	nop.w
  4008a0:	33333333 	.word	0x33333333
  4008a4:	400f3333 	.word	0x400f3333
  4008a8:	1a53b118 	.word	0x1a53b118
  4008ac:	404ca5dc 	.word	0x404ca5dc
  4008b0:	47ae147b 	.word	0x47ae147b
  4008b4:	3f947ae1 	.word	0x3f947ae1
  4008b8:	f5c28f5c 	.word	0xf5c28f5c
  4008bc:	3fef5c28 	.word	0x3fef5c28
  4008c0:	200009b0 	.word	0x200009b0
  4008c4:	004004c1 	.word	0x004004c1
  4008c8:	00402bb1 	.word	0x00402bb1
  4008cc:	004024d9 	.word	0x004024d9
  4008d0:	00402581 	.word	0x00402581
  4008d4:	004029a5 	.word	0x004029a5
  4008d8:	00402a51 	.word	0x00402a51
  4008dc:	43340000 	.word	0x43340000
  4008e0:	00402a4d 	.word	0x00402a4d
  4008e4:	43960000 	.word	0x43960000
  4008e8:	00402c61 	.word	0x00402c61
  4008ec:	40345d17 	.word	0x40345d17
  4008f0:	44238000 	.word	0x44238000
  4008f4:	43f50000 	.word	0x43f50000
  4008f8:	00400661 	.word	0x00400661
  4008fc:	00402dc9 	.word	0x00402dc9
  400900:	00401bb9 	.word	0x00401bb9
  400904:	0040221d 	.word	0x0040221d

00400908 <get_all_acel_value>:
	for (uint32_t k = (size-1); k > 0; k-- ){
		vetor[k] = vetor[k-1];
	}
}

void get_all_acel_value(float *value, uint8_t addr){
  400908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40090a:	4604      	mov	r4, r0
  40090c:	460d      	mov	r5, r1
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6, addr);
  40090e:	4e58      	ldr	r6, [pc, #352]	; (400a70 <get_all_acel_value+0x168>)
  400910:	2032      	movs	r0, #50	; 0x32
  400912:	4631      	mov	r1, r6
  400914:	2206      	movs	r2, #6
  400916:	462b      	mov	r3, r5
  400918:	4f56      	ldr	r7, [pc, #344]	; (400a74 <get_all_acel_value+0x16c>)
  40091a:	47b8      	blx	r7
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40091c:	7873      	ldrb	r3, [r6, #1]
  40091e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400922:	2af0      	cmp	r2, #240	; 0xf0
  400924:	d114      	bne.n	400950 <get_all_acel_value+0x48>
		adxl = (buf[1] << 8) | (buf[0]);
  400926:	7830      	ldrb	r0, [r6, #0]
  400928:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40092c:	4258      	negs	r0, r3
		value[0] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  40092e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400932:	4b51      	ldr	r3, [pc, #324]	; (400a78 <get_all_acel_value+0x170>)
  400934:	4798      	blx	r3
  400936:	4b51      	ldr	r3, [pc, #324]	; (400a7c <get_all_acel_value+0x174>)
  400938:	4798      	blx	r3
  40093a:	a34b      	add	r3, pc, #300	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  40093c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400940:	4e4f      	ldr	r6, [pc, #316]	; (400a80 <get_all_acel_value+0x178>)
  400942:	47b0      	blx	r6
  400944:	4b4f      	ldr	r3, [pc, #316]	; (400a84 <get_all_acel_value+0x17c>)
  400946:	4798      	blx	r3
  400948:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40094c:	6020      	str	r0, [r4, #0]
  40094e:	e00f      	b.n	400970 <get_all_acel_value+0x68>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400950:	4a47      	ldr	r2, [pc, #284]	; (400a70 <get_all_acel_value+0x168>)
  400952:	7810      	ldrb	r0, [r2, #0]
		value[0] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400954:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400958:	4b47      	ldr	r3, [pc, #284]	; (400a78 <get_all_acel_value+0x170>)
  40095a:	4798      	blx	r3
  40095c:	4b47      	ldr	r3, [pc, #284]	; (400a7c <get_all_acel_value+0x174>)
  40095e:	4798      	blx	r3
  400960:	a341      	add	r3, pc, #260	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  400962:	e9d3 2300 	ldrd	r2, r3, [r3]
  400966:	4e46      	ldr	r6, [pc, #280]	; (400a80 <get_all_acel_value+0x178>)
  400968:	47b0      	blx	r6
  40096a:	4b46      	ldr	r3, [pc, #280]	; (400a84 <get_all_acel_value+0x17c>)
  40096c:	4798      	blx	r3
  40096e:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400970:	4b3f      	ldr	r3, [pc, #252]	; (400a70 <get_all_acel_value+0x168>)
  400972:	78db      	ldrb	r3, [r3, #3]
  400974:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400978:	2af0      	cmp	r2, #240	; 0xf0
  40097a:	d115      	bne.n	4009a8 <get_all_acel_value+0xa0>
		adxl = (buf[3] << 8) | (buf[2]);
  40097c:	4a3c      	ldr	r2, [pc, #240]	; (400a70 <get_all_acel_value+0x168>)
  40097e:	7890      	ldrb	r0, [r2, #2]
  400980:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400984:	4258      	negs	r0, r3
		value[1] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400986:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40098a:	4b3b      	ldr	r3, [pc, #236]	; (400a78 <get_all_acel_value+0x170>)
  40098c:	4798      	blx	r3
  40098e:	4b3b      	ldr	r3, [pc, #236]	; (400a7c <get_all_acel_value+0x174>)
  400990:	4798      	blx	r3
  400992:	a335      	add	r3, pc, #212	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  400994:	e9d3 2300 	ldrd	r2, r3, [r3]
  400998:	4e39      	ldr	r6, [pc, #228]	; (400a80 <get_all_acel_value+0x178>)
  40099a:	47b0      	blx	r6
  40099c:	4b39      	ldr	r3, [pc, #228]	; (400a84 <get_all_acel_value+0x17c>)
  40099e:	4798      	blx	r3
  4009a0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4009a4:	6060      	str	r0, [r4, #4]
  4009a6:	e00f      	b.n	4009c8 <get_all_acel_value+0xc0>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4009a8:	4a31      	ldr	r2, [pc, #196]	; (400a70 <get_all_acel_value+0x168>)
  4009aa:	7890      	ldrb	r0, [r2, #2]
		value[1] = (ADXL_SCALE_FACTOR * ((float)adxl));
  4009ac:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4009b0:	4b31      	ldr	r3, [pc, #196]	; (400a78 <get_all_acel_value+0x170>)
  4009b2:	4798      	blx	r3
  4009b4:	4b31      	ldr	r3, [pc, #196]	; (400a7c <get_all_acel_value+0x174>)
  4009b6:	4798      	blx	r3
  4009b8:	a32b      	add	r3, pc, #172	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  4009ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009be:	4e30      	ldr	r6, [pc, #192]	; (400a80 <get_all_acel_value+0x178>)
  4009c0:	47b0      	blx	r6
  4009c2:	4b30      	ldr	r3, [pc, #192]	; (400a84 <get_all_acel_value+0x17c>)
  4009c4:	4798      	blx	r3
  4009c6:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  4009c8:	4b29      	ldr	r3, [pc, #164]	; (400a70 <get_all_acel_value+0x168>)
  4009ca:	795b      	ldrb	r3, [r3, #5]
  4009cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4009d0:	2af0      	cmp	r2, #240	; 0xf0
  4009d2:	d115      	bne.n	400a00 <get_all_acel_value+0xf8>
		adxl = (buf[5] << 8) | (buf[4]);
  4009d4:	4a26      	ldr	r2, [pc, #152]	; (400a70 <get_all_acel_value+0x168>)
  4009d6:	7910      	ldrb	r0, [r2, #4]
  4009d8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4009dc:	4258      	negs	r0, r3
		value[2] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4009de:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4009e2:	4b25      	ldr	r3, [pc, #148]	; (400a78 <get_all_acel_value+0x170>)
  4009e4:	4798      	blx	r3
  4009e6:	4b25      	ldr	r3, [pc, #148]	; (400a7c <get_all_acel_value+0x174>)
  4009e8:	4798      	blx	r3
  4009ea:	a31f      	add	r3, pc, #124	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  4009ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009f0:	4e23      	ldr	r6, [pc, #140]	; (400a80 <get_all_acel_value+0x178>)
  4009f2:	47b0      	blx	r6
  4009f4:	4b23      	ldr	r3, [pc, #140]	; (400a84 <get_all_acel_value+0x17c>)
  4009f6:	4798      	blx	r3
  4009f8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4009fc:	60a0      	str	r0, [r4, #8]
  4009fe:	e00f      	b.n	400a20 <get_all_acel_value+0x118>
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400a00:	4a1b      	ldr	r2, [pc, #108]	; (400a70 <get_all_acel_value+0x168>)
  400a02:	7910      	ldrb	r0, [r2, #4]
		value[2] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400a04:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400a08:	4b1b      	ldr	r3, [pc, #108]	; (400a78 <get_all_acel_value+0x170>)
  400a0a:	4798      	blx	r3
  400a0c:	4b1b      	ldr	r3, [pc, #108]	; (400a7c <get_all_acel_value+0x174>)
  400a0e:	4798      	blx	r3
  400a10:	a315      	add	r3, pc, #84	; (adr r3, 400a68 <get_all_acel_value+0x160>)
  400a12:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a16:	4e1a      	ldr	r6, [pc, #104]	; (400a80 <get_all_acel_value+0x178>)
  400a18:	47b0      	blx	r6
  400a1a:	4b1a      	ldr	r3, [pc, #104]	; (400a84 <get_all_acel_value+0x17c>)
  400a1c:	4798      	blx	r3
  400a1e:	60a0      	str	r0, [r4, #8]
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  400a20:	2d1d      	cmp	r5, #29
  400a22:	d10e      	bne.n	400a42 <get_all_acel_value+0x13a>
		value[0] += ADXL_OFSTX_HIGH;
  400a24:	4d18      	ldr	r5, [pc, #96]	; (400a88 <get_all_acel_value+0x180>)
  400a26:	6820      	ldr	r0, [r4, #0]
  400a28:	4918      	ldr	r1, [pc, #96]	; (400a8c <get_all_acel_value+0x184>)
  400a2a:	47a8      	blx	r5
  400a2c:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_HIGH;
  400a2e:	6860      	ldr	r0, [r4, #4]
  400a30:	4917      	ldr	r1, [pc, #92]	; (400a90 <get_all_acel_value+0x188>)
  400a32:	47a8      	blx	r5
  400a34:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_HIGH;
  400a36:	68a0      	ldr	r0, [r4, #8]
  400a38:	4916      	ldr	r1, [pc, #88]	; (400a94 <get_all_acel_value+0x18c>)
  400a3a:	4b17      	ldr	r3, [pc, #92]	; (400a98 <get_all_acel_value+0x190>)
  400a3c:	4798      	blx	r3
  400a3e:	60a0      	str	r0, [r4, #8]
  400a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if (addr == ADXL_ADDR_LOW){
  400a42:	2d53      	cmp	r5, #83	; 0x53
  400a44:	d10d      	bne.n	400a62 <get_all_acel_value+0x15a>
		value[0] += ADXL_OFSTX_LOW;
  400a46:	4d14      	ldr	r5, [pc, #80]	; (400a98 <get_all_acel_value+0x190>)
  400a48:	6820      	ldr	r0, [r4, #0]
  400a4a:	4914      	ldr	r1, [pc, #80]	; (400a9c <get_all_acel_value+0x194>)
  400a4c:	47a8      	blx	r5
  400a4e:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_LOW;
  400a50:	6860      	ldr	r0, [r4, #4]
  400a52:	4913      	ldr	r1, [pc, #76]	; (400aa0 <get_all_acel_value+0x198>)
  400a54:	4b0c      	ldr	r3, [pc, #48]	; (400a88 <get_all_acel_value+0x180>)
  400a56:	4798      	blx	r3
  400a58:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_LOW;
  400a5a:	68a0      	ldr	r0, [r4, #8]
  400a5c:	4911      	ldr	r1, [pc, #68]	; (400aa4 <get_all_acel_value+0x19c>)
  400a5e:	47a8      	blx	r5
  400a60:	60a0      	str	r0, [r4, #8]
  400a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a64:	f3af 8000 	nop.w
  400a68:	33333333 	.word	0x33333333
  400a6c:	400f3333 	.word	0x400f3333
  400a70:	200009b8 	.word	0x200009b8
  400a74:	004004c1 	.word	0x004004c1
  400a78:	00402bb1 	.word	0x00402bb1
  400a7c:	004024d9 	.word	0x004024d9
  400a80:	00402581 	.word	0x00402581
  400a84:	004029a5 	.word	0x004029a5
  400a88:	00402a51 	.word	0x00402a51
  400a8c:	43340000 	.word	0x43340000
  400a90:	44238000 	.word	0x44238000
  400a94:	45a8c000 	.word	0x45a8c000
  400a98:	00402a4d 	.word	0x00402a4d
  400a9c:	43960000 	.word	0x43960000
  400aa0:	43f50000 	.word	0x43f50000
  400aa4:	459c4000 	.word	0x459c4000

00400aa8 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  400aa8:	4b08      	ldr	r3, [pc, #32]	; (400acc <SysTick_Handler+0x24>)
  400aaa:	681a      	ldr	r2, [r3, #0]
  400aac:	3201      	adds	r2, #1
  400aae:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIME_SAMPLE ){
  400ab0:	681a      	ldr	r2, [r3, #0]
  400ab2:	4b07      	ldr	r3, [pc, #28]	; (400ad0 <SysTick_Handler+0x28>)
  400ab4:	681b      	ldr	r3, [r3, #0]
  400ab6:	1ad3      	subs	r3, r2, r3
  400ab8:	2b63      	cmp	r3, #99	; 0x63
  400aba:	d906      	bls.n	400aca <SysTick_Handler+0x22>
		flag_time_sample = 1;
  400abc:	2201      	movs	r2, #1
  400abe:	4b05      	ldr	r3, [pc, #20]	; (400ad4 <SysTick_Handler+0x2c>)
  400ac0:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  400ac2:	4b02      	ldr	r3, [pc, #8]	; (400acc <SysTick_Handler+0x24>)
  400ac4:	681a      	ldr	r2, [r3, #0]
  400ac6:	4b02      	ldr	r3, [pc, #8]	; (400ad0 <SysTick_Handler+0x28>)
  400ac8:	601a      	str	r2, [r3, #0]
  400aca:	4770      	bx	lr
  400acc:	200009c4 	.word	0x200009c4
  400ad0:	200009c0 	.word	0x200009c0
  400ad4:	200009c8 	.word	0x200009c8

00400ad8 <config_timer>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400ad8:	4b06      	ldr	r3, [pc, #24]	; (400af4 <config_timer+0x1c>)
  400ada:	f241 22bf 	movw	r2, #4799	; 0x12bf
  400ade:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400ae0:	21f0      	movs	r1, #240	; 0xf0
  400ae2:	4a05      	ldr	r2, [pc, #20]	; (400af8 <config_timer+0x20>)
  400ae4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400ae8:	2200      	movs	r2, #0
  400aea:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400aec:	2207      	movs	r2, #7
  400aee:	601a      	str	r2, [r3, #0]
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop
  400af4:	e000e010 	.word	0xe000e010
  400af8:	e000ed00 	.word	0xe000ed00

00400afc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400afc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400afe:	b083      	sub	sp, #12
  400b00:	4605      	mov	r5, r0
  400b02:	460c      	mov	r4, r1
	uint32_t val = 0;
  400b04:	2300      	movs	r3, #0
  400b06:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b08:	4b18      	ldr	r3, [pc, #96]	; (400b6c <usart_serial_getchar+0x70>)
  400b0a:	4298      	cmp	r0, r3
  400b0c:	d107      	bne.n	400b1e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400b0e:	461f      	mov	r7, r3
  400b10:	4e17      	ldr	r6, [pc, #92]	; (400b70 <usart_serial_getchar+0x74>)
  400b12:	4638      	mov	r0, r7
  400b14:	4621      	mov	r1, r4
  400b16:	47b0      	blx	r6
  400b18:	2800      	cmp	r0, #0
  400b1a:	d1fa      	bne.n	400b12 <usart_serial_getchar+0x16>
  400b1c:	e017      	b.n	400b4e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b1e:	4b15      	ldr	r3, [pc, #84]	; (400b74 <usart_serial_getchar+0x78>)
  400b20:	4298      	cmp	r0, r3
  400b22:	d107      	bne.n	400b34 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b24:	461e      	mov	r6, r3
  400b26:	4d12      	ldr	r5, [pc, #72]	; (400b70 <usart_serial_getchar+0x74>)
  400b28:	4630      	mov	r0, r6
  400b2a:	4621      	mov	r1, r4
  400b2c:	47a8      	blx	r5
  400b2e:	2800      	cmp	r0, #0
  400b30:	d1fa      	bne.n	400b28 <usart_serial_getchar+0x2c>
  400b32:	e018      	b.n	400b66 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b34:	4b10      	ldr	r3, [pc, #64]	; (400b78 <usart_serial_getchar+0x7c>)
  400b36:	4298      	cmp	r0, r3
  400b38:	d109      	bne.n	400b4e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b3a:	461e      	mov	r6, r3
  400b3c:	4d0f      	ldr	r5, [pc, #60]	; (400b7c <usart_serial_getchar+0x80>)
  400b3e:	4630      	mov	r0, r6
  400b40:	a901      	add	r1, sp, #4
  400b42:	47a8      	blx	r5
  400b44:	2800      	cmp	r0, #0
  400b46:	d1fa      	bne.n	400b3e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b48:	9b01      	ldr	r3, [sp, #4]
  400b4a:	7023      	strb	r3, [r4, #0]
  400b4c:	e00b      	b.n	400b66 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b4e:	4b0c      	ldr	r3, [pc, #48]	; (400b80 <usart_serial_getchar+0x84>)
  400b50:	429d      	cmp	r5, r3
  400b52:	d108      	bne.n	400b66 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b54:	461e      	mov	r6, r3
  400b56:	4d09      	ldr	r5, [pc, #36]	; (400b7c <usart_serial_getchar+0x80>)
  400b58:	4630      	mov	r0, r6
  400b5a:	a901      	add	r1, sp, #4
  400b5c:	47a8      	blx	r5
  400b5e:	2800      	cmp	r0, #0
  400b60:	d1fa      	bne.n	400b58 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400b62:	9b01      	ldr	r3, [sp, #4]
  400b64:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b66:	b003      	add	sp, #12
  400b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b6a:	bf00      	nop
  400b6c:	400e0600 	.word	0x400e0600
  400b70:	00400e01 	.word	0x00400e01
  400b74:	400e0800 	.word	0x400e0800
  400b78:	40024000 	.word	0x40024000
  400b7c:	00400365 	.word	0x00400365
  400b80:	40028000 	.word	0x40028000

00400b84 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b84:	b570      	push	{r4, r5, r6, lr}
  400b86:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b88:	4b1a      	ldr	r3, [pc, #104]	; (400bf4 <usart_serial_putchar+0x70>)
  400b8a:	4298      	cmp	r0, r3
  400b8c:	d107      	bne.n	400b9e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b8e:	461e      	mov	r6, r3
  400b90:	4d19      	ldr	r5, [pc, #100]	; (400bf8 <usart_serial_putchar+0x74>)
  400b92:	4630      	mov	r0, r6
  400b94:	4621      	mov	r1, r4
  400b96:	47a8      	blx	r5
  400b98:	2800      	cmp	r0, #0
  400b9a:	d1fa      	bne.n	400b92 <usart_serial_putchar+0xe>
  400b9c:	e020      	b.n	400be0 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b9e:	4b17      	ldr	r3, [pc, #92]	; (400bfc <usart_serial_putchar+0x78>)
  400ba0:	4298      	cmp	r0, r3
  400ba2:	d107      	bne.n	400bb4 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ba4:	461e      	mov	r6, r3
  400ba6:	4d14      	ldr	r5, [pc, #80]	; (400bf8 <usart_serial_putchar+0x74>)
  400ba8:	4630      	mov	r0, r6
  400baa:	4621      	mov	r1, r4
  400bac:	47a8      	blx	r5
  400bae:	2800      	cmp	r0, #0
  400bb0:	d1fa      	bne.n	400ba8 <usart_serial_putchar+0x24>
  400bb2:	e017      	b.n	400be4 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bb4:	4b12      	ldr	r3, [pc, #72]	; (400c00 <usart_serial_putchar+0x7c>)
  400bb6:	4298      	cmp	r0, r3
  400bb8:	d107      	bne.n	400bca <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  400bba:	461e      	mov	r6, r3
  400bbc:	4d11      	ldr	r5, [pc, #68]	; (400c04 <usart_serial_putchar+0x80>)
  400bbe:	4630      	mov	r0, r6
  400bc0:	4621      	mov	r1, r4
  400bc2:	47a8      	blx	r5
  400bc4:	2800      	cmp	r0, #0
  400bc6:	d1fa      	bne.n	400bbe <usart_serial_putchar+0x3a>
  400bc8:	e00e      	b.n	400be8 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bca:	4b0f      	ldr	r3, [pc, #60]	; (400c08 <usart_serial_putchar+0x84>)
  400bcc:	4298      	cmp	r0, r3
  400bce:	d10d      	bne.n	400bec <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  400bd0:	461e      	mov	r6, r3
  400bd2:	4d0c      	ldr	r5, [pc, #48]	; (400c04 <usart_serial_putchar+0x80>)
  400bd4:	4630      	mov	r0, r6
  400bd6:	4621      	mov	r1, r4
  400bd8:	47a8      	blx	r5
  400bda:	2800      	cmp	r0, #0
  400bdc:	d1fa      	bne.n	400bd4 <usart_serial_putchar+0x50>
  400bde:	e007      	b.n	400bf0 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400be0:	2001      	movs	r0, #1
  400be2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400be4:	2001      	movs	r0, #1
  400be6:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400be8:	2001      	movs	r0, #1
  400bea:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400bec:	2000      	movs	r0, #0
  400bee:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400bf0:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400bf2:	bd70      	pop	{r4, r5, r6, pc}
  400bf4:	400e0600 	.word	0x400e0600
  400bf8:	00400df1 	.word	0x00400df1
  400bfc:	400e0800 	.word	0x400e0800
  400c00:	40024000 	.word	0x40024000
  400c04:	00400351 	.word	0x00400351
  400c08:	40028000 	.word	0x40028000

00400c0c <configure_console>:
volatile uint8_t uc_flag = 0;

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  400c0c:	b570      	push	{r4, r5, r6, lr}
  400c0e:	b084      	sub	sp, #16
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c10:	2008      	movs	r0, #8
  400c12:	4d1a      	ldr	r5, [pc, #104]	; (400c7c <configure_console+0x70>)
  400c14:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c16:	4c1a      	ldr	r4, [pc, #104]	; (400c80 <configure_console+0x74>)
  400c18:	4b1a      	ldr	r3, [pc, #104]	; (400c84 <configure_console+0x78>)
  400c1a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c1c:	4a1a      	ldr	r2, [pc, #104]	; (400c88 <configure_console+0x7c>)
  400c1e:	4b1b      	ldr	r3, [pc, #108]	; (400c8c <configure_console+0x80>)
  400c20:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c22:	4a1b      	ldr	r2, [pc, #108]	; (400c90 <configure_console+0x84>)
  400c24:	4b1b      	ldr	r3, [pc, #108]	; (400c94 <configure_console+0x88>)
  400c26:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c28:	4b1b      	ldr	r3, [pc, #108]	; (400c98 <configure_console+0x8c>)
  400c2a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c2c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c30:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c32:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c36:	9303      	str	r3, [sp, #12]
  400c38:	2008      	movs	r0, #8
  400c3a:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400c3c:	4620      	mov	r0, r4
  400c3e:	a901      	add	r1, sp, #4
  400c40:	4b16      	ldr	r3, [pc, #88]	; (400c9c <configure_console+0x90>)
  400c42:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c44:	4e16      	ldr	r6, [pc, #88]	; (400ca0 <configure_console+0x94>)
  400c46:	6833      	ldr	r3, [r6, #0]
  400c48:	6898      	ldr	r0, [r3, #8]
  400c4a:	2100      	movs	r1, #0
  400c4c:	4d15      	ldr	r5, [pc, #84]	; (400ca4 <configure_console+0x98>)
  400c4e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400c50:	6833      	ldr	r3, [r6, #0]
  400c52:	6858      	ldr	r0, [r3, #4]
  400c54:	2100      	movs	r1, #0
  400c56:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400c58:	4b13      	ldr	r3, [pc, #76]	; (400ca8 <configure_console+0x9c>)
  400c5a:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c62:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400c66:	2110      	movs	r1, #16
  400c68:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400c6c:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(UART0_IRQn);
	NVIC_ClearPendingIRQ(UART0_IRQn);
	NVIC_SetPriority(UART0_IRQn, 1);
	NVIC_EnableIRQ(UART0_IRQn);
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  400c6e:	4620      	mov	r0, r4
  400c70:	2101      	movs	r1, #1
  400c72:	4b0e      	ldr	r3, [pc, #56]	; (400cac <configure_console+0xa0>)
  400c74:	4798      	blx	r3
}
  400c76:	b004      	add	sp, #16
  400c78:	bd70      	pop	{r4, r5, r6, pc}
  400c7a:	bf00      	nop
  400c7c:	004014e1 	.word	0x004014e1
  400c80:	400e0600 	.word	0x400e0600
  400c84:	20000b18 	.word	0x20000b18
  400c88:	00400b85 	.word	0x00400b85
  400c8c:	20000b14 	.word	0x20000b14
  400c90:	00400afd 	.word	0x00400afd
  400c94:	20000aac 	.word	0x20000aac
  400c98:	02dc6c00 	.word	0x02dc6c00
  400c9c:	00400db1 	.word	0x00400db1
  400ca0:	20000520 	.word	0x20000520
  400ca4:	0040314d 	.word	0x0040314d
  400ca8:	e000e100 	.word	0xe000e100
  400cac:	00400de9 	.word	0x00400de9

00400cb0 <clear_keys>:

void clear_keys(void){
  400cb0:	4b04      	ldr	r3, [pc, #16]	; (400cc4 <clear_keys+0x14>)
  400cb2:	f103 0164 	add.w	r1, r3, #100	; 0x64
	for (unsigned int i = 0; i < sizeof(keys); i++){
		keys[i] = 0;
  400cb6:	2200      	movs	r2, #0
  400cb8:	f803 2f01 	strb.w	r2, [r3, #1]!
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
}

void clear_keys(void){
	for (unsigned int i = 0; i < sizeof(keys); i++){
  400cbc:	428b      	cmp	r3, r1
  400cbe:	d1fb      	bne.n	400cb8 <clear_keys+0x8>
		keys[i] = 0;
	}
}
  400cc0:	4770      	bx	lr
  400cc2:	bf00      	nop
  400cc4:	20000aaf 	.word	0x20000aaf

00400cc8 <UART0_Handler>:

void UART0_Handler (void){	
  400cc8:	b510      	push	{r4, lr}
	uint32_t ul_status;
	ul_status = uart_get_status(UART0);
  400cca:	4815      	ldr	r0, [pc, #84]	; (400d20 <UART0_Handler+0x58>)
  400ccc:	4b15      	ldr	r3, [pc, #84]	; (400d24 <UART0_Handler+0x5c>)
  400cce:	4798      	blx	r3
	
	if (ul_status & UART_SR_RXRDY){
  400cd0:	f010 0f01 	tst.w	r0, #1
  400cd4:	d022      	beq.n	400d1c <UART0_Handler+0x54>
		uart_read(UART0, &uc_char);
  400cd6:	4812      	ldr	r0, [pc, #72]	; (400d20 <UART0_Handler+0x58>)
  400cd8:	4913      	ldr	r1, [pc, #76]	; (400d28 <UART0_Handler+0x60>)
  400cda:	4b14      	ldr	r3, [pc, #80]	; (400d2c <UART0_Handler+0x64>)
  400cdc:	4798      	blx	r3
		if (cont_char == 0){
  400cde:	4b14      	ldr	r3, [pc, #80]	; (400d30 <UART0_Handler+0x68>)
  400ce0:	781c      	ldrb	r4, [r3, #0]
  400ce2:	b90c      	cbnz	r4, 400ce8 <UART0_Handler+0x20>
			clear_keys();
  400ce4:	4b13      	ldr	r3, [pc, #76]	; (400d34 <UART0_Handler+0x6c>)
  400ce6:	4798      	blx	r3
		}
		//Fim do comando, character "Enter"
		if (uc_char == 13){
  400ce8:	4b0f      	ldr	r3, [pc, #60]	; (400d28 <UART0_Handler+0x60>)
  400cea:	781b      	ldrb	r3, [r3, #0]
  400cec:	2b0d      	cmp	r3, #13
  400cee:	d106      	bne.n	400cfe <UART0_Handler+0x36>
			cont_char = 0;
  400cf0:	2200      	movs	r2, #0
  400cf2:	4b0f      	ldr	r3, [pc, #60]	; (400d30 <UART0_Handler+0x68>)
  400cf4:	701a      	strb	r2, [r3, #0]
			uc_flag = 1;
  400cf6:	2201      	movs	r2, #1
  400cf8:	4b0f      	ldr	r3, [pc, #60]	; (400d38 <UART0_Handler+0x70>)
  400cfa:	701a      	strb	r2, [r3, #0]
  400cfc:	bd10      	pop	{r4, pc}
		} 
		//Implementando Backspace:
		else if ( uc_char == 8 ){
  400cfe:	2b08      	cmp	r3, #8
  400d00:	d107      	bne.n	400d12 <UART0_Handler+0x4a>
			keys[--cont_char] = 0;
  400d02:	3c01      	subs	r4, #1
  400d04:	b2e4      	uxtb	r4, r4
  400d06:	4b0a      	ldr	r3, [pc, #40]	; (400d30 <UART0_Handler+0x68>)
  400d08:	701c      	strb	r4, [r3, #0]
  400d0a:	2200      	movs	r2, #0
  400d0c:	4b0b      	ldr	r3, [pc, #44]	; (400d3c <UART0_Handler+0x74>)
  400d0e:	551a      	strb	r2, [r3, r4]
  400d10:	bd10      	pop	{r4, pc}
		}
		else {
			keys[cont_char++] = uc_char;
  400d12:	1c61      	adds	r1, r4, #1
  400d14:	4a06      	ldr	r2, [pc, #24]	; (400d30 <UART0_Handler+0x68>)
  400d16:	7011      	strb	r1, [r2, #0]
  400d18:	4a08      	ldr	r2, [pc, #32]	; (400d3c <UART0_Handler+0x74>)
  400d1a:	5513      	strb	r3, [r2, r4]
  400d1c:	bd10      	pop	{r4, pc}
  400d1e:	bf00      	nop
  400d20:	400e0600 	.word	0x400e0600
  400d24:	00400ded 	.word	0x00400ded
  400d28:	200009ca 	.word	0x200009ca
  400d2c:	00400e01 	.word	0x00400e01
  400d30:	200009cb 	.word	0x200009cb
  400d34:	00400cb1 	.word	0x00400cb1
  400d38:	200009c9 	.word	0x200009c9
  400d3c:	20000ab0 	.word	0x20000ab0

00400d40 <shift_left>:
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
  400d40:	b410      	push	{r4}
	for (unsigned int k = 0; k < size; k++){
  400d42:	460c      	mov	r4, r1
  400d44:	b131      	cbz	r1, 400d54 <shift_left+0x14>
  400d46:	2300      	movs	r3, #0
		items[k] = items[k+1];
  400d48:	3301      	adds	r3, #1
  400d4a:	7842      	ldrb	r2, [r0, #1]
  400d4c:	f800 2b01 	strb.w	r2, [r0], #1
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
	for (unsigned int k = 0; k < size; k++){
  400d50:	42a3      	cmp	r3, r4
  400d52:	d3f9      	bcc.n	400d48 <shift_left+0x8>
		items[k] = items[k+1];
	}
  400d54:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d58:	4770      	bx	lr
  400d5a:	bf00      	nop

00400d5c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d60:	460e      	mov	r6, r1
  400d62:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400d64:	3801      	subs	r0, #1
  400d66:	2802      	cmp	r0, #2
  400d68:	d80f      	bhi.n	400d8a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400d6a:	b192      	cbz	r2, 400d92 <_write+0x36>
  400d6c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400d6e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400dac <_write+0x50>
  400d72:	4f0d      	ldr	r7, [pc, #52]	; (400da8 <_write+0x4c>)
  400d74:	f8d8 0000 	ldr.w	r0, [r8]
  400d78:	5d31      	ldrb	r1, [r6, r4]
  400d7a:	683b      	ldr	r3, [r7, #0]
  400d7c:	4798      	blx	r3
  400d7e:	2800      	cmp	r0, #0
  400d80:	db0a      	blt.n	400d98 <_write+0x3c>
			return -1;
		}
		++nChars;
  400d82:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400d84:	42a5      	cmp	r5, r4
  400d86:	d1f5      	bne.n	400d74 <_write+0x18>
  400d88:	e00a      	b.n	400da0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400d8a:	f04f 30ff 	mov.w	r0, #4294967295
  400d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400d92:	2000      	movs	r0, #0
  400d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400d98:	f04f 30ff 	mov.w	r0, #4294967295
  400d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  400da0:	4620      	mov	r0, r4
	}
	return nChars;
}
  400da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400da6:	bf00      	nop
  400da8:	20000b14 	.word	0x20000b14
  400dac:	20000b18 	.word	0x20000b18

00400db0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400db0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400db2:	23ac      	movs	r3, #172	; 0xac
  400db4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400db6:	680a      	ldr	r2, [r1, #0]
  400db8:	684b      	ldr	r3, [r1, #4]
  400dba:	fbb2 f3f3 	udiv	r3, r2, r3
  400dbe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400dc0:	1e5c      	subs	r4, r3, #1
  400dc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400dc6:	4294      	cmp	r4, r2
  400dc8:	d80a      	bhi.n	400de0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400dca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400dcc:	688b      	ldr	r3, [r1, #8]
  400dce:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400dd0:	f240 2302 	movw	r3, #514	; 0x202
  400dd4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400dd8:	2350      	movs	r3, #80	; 0x50
  400dda:	6003      	str	r3, [r0, #0]

	return 0;
  400ddc:	2000      	movs	r0, #0
  400dde:	e000      	b.n	400de2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400de0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400de2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400de6:	4770      	bx	lr

00400de8 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400de8:	6081      	str	r1, [r0, #8]
  400dea:	4770      	bx	lr

00400dec <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  400dec:	6940      	ldr	r0, [r0, #20]
}
  400dee:	4770      	bx	lr

00400df0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400df0:	6943      	ldr	r3, [r0, #20]
  400df2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400df6:	bf1a      	itte	ne
  400df8:	61c1      	strne	r1, [r0, #28]
	return 0;
  400dfa:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400dfc:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400dfe:	4770      	bx	lr

00400e00 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400e00:	6943      	ldr	r3, [r0, #20]
  400e02:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e06:	bf1d      	ittte	ne
  400e08:	6983      	ldrne	r3, [r0, #24]
  400e0a:	700b      	strbne	r3, [r1, #0]
	return 0;
  400e0c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400e0e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400e10:	4770      	bx	lr
  400e12:	bf00      	nop

00400e14 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e14:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e16:	480e      	ldr	r0, [pc, #56]	; (400e50 <sysclk_init+0x3c>)
  400e18:	4b0e      	ldr	r3, [pc, #56]	; (400e54 <sysclk_init+0x40>)
  400e1a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400e1c:	2000      	movs	r0, #0
  400e1e:	213e      	movs	r1, #62	; 0x3e
  400e20:	4b0d      	ldr	r3, [pc, #52]	; (400e58 <sysclk_init+0x44>)
  400e22:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400e24:	4c0d      	ldr	r4, [pc, #52]	; (400e5c <sysclk_init+0x48>)
  400e26:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400e28:	2800      	cmp	r0, #0
  400e2a:	d0fc      	beq.n	400e26 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400e2c:	4b0c      	ldr	r3, [pc, #48]	; (400e60 <sysclk_init+0x4c>)
  400e2e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400e30:	4a0c      	ldr	r2, [pc, #48]	; (400e64 <sysclk_init+0x50>)
  400e32:	4b0d      	ldr	r3, [pc, #52]	; (400e68 <sysclk_init+0x54>)
  400e34:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400e36:	4c0d      	ldr	r4, [pc, #52]	; (400e6c <sysclk_init+0x58>)
  400e38:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400e3a:	2800      	cmp	r0, #0
  400e3c:	d0fc      	beq.n	400e38 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400e3e:	2010      	movs	r0, #16
  400e40:	4b0b      	ldr	r3, [pc, #44]	; (400e70 <sysclk_init+0x5c>)
  400e42:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400e44:	4b0b      	ldr	r3, [pc, #44]	; (400e74 <sysclk_init+0x60>)
  400e46:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400e48:	4801      	ldr	r0, [pc, #4]	; (400e50 <sysclk_init+0x3c>)
  400e4a:	4b02      	ldr	r3, [pc, #8]	; (400e54 <sysclk_init+0x40>)
  400e4c:	4798      	blx	r3
  400e4e:	bd10      	pop	{r4, pc}
  400e50:	02dc6c00 	.word	0x02dc6c00
  400e54:	200000a1 	.word	0x200000a1
  400e58:	0040145d 	.word	0x0040145d
  400e5c:	004014b1 	.word	0x004014b1
  400e60:	004014c1 	.word	0x004014c1
  400e64:	20073f01 	.word	0x20073f01
  400e68:	400e0400 	.word	0x400e0400
  400e6c:	004014d1 	.word	0x004014d1
  400e70:	004013f9 	.word	0x004013f9
  400e74:	004015c1 	.word	0x004015c1

00400e78 <unconnected_pin>:
#include "gpio.h"
#include "ioport.h"

void unconnected_pin (Pio *p_pio, const uint32_t pino);

void unconnected_pin (Pio *p_pio, const uint32_t pino){
  400e78:	b538      	push	{r3, r4, r5, lr}
  400e7a:	4605      	mov	r5, r0
  400e7c:	460c      	mov	r4, r1
	gpio_configure_pin(pino, PIO_INPUT |PIO_DEFAULT);
  400e7e:	4608      	mov	r0, r1
  400e80:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400e84:	4b03      	ldr	r3, [pc, #12]	; (400e94 <unconnected_pin+0x1c>)
  400e86:	4798      	blx	r3
	//gpio_configure_pin(pino, PIO_OUTPUT_0 |PIO_DEFAULT);
	pio_pull_down(p_pio, pino, ENABLE);
  400e88:	4628      	mov	r0, r5
  400e8a:	4621      	mov	r1, r4
  400e8c:	2201      	movs	r2, #1
  400e8e:	4b02      	ldr	r3, [pc, #8]	; (400e98 <unconnected_pin+0x20>)
  400e90:	4798      	blx	r3
  400e92:	bd38      	pop	{r3, r4, r5, pc}
  400e94:	00401129 	.word	0x00401129
  400e98:	0040107d 	.word	0x0040107d

00400e9c <board_init>:
}

void board_init(void)
{
  400e9c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ea2:	4b35      	ldr	r3, [pc, #212]	; (400f78 <board_init+0xdc>)
  400ea4:	605a      	str	r2, [r3, #4]
  400ea6:	200b      	movs	r0, #11
  400ea8:	4c34      	ldr	r4, [pc, #208]	; (400f7c <board_init+0xe0>)
  400eaa:	47a0      	blx	r4
  400eac:	200c      	movs	r0, #12
  400eae:	47a0      	blx	r4
  400eb0:	200d      	movs	r0, #13
  400eb2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400eb4:	2017      	movs	r0, #23
  400eb6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400eba:	4c31      	ldr	r4, [pc, #196]	; (400f80 <board_init+0xe4>)
  400ebc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400ebe:	202e      	movs	r0, #46	; 0x2e
  400ec0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ec4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  400ec6:	2019      	movs	r0, #25
  400ec8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ecc:	47a0      	blx	r4
	/*gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);*/

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400ece:	4d2d      	ldr	r5, [pc, #180]	; (400f84 <board_init+0xe8>)
  400ed0:	4628      	mov	r0, r5
  400ed2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400ed6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400eda:	4b2b      	ldr	r3, [pc, #172]	; (400f88 <board_init+0xec>)
  400edc:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400ede:	2003      	movs	r0, #3
  400ee0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ee4:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  400ee6:	2004      	movs	r0, #4
  400ee8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400eec:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif


	unconnected_pin(PIOA, PIO_PA0);
  400eee:	4628      	mov	r0, r5
  400ef0:	2101      	movs	r1, #1
  400ef2:	4c26      	ldr	r4, [pc, #152]	; (400f8c <board_init+0xf0>)
  400ef4:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA1);
  400ef6:	4628      	mov	r0, r5
  400ef8:	2102      	movs	r1, #2
  400efa:	47a0      	blx	r4
	//unconnected_pin(PIOA, PIO_PA2);	//Foward/Reverse
	//unconnected_pin(PIOA, PIO_PA3);	//TWI0 - DATA
	//unconnected_pin(PIOA, PIO_PA4);	//TWI0 - CLOCK
	unconnected_pin(PIOA, PIO_PA5);
  400efc:	4628      	mov	r0, r5
  400efe:	2120      	movs	r1, #32
  400f00:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA6);
  400f02:	4628      	mov	r0, r5
  400f04:	2140      	movs	r1, #64	; 0x40
  400f06:	47a0      	blx	r4
	//unconnected_pin(PIOA, PIO_PA16);
	//unconnected_pin(PIOA, PIO_PA17);
	//unconnected_pin(PIOA, PIO_PA18);
	//unconnected_pin(PIOA, PIO_PA19);
	//unconnected_pin(PIOA, PIO_PA20);
	unconnected_pin(PIOA, PIO_PA21);
  400f08:	4628      	mov	r0, r5
  400f0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400f0e:	47a0      	blx	r4
	//unconnected_pin(PIOA, PIO_PA23);	//LED1
	//unconnected_pin(PIOA, PIO_PA24);
	//unconnected_pin(PIOA, PIO_PA25);	//LED3
	//unconnected_pin(PIOA, PIO_PA26);	//TC_FREQ
	//unconnected_pin(PIOA, PIO_PA27);
	unconnected_pin(PIOA, PIO_PA28);
  400f10:	4628      	mov	r0, r5
  400f12:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f16:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA29);
  400f18:	4628      	mov	r0, r5
  400f1a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f1e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA30);
  400f20:	4628      	mov	r0, r5
  400f22:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400f26:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA31);
  400f28:	4628      	mov	r0, r5
  400f2a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400f2e:	47a0      	blx	r4
	
	//unconnected_pin(PIOB, PIO_PB0);	//SERVO MOTOR
	unconnected_pin(PIOB, PIO_PB1);
  400f30:	f505 7500 	add.w	r5, r5, #512	; 0x200
  400f34:	4628      	mov	r0, r5
  400f36:	2102      	movs	r1, #2
  400f38:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB2);
  400f3a:	4628      	mov	r0, r5
  400f3c:	2104      	movs	r1, #4
  400f3e:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB3);
  400f40:	4628      	mov	r0, r5
  400f42:	2108      	movs	r1, #8
  400f44:	47a0      	blx	r4
	//unconnected_pin(PIOB, PIO_PB11);
	//unconnected_pin(PIOB, PIO_PB12);	//PINO DE ERASE
	//unconnected_pin(PIOB, PIO_PB13);
	//unconnected_pin(PIOB, PIO_PB14);	//LED2
	
	unconnected_pin(PIOC, PIO_PC0);
  400f46:	f505 7500 	add.w	r5, r5, #512	; 0x200
  400f4a:	4628      	mov	r0, r5
  400f4c:	2101      	movs	r1, #1
  400f4e:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC1);
  400f50:	4628      	mov	r0, r5
  400f52:	2102      	movs	r1, #2
  400f54:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC2);
  400f56:	4628      	mov	r0, r5
  400f58:	2104      	movs	r1, #4
  400f5a:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC3);
  400f5c:	4628      	mov	r0, r5
  400f5e:	2108      	movs	r1, #8
  400f60:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC4);
  400f62:	4628      	mov	r0, r5
  400f64:	2110      	movs	r1, #16
  400f66:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC5);
  400f68:	4628      	mov	r0, r5
  400f6a:	2120      	movs	r1, #32
  400f6c:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC6);
  400f6e:	4628      	mov	r0, r5
  400f70:	2140      	movs	r1, #64	; 0x40
  400f72:	47a0      	blx	r4
  400f74:	bd38      	pop	{r3, r4, r5, pc}
  400f76:	bf00      	nop
  400f78:	400e1450 	.word	0x400e1450
  400f7c:	004014e1 	.word	0x004014e1
  400f80:	00401129 	.word	0x00401129
  400f84:	400e0e00 	.word	0x400e0e00
  400f88:	0040124d 	.word	0x0040124d
  400f8c:	00400e79 	.word	0x00400e79

00400f90 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400f90:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400f92:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400f94:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400f98:	d02e      	beq.n	400ff8 <pio_set_peripheral+0x68>
  400f9a:	d808      	bhi.n	400fae <pio_set_peripheral+0x1e>
  400f9c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fa0:	d014      	beq.n	400fcc <pio_set_peripheral+0x3c>
  400fa2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400fa6:	d01d      	beq.n	400fe4 <pio_set_peripheral+0x54>
  400fa8:	2900      	cmp	r1, #0
  400faa:	d135      	bne.n	401018 <pio_set_peripheral+0x88>
  400fac:	e035      	b.n	40101a <pio_set_peripheral+0x8a>
  400fae:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400fb2:	d032      	beq.n	40101a <pio_set_peripheral+0x8a>
  400fb4:	d803      	bhi.n	400fbe <pio_set_peripheral+0x2e>
  400fb6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400fba:	d027      	beq.n	40100c <pio_set_peripheral+0x7c>
  400fbc:	e02c      	b.n	401018 <pio_set_peripheral+0x88>
  400fbe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400fc2:	d02a      	beq.n	40101a <pio_set_peripheral+0x8a>
  400fc4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fc8:	d027      	beq.n	40101a <pio_set_peripheral+0x8a>
  400fca:	e025      	b.n	401018 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fcc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fce:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400fd0:	43d3      	mvns	r3, r2
  400fd2:	4021      	ands	r1, r4
  400fd4:	4019      	ands	r1, r3
  400fd6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fd8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fda:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400fdc:	4021      	ands	r1, r4
  400fde:	400b      	ands	r3, r1
  400fe0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400fe2:	e019      	b.n	401018 <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fe4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400fe6:	4313      	orrs	r3, r2
  400fe8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400fee:	400b      	ands	r3, r1
  400ff0:	ea23 0302 	bic.w	r3, r3, r2
  400ff4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ff6:	e00f      	b.n	401018 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ff8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ffa:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ffc:	400b      	ands	r3, r1
  400ffe:	ea23 0302 	bic.w	r3, r3, r2
  401002:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401004:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401006:	4313      	orrs	r3, r2
  401008:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40100a:	e005      	b.n	401018 <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40100c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40100e:	4313      	orrs	r3, r2
  401010:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401012:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401014:	4313      	orrs	r3, r2
  401016:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401018:	6042      	str	r2, [r0, #4]
}
  40101a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40101e:	4770      	bx	lr

00401020 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401020:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401022:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401026:	bf14      	ite	ne
  401028:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40102a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40102c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401030:	bf14      	ite	ne
  401032:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401034:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401036:	f012 0f02 	tst.w	r2, #2
  40103a:	d002      	beq.n	401042 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40103c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401040:	e004      	b.n	40104c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401042:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401046:	bf18      	it	ne
  401048:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40104c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40104e:	6001      	str	r1, [r0, #0]
  401050:	4770      	bx	lr
  401052:	bf00      	nop

00401054 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401054:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401056:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401058:	9c01      	ldr	r4, [sp, #4]
  40105a:	b10c      	cbz	r4, 401060 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40105c:	6641      	str	r1, [r0, #100]	; 0x64
  40105e:	e000      	b.n	401062 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401060:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401062:	b10b      	cbz	r3, 401068 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401064:	6501      	str	r1, [r0, #80]	; 0x50
  401066:	e000      	b.n	40106a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401068:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40106a:	b10a      	cbz	r2, 401070 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40106c:	6301      	str	r1, [r0, #48]	; 0x30
  40106e:	e000      	b.n	401072 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401070:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401072:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401074:	6001      	str	r1, [r0, #0]
}
  401076:	f85d 4b04 	ldr.w	r4, [sp], #4
  40107a:	4770      	bx	lr

0040107c <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  40107c:	b112      	cbz	r2, 401084 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  40107e:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  401082:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  401084:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  401088:	4770      	bx	lr
  40108a:	bf00      	nop

0040108c <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40108c:	f012 0f10 	tst.w	r2, #16
  401090:	d010      	beq.n	4010b4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401092:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401096:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40109a:	bf14      	ite	ne
  40109c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4010a0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4010a4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4010a8:	bf14      	ite	ne
  4010aa:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4010ae:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4010b2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4010b4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop

004010bc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4010bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4010be:	6401      	str	r1, [r0, #64]	; 0x40
  4010c0:	4770      	bx	lr
  4010c2:	bf00      	nop

004010c4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4010c4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4010c6:	4770      	bx	lr

004010c8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4010c8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4010ca:	4770      	bx	lr

004010cc <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4010cc:	0943      	lsrs	r3, r0, #5
  4010ce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4010d2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4010d6:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4010d8:	f000 001f 	and.w	r0, r0, #31
  4010dc:	2201      	movs	r2, #1
  4010de:	fa02 f000 	lsl.w	r0, r2, r0
  4010e2:	6318      	str	r0, [r3, #48]	; 0x30
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop

004010e8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4010e8:	0943      	lsrs	r3, r0, #5
  4010ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4010ee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4010f2:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4010f4:	f000 001f 	and.w	r0, r0, #31
  4010f8:	2201      	movs	r2, #1
  4010fa:	fa02 f000 	lsl.w	r0, r2, r0
  4010fe:	6358      	str	r0, [r3, #52]	; 0x34
  401100:	4770      	bx	lr
  401102:	bf00      	nop

00401104 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401104:	0943      	lsrs	r3, r0, #5
  401106:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40110a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40110e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401110:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401112:	f000 001f 	and.w	r0, r0, #31
  401116:	2101      	movs	r1, #1
  401118:	fa01 f000 	lsl.w	r0, r1, r0
  40111c:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40111e:	bf14      	ite	ne
  401120:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401122:	6318      	streq	r0, [r3, #48]	; 0x30
  401124:	4770      	bx	lr
  401126:	bf00      	nop

00401128 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401128:	b570      	push	{r4, r5, r6, lr}
  40112a:	b082      	sub	sp, #8
  40112c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40112e:	0944      	lsrs	r4, r0, #5
  401130:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401134:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401138:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40113a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40113e:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401142:	d047      	beq.n	4011d4 <pio_configure_pin+0xac>
  401144:	d809      	bhi.n	40115a <pio_configure_pin+0x32>
  401146:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  40114a:	d021      	beq.n	401190 <pio_configure_pin+0x68>
  40114c:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401150:	d02f      	beq.n	4011b2 <pio_configure_pin+0x8a>
  401152:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401156:	d16f      	bne.n	401238 <pio_configure_pin+0x110>
  401158:	e009      	b.n	40116e <pio_configure_pin+0x46>
  40115a:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40115e:	d055      	beq.n	40120c <pio_configure_pin+0xe4>
  401160:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401164:	d052      	beq.n	40120c <pio_configure_pin+0xe4>
  401166:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  40116a:	d044      	beq.n	4011f6 <pio_configure_pin+0xce>
  40116c:	e064      	b.n	401238 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40116e:	f000 001f 	and.w	r0, r0, #31
  401172:	2401      	movs	r4, #1
  401174:	4084      	lsls	r4, r0
  401176:	4630      	mov	r0, r6
  401178:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40117c:	4622      	mov	r2, r4
  40117e:	4b30      	ldr	r3, [pc, #192]	; (401240 <pio_configure_pin+0x118>)
  401180:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401182:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401186:	bf14      	ite	ne
  401188:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40118a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40118c:	2001      	movs	r0, #1
  40118e:	e054      	b.n	40123a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401190:	f000 001f 	and.w	r0, r0, #31
  401194:	2401      	movs	r4, #1
  401196:	4084      	lsls	r4, r0
  401198:	4630      	mov	r0, r6
  40119a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40119e:	4622      	mov	r2, r4
  4011a0:	4b27      	ldr	r3, [pc, #156]	; (401240 <pio_configure_pin+0x118>)
  4011a2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011a4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011a8:	bf14      	ite	ne
  4011aa:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011ac:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011ae:	2001      	movs	r0, #1
  4011b0:	e043      	b.n	40123a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4011b2:	f000 001f 	and.w	r0, r0, #31
  4011b6:	2401      	movs	r4, #1
  4011b8:	4084      	lsls	r4, r0
  4011ba:	4630      	mov	r0, r6
  4011bc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4011c0:	4622      	mov	r2, r4
  4011c2:	4b1f      	ldr	r3, [pc, #124]	; (401240 <pio_configure_pin+0x118>)
  4011c4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011c6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011ca:	bf14      	ite	ne
  4011cc:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011ce:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011d0:	2001      	movs	r0, #1
  4011d2:	e032      	b.n	40123a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4011d4:	f000 001f 	and.w	r0, r0, #31
  4011d8:	2401      	movs	r4, #1
  4011da:	4084      	lsls	r4, r0
  4011dc:	4630      	mov	r0, r6
  4011de:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4011e2:	4622      	mov	r2, r4
  4011e4:	4b16      	ldr	r3, [pc, #88]	; (401240 <pio_configure_pin+0x118>)
  4011e6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011e8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011ec:	bf14      	ite	ne
  4011ee:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011f0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011f2:	2001      	movs	r0, #1
  4011f4:	e021      	b.n	40123a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4011f6:	f000 011f 	and.w	r1, r0, #31
  4011fa:	2401      	movs	r4, #1
  4011fc:	4630      	mov	r0, r6
  4011fe:	fa04 f101 	lsl.w	r1, r4, r1
  401202:	462a      	mov	r2, r5
  401204:	4b0f      	ldr	r3, [pc, #60]	; (401244 <pio_configure_pin+0x11c>)
  401206:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401208:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40120a:	e016      	b.n	40123a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40120c:	f000 011f 	and.w	r1, r0, #31
  401210:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401212:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401216:	ea05 0304 	and.w	r3, r5, r4
  40121a:	9300      	str	r3, [sp, #0]
  40121c:	4630      	mov	r0, r6
  40121e:	fa04 f101 	lsl.w	r1, r4, r1
  401222:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401226:	bf14      	ite	ne
  401228:	2200      	movne	r2, #0
  40122a:	2201      	moveq	r2, #1
  40122c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401230:	4d05      	ldr	r5, [pc, #20]	; (401248 <pio_configure_pin+0x120>)
  401232:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401234:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401236:	e000      	b.n	40123a <pio_configure_pin+0x112>

	default:
		return 0;
  401238:	2000      	movs	r0, #0
	}

	return 1;
}
  40123a:	b002      	add	sp, #8
  40123c:	bd70      	pop	{r4, r5, r6, pc}
  40123e:	bf00      	nop
  401240:	00400f91 	.word	0x00400f91
  401244:	00401021 	.word	0x00401021
  401248:	00401055 	.word	0x00401055

0040124c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40124c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40124e:	b083      	sub	sp, #12
  401250:	4607      	mov	r7, r0
  401252:	460e      	mov	r6, r1
  401254:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401256:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  40125a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40125e:	d038      	beq.n	4012d2 <pio_configure_pin_group+0x86>
  401260:	d809      	bhi.n	401276 <pio_configure_pin_group+0x2a>
  401262:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401266:	d01c      	beq.n	4012a2 <pio_configure_pin_group+0x56>
  401268:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40126c:	d025      	beq.n	4012ba <pio_configure_pin_group+0x6e>
  40126e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401272:	d150      	bne.n	401316 <pio_configure_pin_group+0xca>
  401274:	e009      	b.n	40128a <pio_configure_pin_group+0x3e>
  401276:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40127a:	d03a      	beq.n	4012f2 <pio_configure_pin_group+0xa6>
  40127c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401280:	d037      	beq.n	4012f2 <pio_configure_pin_group+0xa6>
  401282:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401286:	d030      	beq.n	4012ea <pio_configure_pin_group+0x9e>
  401288:	e045      	b.n	401316 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40128a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40128e:	4632      	mov	r2, r6
  401290:	4b22      	ldr	r3, [pc, #136]	; (40131c <pio_configure_pin_group+0xd0>)
  401292:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401294:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401298:	bf14      	ite	ne
  40129a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40129c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40129e:	2001      	movs	r0, #1
  4012a0:	e03a      	b.n	401318 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4012a2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a6:	4632      	mov	r2, r6
  4012a8:	4b1c      	ldr	r3, [pc, #112]	; (40131c <pio_configure_pin_group+0xd0>)
  4012aa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012ac:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012b0:	bf14      	ite	ne
  4012b2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012b4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012b6:	2001      	movs	r0, #1
  4012b8:	e02e      	b.n	401318 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4012ba:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012be:	4632      	mov	r2, r6
  4012c0:	4b16      	ldr	r3, [pc, #88]	; (40131c <pio_configure_pin_group+0xd0>)
  4012c2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012c4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012c8:	bf14      	ite	ne
  4012ca:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012cc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012ce:	2001      	movs	r0, #1
  4012d0:	e022      	b.n	401318 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4012d2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4012d6:	4632      	mov	r2, r6
  4012d8:	4b10      	ldr	r3, [pc, #64]	; (40131c <pio_configure_pin_group+0xd0>)
  4012da:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012dc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4012e0:	bf14      	ite	ne
  4012e2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012e4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4012e6:	2001      	movs	r0, #1
  4012e8:	e016      	b.n	401318 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4012ea:	4b0d      	ldr	r3, [pc, #52]	; (401320 <pio_configure_pin_group+0xd4>)
  4012ec:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4012ee:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4012f0:	e012      	b.n	401318 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4012f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4012f6:	f005 0301 	and.w	r3, r5, #1
  4012fa:	9300      	str	r3, [sp, #0]
  4012fc:	4638      	mov	r0, r7
  4012fe:	4631      	mov	r1, r6
  401300:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401304:	bf14      	ite	ne
  401306:	2200      	movne	r2, #0
  401308:	2201      	moveq	r2, #1
  40130a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40130e:	4c05      	ldr	r4, [pc, #20]	; (401324 <pio_configure_pin_group+0xd8>)
  401310:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401312:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401314:	e000      	b.n	401318 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401316:	2000      	movs	r0, #0
	}

	return 1;
}
  401318:	b003      	add	sp, #12
  40131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40131c:	00400f91 	.word	0x00400f91
  401320:	00401021 	.word	0x00401021
  401324:	00401055 	.word	0x00401055

00401328 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40132c:	4604      	mov	r4, r0
  40132e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401330:	4b10      	ldr	r3, [pc, #64]	; (401374 <pio_handler_process+0x4c>)
  401332:	4798      	blx	r3
  401334:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401336:	4620      	mov	r0, r4
  401338:	4b0f      	ldr	r3, [pc, #60]	; (401378 <pio_handler_process+0x50>)
  40133a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40133c:	4005      	ands	r5, r0
  40133e:	d017      	beq.n	401370 <pio_handler_process+0x48>
  401340:	4f0e      	ldr	r7, [pc, #56]	; (40137c <pio_handler_process+0x54>)
  401342:	f107 040c 	add.w	r4, r7, #12
  401346:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401348:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  40134c:	42b3      	cmp	r3, r6
  40134e:	d10a      	bne.n	401366 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401350:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401354:	4229      	tst	r1, r5
  401356:	d006      	beq.n	401366 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401358:	6823      	ldr	r3, [r4, #0]
  40135a:	4630      	mov	r0, r6
  40135c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40135e:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401362:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401366:	42bc      	cmp	r4, r7
  401368:	d002      	beq.n	401370 <pio_handler_process+0x48>
  40136a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40136c:	2d00      	cmp	r5, #0
  40136e:	d1eb      	bne.n	401348 <pio_handler_process+0x20>
  401370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401374:	004010c5 	.word	0x004010c5
  401378:	004010c9 	.word	0x004010c9
  40137c:	200009d0 	.word	0x200009d0

00401380 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401382:	4c0b      	ldr	r4, [pc, #44]	; (4013b0 <pio_handler_set+0x30>)
  401384:	6824      	ldr	r4, [r4, #0]
  401386:	2c06      	cmp	r4, #6
  401388:	d810      	bhi.n	4013ac <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40138a:	4f0a      	ldr	r7, [pc, #40]	; (4013b4 <pio_handler_set+0x34>)
  40138c:	0126      	lsls	r6, r4, #4
  40138e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  401390:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  401392:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  401394:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  401396:	9906      	ldr	r1, [sp, #24]
  401398:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  40139a:	3401      	adds	r4, #1
  40139c:	4904      	ldr	r1, [pc, #16]	; (4013b0 <pio_handler_set+0x30>)
  40139e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4013a0:	4611      	mov	r1, r2
  4013a2:	461a      	mov	r2, r3
  4013a4:	4b04      	ldr	r3, [pc, #16]	; (4013b8 <pio_handler_set+0x38>)
  4013a6:	4798      	blx	r3

	return 0;
  4013a8:	2000      	movs	r0, #0
  4013aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4013ac:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4013ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4013b0:	200009cc 	.word	0x200009cc
  4013b4:	200009d0 	.word	0x200009d0
  4013b8:	0040108d 	.word	0x0040108d

004013bc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4013bc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4013be:	4802      	ldr	r0, [pc, #8]	; (4013c8 <PIOA_Handler+0xc>)
  4013c0:	210b      	movs	r1, #11
  4013c2:	4b02      	ldr	r3, [pc, #8]	; (4013cc <PIOA_Handler+0x10>)
  4013c4:	4798      	blx	r3
  4013c6:	bd08      	pop	{r3, pc}
  4013c8:	400e0e00 	.word	0x400e0e00
  4013cc:	00401329 	.word	0x00401329

004013d0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4013d0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4013d2:	4802      	ldr	r0, [pc, #8]	; (4013dc <PIOB_Handler+0xc>)
  4013d4:	210c      	movs	r1, #12
  4013d6:	4b02      	ldr	r3, [pc, #8]	; (4013e0 <PIOB_Handler+0x10>)
  4013d8:	4798      	blx	r3
  4013da:	bd08      	pop	{r3, pc}
  4013dc:	400e1000 	.word	0x400e1000
  4013e0:	00401329 	.word	0x00401329

004013e4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4013e6:	4802      	ldr	r0, [pc, #8]	; (4013f0 <PIOC_Handler+0xc>)
  4013e8:	210d      	movs	r1, #13
  4013ea:	4b02      	ldr	r3, [pc, #8]	; (4013f4 <PIOC_Handler+0x10>)
  4013ec:	4798      	blx	r3
  4013ee:	bd08      	pop	{r3, pc}
  4013f0:	400e1200 	.word	0x400e1200
  4013f4:	00401329 	.word	0x00401329

004013f8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4013f8:	4b17      	ldr	r3, [pc, #92]	; (401458 <pmc_switch_mck_to_pllack+0x60>)
  4013fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013fc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401400:	4310      	orrs	r0, r2
  401402:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401404:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401406:	f013 0f08 	tst.w	r3, #8
  40140a:	d109      	bne.n	401420 <pmc_switch_mck_to_pllack+0x28>
  40140c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401410:	4911      	ldr	r1, [pc, #68]	; (401458 <pmc_switch_mck_to_pllack+0x60>)
  401412:	e001      	b.n	401418 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401414:	3b01      	subs	r3, #1
  401416:	d019      	beq.n	40144c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401418:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40141a:	f012 0f08 	tst.w	r2, #8
  40141e:	d0f9      	beq.n	401414 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401420:	4b0d      	ldr	r3, [pc, #52]	; (401458 <pmc_switch_mck_to_pllack+0x60>)
  401422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401424:	f022 0203 	bic.w	r2, r2, #3
  401428:	f042 0202 	orr.w	r2, r2, #2
  40142c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40142e:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401430:	f010 0008 	ands.w	r0, r0, #8
  401434:	d10c      	bne.n	401450 <pmc_switch_mck_to_pllack+0x58>
  401436:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40143a:	4907      	ldr	r1, [pc, #28]	; (401458 <pmc_switch_mck_to_pllack+0x60>)
  40143c:	e001      	b.n	401442 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40143e:	3b01      	subs	r3, #1
  401440:	d008      	beq.n	401454 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401442:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401444:	f012 0f08 	tst.w	r2, #8
  401448:	d0f9      	beq.n	40143e <pmc_switch_mck_to_pllack+0x46>
  40144a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40144c:	2001      	movs	r0, #1
  40144e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401450:	2000      	movs	r0, #0
  401452:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401454:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401456:	4770      	bx	lr
  401458:	400e0400 	.word	0x400e0400

0040145c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40145c:	b138      	cbz	r0, 40146e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40145e:	4911      	ldr	r1, [pc, #68]	; (4014a4 <pmc_switch_mainck_to_xtal+0x48>)
  401460:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401462:	4a11      	ldr	r2, [pc, #68]	; (4014a8 <pmc_switch_mainck_to_xtal+0x4c>)
  401464:	401a      	ands	r2, r3
  401466:	4b11      	ldr	r3, [pc, #68]	; (4014ac <pmc_switch_mainck_to_xtal+0x50>)
  401468:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40146a:	620b      	str	r3, [r1, #32]
  40146c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40146e:	4a0d      	ldr	r2, [pc, #52]	; (4014a4 <pmc_switch_mainck_to_xtal+0x48>)
  401470:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401472:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401476:	f023 0303 	bic.w	r3, r3, #3
  40147a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40147e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401482:	0209      	lsls	r1, r1, #8
  401484:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401486:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401488:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40148a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40148c:	f013 0f01 	tst.w	r3, #1
  401490:	d0fb      	beq.n	40148a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401492:	4a04      	ldr	r2, [pc, #16]	; (4014a4 <pmc_switch_mainck_to_xtal+0x48>)
  401494:	6a13      	ldr	r3, [r2, #32]
  401496:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40149a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40149e:	6213      	str	r3, [r2, #32]
  4014a0:	4770      	bx	lr
  4014a2:	bf00      	nop
  4014a4:	400e0400 	.word	0x400e0400
  4014a8:	fec8fffc 	.word	0xfec8fffc
  4014ac:	01370002 	.word	0x01370002

004014b0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4014b0:	4b02      	ldr	r3, [pc, #8]	; (4014bc <pmc_osc_is_ready_mainck+0xc>)
  4014b2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014b4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4014b8:	4770      	bx	lr
  4014ba:	bf00      	nop
  4014bc:	400e0400 	.word	0x400e0400

004014c0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4014c0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014c4:	4b01      	ldr	r3, [pc, #4]	; (4014cc <pmc_disable_pllack+0xc>)
  4014c6:	629a      	str	r2, [r3, #40]	; 0x28
  4014c8:	4770      	bx	lr
  4014ca:	bf00      	nop
  4014cc:	400e0400 	.word	0x400e0400

004014d0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014d0:	4b02      	ldr	r3, [pc, #8]	; (4014dc <pmc_is_locked_pllack+0xc>)
  4014d2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014d4:	f000 0002 	and.w	r0, r0, #2
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop
  4014dc:	400e0400 	.word	0x400e0400

004014e0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4014e0:	281f      	cmp	r0, #31
  4014e2:	d80d      	bhi.n	401500 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4014e4:	4b08      	ldr	r3, [pc, #32]	; (401508 <pmc_enable_periph_clk+0x28>)
  4014e6:	699a      	ldr	r2, [r3, #24]
  4014e8:	2301      	movs	r3, #1
  4014ea:	4083      	lsls	r3, r0
  4014ec:	401a      	ands	r2, r3
  4014ee:	4293      	cmp	r3, r2
  4014f0:	d008      	beq.n	401504 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  4014f2:	2301      	movs	r3, #1
  4014f4:	fa03 f000 	lsl.w	r0, r3, r0
  4014f8:	4b03      	ldr	r3, [pc, #12]	; (401508 <pmc_enable_periph_clk+0x28>)
  4014fa:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4014fc:	2000      	movs	r0, #0
  4014fe:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401500:	2001      	movs	r0, #1
  401502:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401504:	2000      	movs	r0, #0
}
  401506:	4770      	bx	lr
  401508:	400e0400 	.word	0x400e0400

0040150c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40150c:	e7fe      	b.n	40150c <Dummy_Handler>
  40150e:	bf00      	nop

00401510 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401510:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401512:	4b1e      	ldr	r3, [pc, #120]	; (40158c <Reset_Handler+0x7c>)
  401514:	4a1e      	ldr	r2, [pc, #120]	; (401590 <Reset_Handler+0x80>)
  401516:	429a      	cmp	r2, r3
  401518:	d003      	beq.n	401522 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  40151a:	4b1e      	ldr	r3, [pc, #120]	; (401594 <Reset_Handler+0x84>)
  40151c:	4a1b      	ldr	r2, [pc, #108]	; (40158c <Reset_Handler+0x7c>)
  40151e:	429a      	cmp	r2, r3
  401520:	d304      	bcc.n	40152c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401522:	4b1d      	ldr	r3, [pc, #116]	; (401598 <Reset_Handler+0x88>)
  401524:	4a1d      	ldr	r2, [pc, #116]	; (40159c <Reset_Handler+0x8c>)
  401526:	429a      	cmp	r2, r3
  401528:	d30f      	bcc.n	40154a <Reset_Handler+0x3a>
  40152a:	e01a      	b.n	401562 <Reset_Handler+0x52>
  40152c:	4b1c      	ldr	r3, [pc, #112]	; (4015a0 <Reset_Handler+0x90>)
  40152e:	4c1d      	ldr	r4, [pc, #116]	; (4015a4 <Reset_Handler+0x94>)
  401530:	1ae4      	subs	r4, r4, r3
  401532:	f024 0403 	bic.w	r4, r4, #3
  401536:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401538:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  40153a:	4814      	ldr	r0, [pc, #80]	; (40158c <Reset_Handler+0x7c>)
  40153c:	4914      	ldr	r1, [pc, #80]	; (401590 <Reset_Handler+0x80>)
  40153e:	585a      	ldr	r2, [r3, r1]
  401540:	501a      	str	r2, [r3, r0]
  401542:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401544:	42a3      	cmp	r3, r4
  401546:	d1fa      	bne.n	40153e <Reset_Handler+0x2e>
  401548:	e7eb      	b.n	401522 <Reset_Handler+0x12>
  40154a:	4b17      	ldr	r3, [pc, #92]	; (4015a8 <Reset_Handler+0x98>)
  40154c:	4917      	ldr	r1, [pc, #92]	; (4015ac <Reset_Handler+0x9c>)
  40154e:	1ac9      	subs	r1, r1, r3
  401550:	f021 0103 	bic.w	r1, r1, #3
  401554:	1d1a      	adds	r2, r3, #4
  401556:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401558:	2200      	movs	r2, #0
  40155a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40155e:	428b      	cmp	r3, r1
  401560:	d1fb      	bne.n	40155a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401562:	4a13      	ldr	r2, [pc, #76]	; (4015b0 <Reset_Handler+0xa0>)
  401564:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401568:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40156c:	4911      	ldr	r1, [pc, #68]	; (4015b4 <Reset_Handler+0xa4>)
  40156e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401570:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401574:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401578:	d203      	bcs.n	401582 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40157a:	688a      	ldr	r2, [r1, #8]
  40157c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401580:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401582:	4b0d      	ldr	r3, [pc, #52]	; (4015b8 <Reset_Handler+0xa8>)
  401584:	4798      	blx	r3

	/* Branch to main function */
	main();
  401586:	4b0d      	ldr	r3, [pc, #52]	; (4015bc <Reset_Handler+0xac>)
  401588:	4798      	blx	r3
  40158a:	e7fe      	b.n	40158a <Reset_Handler+0x7a>
  40158c:	20000000 	.word	0x20000000
  401590:	0040ac08 	.word	0x0040ac08
  401594:	20000994 	.word	0x20000994
  401598:	20000c44 	.word	0x20000c44
  40159c:	20000994 	.word	0x20000994
  4015a0:	20000004 	.word	0x20000004
  4015a4:	20000997 	.word	0x20000997
  4015a8:	20000990 	.word	0x20000990
  4015ac:	20000c3f 	.word	0x20000c3f
  4015b0:	00400000 	.word	0x00400000
  4015b4:	e000ed00 	.word	0xe000ed00
  4015b8:	00403041 	.word	0x00403041
  4015bc:	00401839 	.word	0x00401839

004015c0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  4015c0:	4b39      	ldr	r3, [pc, #228]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  4015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015c4:	f003 0303 	and.w	r3, r3, #3
  4015c8:	2b01      	cmp	r3, #1
  4015ca:	d00f      	beq.n	4015ec <SystemCoreClockUpdate+0x2c>
  4015cc:	b113      	cbz	r3, 4015d4 <SystemCoreClockUpdate+0x14>
  4015ce:	2b02      	cmp	r3, #2
  4015d0:	d029      	beq.n	401626 <SystemCoreClockUpdate+0x66>
  4015d2:	e051      	b.n	401678 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4015d4:	4b35      	ldr	r3, [pc, #212]	; (4016ac <SystemCoreClockUpdate+0xec>)
  4015d6:	695b      	ldr	r3, [r3, #20]
  4015d8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4015dc:	bf14      	ite	ne
  4015de:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4015e2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4015e6:	4b32      	ldr	r3, [pc, #200]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  4015e8:	601a      	str	r2, [r3, #0]
  4015ea:	e045      	b.n	401678 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4015ec:	4b2e      	ldr	r3, [pc, #184]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  4015ee:	6a1b      	ldr	r3, [r3, #32]
  4015f0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4015f4:	d003      	beq.n	4015fe <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4015f6:	4a2f      	ldr	r2, [pc, #188]	; (4016b4 <SystemCoreClockUpdate+0xf4>)
  4015f8:	4b2d      	ldr	r3, [pc, #180]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  4015fa:	601a      	str	r2, [r3, #0]
  4015fc:	e03c      	b.n	401678 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015fe:	4a2e      	ldr	r2, [pc, #184]	; (4016b8 <SystemCoreClockUpdate+0xf8>)
  401600:	4b2b      	ldr	r3, [pc, #172]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  401602:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401604:	4b28      	ldr	r3, [pc, #160]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  401606:	6a1b      	ldr	r3, [r3, #32]
  401608:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40160c:	2b10      	cmp	r3, #16
  40160e:	d002      	beq.n	401616 <SystemCoreClockUpdate+0x56>
  401610:	2b20      	cmp	r3, #32
  401612:	d004      	beq.n	40161e <SystemCoreClockUpdate+0x5e>
  401614:	e030      	b.n	401678 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401616:	4a29      	ldr	r2, [pc, #164]	; (4016bc <SystemCoreClockUpdate+0xfc>)
  401618:	4b25      	ldr	r3, [pc, #148]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  40161a:	601a      	str	r2, [r3, #0]
				break;
  40161c:	e02c      	b.n	401678 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40161e:	4a25      	ldr	r2, [pc, #148]	; (4016b4 <SystemCoreClockUpdate+0xf4>)
  401620:	4b23      	ldr	r3, [pc, #140]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  401622:	601a      	str	r2, [r3, #0]
				break;
  401624:	e028      	b.n	401678 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401626:	4b20      	ldr	r3, [pc, #128]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  401628:	6a1b      	ldr	r3, [r3, #32]
  40162a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40162e:	d003      	beq.n	401638 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401630:	4a20      	ldr	r2, [pc, #128]	; (4016b4 <SystemCoreClockUpdate+0xf4>)
  401632:	4b1f      	ldr	r3, [pc, #124]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  401634:	601a      	str	r2, [r3, #0]
  401636:	e012      	b.n	40165e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401638:	4a1f      	ldr	r2, [pc, #124]	; (4016b8 <SystemCoreClockUpdate+0xf8>)
  40163a:	4b1d      	ldr	r3, [pc, #116]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  40163c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40163e:	4b1a      	ldr	r3, [pc, #104]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  401640:	6a1b      	ldr	r3, [r3, #32]
  401642:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401646:	2b10      	cmp	r3, #16
  401648:	d002      	beq.n	401650 <SystemCoreClockUpdate+0x90>
  40164a:	2b20      	cmp	r3, #32
  40164c:	d004      	beq.n	401658 <SystemCoreClockUpdate+0x98>
  40164e:	e006      	b.n	40165e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401650:	4a1a      	ldr	r2, [pc, #104]	; (4016bc <SystemCoreClockUpdate+0xfc>)
  401652:	4b17      	ldr	r3, [pc, #92]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  401654:	601a      	str	r2, [r3, #0]
				break;
  401656:	e002      	b.n	40165e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401658:	4a16      	ldr	r2, [pc, #88]	; (4016b4 <SystemCoreClockUpdate+0xf4>)
  40165a:	4b15      	ldr	r3, [pc, #84]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  40165c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40165e:	4b12      	ldr	r3, [pc, #72]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  401660:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401662:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401664:	4b12      	ldr	r3, [pc, #72]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401666:	f3c0 400a 	ubfx	r0, r0, #16, #11
  40166a:	681a      	ldr	r2, [r3, #0]
  40166c:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401670:	b2c9      	uxtb	r1, r1
  401672:	fbb2 f2f1 	udiv	r2, r2, r1
  401676:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401678:	4b0b      	ldr	r3, [pc, #44]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  40167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40167c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401680:	2b70      	cmp	r3, #112	; 0x70
  401682:	d107      	bne.n	401694 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401684:	4b0a      	ldr	r3, [pc, #40]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  401686:	681a      	ldr	r2, [r3, #0]
  401688:	490d      	ldr	r1, [pc, #52]	; (4016c0 <SystemCoreClockUpdate+0x100>)
  40168a:	fba1 0202 	umull	r0, r2, r1, r2
  40168e:	0852      	lsrs	r2, r2, #1
  401690:	601a      	str	r2, [r3, #0]
  401692:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401694:	4b04      	ldr	r3, [pc, #16]	; (4016a8 <SystemCoreClockUpdate+0xe8>)
  401696:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401698:	4b05      	ldr	r3, [pc, #20]	; (4016b0 <SystemCoreClockUpdate+0xf0>)
  40169a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40169e:	681a      	ldr	r2, [r3, #0]
  4016a0:	40ca      	lsrs	r2, r1
  4016a2:	601a      	str	r2, [r3, #0]
  4016a4:	4770      	bx	lr
  4016a6:	bf00      	nop
  4016a8:	400e0400 	.word	0x400e0400
  4016ac:	400e1410 	.word	0x400e1410
  4016b0:	200000e4 	.word	0x200000e4
  4016b4:	00b71b00 	.word	0x00b71b00
  4016b8:	003d0900 	.word	0x003d0900
  4016bc:	007a1200 	.word	0x007a1200
  4016c0:	aaaaaaab 	.word	0xaaaaaaab

004016c4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4016c4:	4b09      	ldr	r3, [pc, #36]	; (4016ec <_sbrk+0x28>)
  4016c6:	681b      	ldr	r3, [r3, #0]
  4016c8:	b913      	cbnz	r3, 4016d0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4016ca:	4a09      	ldr	r2, [pc, #36]	; (4016f0 <_sbrk+0x2c>)
  4016cc:	4b07      	ldr	r3, [pc, #28]	; (4016ec <_sbrk+0x28>)
  4016ce:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4016d0:	4b06      	ldr	r3, [pc, #24]	; (4016ec <_sbrk+0x28>)
  4016d2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4016d4:	181a      	adds	r2, r3, r0
  4016d6:	4907      	ldr	r1, [pc, #28]	; (4016f4 <_sbrk+0x30>)
  4016d8:	4291      	cmp	r1, r2
  4016da:	db04      	blt.n	4016e6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4016dc:	4610      	mov	r0, r2
  4016de:	4a03      	ldr	r2, [pc, #12]	; (4016ec <_sbrk+0x28>)
  4016e0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4016e2:	4618      	mov	r0, r3
  4016e4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4016e6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4016ea:	4770      	bx	lr
  4016ec:	20000a40 	.word	0x20000a40
  4016f0:	20001448 	.word	0x20001448
  4016f4:	20005ffc 	.word	0x20005ffc

004016f8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4016f8:	f04f 30ff 	mov.w	r0, #4294967295
  4016fc:	4770      	bx	lr
  4016fe:	bf00      	nop

00401700 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401704:	604b      	str	r3, [r1, #4]

	return 0;
}
  401706:	2000      	movs	r0, #0
  401708:	4770      	bx	lr
  40170a:	bf00      	nop

0040170c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40170c:	2001      	movs	r0, #1
  40170e:	4770      	bx	lr

00401710 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401710:	2000      	movs	r0, #0
  401712:	4770      	bx	lr

00401714 <pin_riseedge_handler>:
		gpio_set_pin_low(LED2_GPIO);
		printf("STOP\r\n");
	}
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
  401714:	b510      	push	{r4, lr}
	if ( (id == ID_PIOA) && ( mask == PIO_PA17 ) ){
  401716:	280b      	cmp	r0, #11
  401718:	d118      	bne.n	40174c <pin_riseedge_handler+0x38>
  40171a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
  40171e:	d109      	bne.n	401734 <pin_riseedge_handler+0x20>
		degrees_cont -= passo_encoder;
  401720:	4c0b      	ldr	r4, [pc, #44]	; (401750 <pin_riseedge_handler+0x3c>)
  401722:	6820      	ldr	r0, [r4, #0]
  401724:	490b      	ldr	r1, [pc, #44]	; (401754 <pin_riseedge_handler+0x40>)
  401726:	4b0c      	ldr	r3, [pc, #48]	; (401758 <pin_riseedge_handler+0x44>)
  401728:	4798      	blx	r3
  40172a:	6020      	str	r0, [r4, #0]
		gpio_toggle_pin(LED1_GPIO);
  40172c:	202e      	movs	r0, #46	; 0x2e
  40172e:	4b0b      	ldr	r3, [pc, #44]	; (40175c <pin_riseedge_handler+0x48>)
  401730:	4798      	blx	r3
  401732:	bd10      	pop	{r4, pc}
	} else if ( (id == ID_PIOA) && ( mask == PIO_PA18 ) ){
  401734:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
  401738:	d108      	bne.n	40174c <pin_riseedge_handler+0x38>
		degrees_cont += passo_encoder;
  40173a:	4c05      	ldr	r4, [pc, #20]	; (401750 <pin_riseedge_handler+0x3c>)
  40173c:	6820      	ldr	r0, [r4, #0]
  40173e:	4905      	ldr	r1, [pc, #20]	; (401754 <pin_riseedge_handler+0x40>)
  401740:	4b07      	ldr	r3, [pc, #28]	; (401760 <pin_riseedge_handler+0x4c>)
  401742:	4798      	blx	r3
  401744:	6020      	str	r0, [r4, #0]
		gpio_toggle_pin(LED2_GPIO);
  401746:	2019      	movs	r0, #25
  401748:	4b04      	ldr	r3, [pc, #16]	; (40175c <pin_riseedge_handler+0x48>)
  40174a:	4798      	blx	r3
  40174c:	bd10      	pop	{r4, pc}
  40174e:	bf00      	nop
  401750:	20000a58 	.word	0x20000a58
  401754:	3eb40000 	.word	0x3eb40000
  401758:	00402a4d 	.word	0x00402a4d
  40175c:	00401105 	.word	0x00401105
  401760:	00402a51 	.word	0x00402a51

00401764 <verificar_twi>:
uint32_t flag_teste = 0;

uint32_t cont_ticks = 0;
uint32_t cont_t = 0;

void verificar_twi(void){
  401764:	b508      	push	{r3, lr}
	if (twi_status != TWI_SUCCESS){
  401766:	4b05      	ldr	r3, [pc, #20]	; (40177c <verificar_twi+0x18>)
  401768:	781b      	ldrb	r3, [r3, #0]
  40176a:	b12b      	cbz	r3, 401778 <verificar_twi+0x14>
		gpio_set_pin_low(LED2_GPIO);
  40176c:	2019      	movs	r0, #25
  40176e:	4b04      	ldr	r3, [pc, #16]	; (401780 <verificar_twi+0x1c>)
  401770:	4798      	blx	r3
		printf("STOP\r\n");
  401772:	4804      	ldr	r0, [pc, #16]	; (401784 <verificar_twi+0x20>)
  401774:	4b04      	ldr	r3, [pc, #16]	; (401788 <verificar_twi+0x24>)
  401776:	4798      	blx	r3
  401778:	bd08      	pop	{r3, pc}
  40177a:	bf00      	nop
  40177c:	200000e8 	.word	0x200000e8
  401780:	004010e9 	.word	0x004010e9
  401784:	0040a84c 	.word	0x0040a84c
  401788:	00403091 	.word	0x00403091

0040178c <config_interrupt>:
		degrees_cont += passo_encoder;
		gpio_toggle_pin(LED2_GPIO);
	}
}

void config_interrupt (void){
  40178c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401790:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOA);
  401792:	200b      	movs	r0, #11
  401794:	4b20      	ldr	r3, [pc, #128]	; (401818 <config_interrupt+0x8c>)
  401796:	4798      	blx	r3
	
	pio_set_input(PIOA, PIO_PA17, PIO_DEFAULT);
  401798:	4c20      	ldr	r4, [pc, #128]	; (40181c <config_interrupt+0x90>)
  40179a:	4620      	mov	r0, r4
  40179c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017a0:	2200      	movs	r2, #0
  4017a2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401830 <config_interrupt+0xa4>
  4017a6:	47c8      	blx	r9
	pio_pull_down(PIOA, PIO_PA17, ENABLE);
  4017a8:	4620      	mov	r0, r4
  4017aa:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017ae:	2201      	movs	r2, #1
  4017b0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 401834 <config_interrupt+0xa8>
  4017b4:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  4017b6:	4f1a      	ldr	r7, [pc, #104]	; (401820 <config_interrupt+0x94>)
  4017b8:	9700      	str	r7, [sp, #0]
  4017ba:	4620      	mov	r0, r4
  4017bc:	210b      	movs	r1, #11
  4017be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4017c2:	2370      	movs	r3, #112	; 0x70
  4017c4:	4e17      	ldr	r6, [pc, #92]	; (401824 <config_interrupt+0x98>)
  4017c6:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, PIO_PA17);
  4017c8:	4620      	mov	r0, r4
  4017ca:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4017ce:	4d16      	ldr	r5, [pc, #88]	; (401828 <config_interrupt+0x9c>)
  4017d0:	47a8      	blx	r5
	
	pio_set_input(PIOA, PIO_PA18, PIO_DEFAULT);
  4017d2:	4620      	mov	r0, r4
  4017d4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4017d8:	2200      	movs	r2, #0
  4017da:	47c8      	blx	r9
	pio_pull_down(PIOA, PIO_PA18, ENABLE);
  4017dc:	4620      	mov	r0, r4
  4017de:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4017e2:	2201      	movs	r2, #1
  4017e4:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  4017e6:	9700      	str	r7, [sp, #0]
  4017e8:	4620      	mov	r0, r4
  4017ea:	210b      	movs	r1, #11
  4017ec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4017f0:	2370      	movs	r3, #112	; 0x70
  4017f2:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, PIO_PA18);
  4017f4:	4620      	mov	r0, r4
  4017f6:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4017fa:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4017fc:	4b0b      	ldr	r3, [pc, #44]	; (40182c <config_interrupt+0xa0>)
  4017fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401802:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401806:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40180a:	2110      	movs	r1, #16
  40180c:	f883 130b 	strb.w	r1, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401810:	601a      	str	r2, [r3, #0]
	
	NVIC_DisableIRQ(PIOA_IRQn);
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn, 1);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  401812:	b003      	add	sp, #12
  401814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401818:	004014e1 	.word	0x004014e1
  40181c:	400e0e00 	.word	0x400e0e00
  401820:	00401715 	.word	0x00401715
  401824:	00401381 	.word	0x00401381
  401828:	004010bd 	.word	0x004010bd
  40182c:	e000e100 	.word	0xe000e100
  401830:	00401021 	.word	0x00401021
  401834:	0040107d 	.word	0x0040107d

00401838 <main>:

int main (void)
{
  401838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40183c:	b09d      	sub	sp, #116	; 0x74
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  40183e:	4b8e      	ldr	r3, [pc, #568]	; (401a78 <main+0x240>)
  401840:	4798      	blx	r3
	board_init();
  401842:	4b8e      	ldr	r3, [pc, #568]	; (401a7c <main+0x244>)
  401844:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
	
	config_timer();
  401846:	4b8e      	ldr	r3, [pc, #568]	; (401a80 <main+0x248>)
  401848:	4798      	blx	r3
	configure_console();
  40184a:	4b8e      	ldr	r3, [pc, #568]	; (401a84 <main+0x24c>)
  40184c:	4798      	blx	r3
	config_interrupt();
  40184e:	4b8e      	ldr	r3, [pc, #568]	; (401a88 <main+0x250>)
  401850:	4798      	blx	r3
	/*TWI0:
	- Clock:	PA4 (Laranja)
	- Data:		PA3 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	twi_status = twi_init();
  401852:	4b8e      	ldr	r3, [pc, #568]	; (401a8c <main+0x254>)
  401854:	4798      	blx	r3
  401856:	4b8e      	ldr	r3, [pc, #568]	; (401a90 <main+0x258>)
  401858:	7018      	strb	r0, [r3, #0]
	if (twi_status == TWI_SUCCESS)
  40185a:	b9a0      	cbnz	r0, 401886 <main+0x4e>
	{
		adxl_init();
  40185c:	4b8d      	ldr	r3, [pc, #564]	; (401a94 <main+0x25c>)
  40185e:	4798      	blx	r3
		angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
  401860:	488d      	ldr	r0, [pc, #564]	; (401a98 <main+0x260>)
  401862:	211d      	movs	r1, #29
  401864:	4c8d      	ldr	r4, [pc, #564]	; (401a9c <main+0x264>)
  401866:	47a0      	blx	r4
		angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
  401868:	488d      	ldr	r0, [pc, #564]	; (401aa0 <main+0x268>)
  40186a:	2153      	movs	r1, #83	; 0x53
  40186c:	47a0      	blx	r4
		itg_init();
  40186e:	4b8d      	ldr	r3, [pc, #564]	; (401aa4 <main+0x26c>)
  401870:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	printf("OK!\r\n");
  401872:	488d      	ldr	r0, [pc, #564]	; (401aa8 <main+0x270>)
  401874:	4b8d      	ldr	r3, [pc, #564]	; (401aac <main+0x274>)
  401876:	4798      	blx	r3
	cont_t = g_ul_ms_ticks;
  401878:	4b8d      	ldr	r3, [pc, #564]	; (401ab0 <main+0x278>)
  40187a:	681a      	ldr	r2, [r3, #0]
  40187c:	4b8d      	ldr	r3, [pc, #564]	; (401ab4 <main+0x27c>)
  40187e:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_t) >= 5000)
  401880:	f8df a22c 	ldr.w	sl, [pc, #556]	; 401ab0 <main+0x278>
  401884:	e007      	b.n	401896 <main+0x5e>
		adxl_init();
		angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
		angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
		itg_init();
	} else {
		printf("Erro TWI");
  401886:	488c      	ldr	r0, [pc, #560]	; (401ab8 <main+0x280>)
  401888:	4b88      	ldr	r3, [pc, #544]	; (401aac <main+0x274>)
  40188a:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
  40188c:	2519      	movs	r5, #25
  40188e:	4c8b      	ldr	r4, [pc, #556]	; (401abc <main+0x284>)
  401890:	4628      	mov	r0, r5
  401892:	47a0      	blx	r4
  401894:	e7fc      	b.n	401890 <main+0x58>
	printf("OK!\r\n");
	cont_t = g_ul_ms_ticks;
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_t) >= 5000)
  401896:	f8df 921c 	ldr.w	r9, [pc, #540]	; 401ab4 <main+0x27c>
  40189a:	f8da 2000 	ldr.w	r2, [sl]
  40189e:	f8d9 3000 	ldr.w	r3, [r9]
  4018a2:	1ad3      	subs	r3, r2, r3
  4018a4:	f241 3287 	movw	r2, #4999	; 0x1387
  4018a8:	4293      	cmp	r3, r2
  4018aa:	d906      	bls.n	4018ba <main+0x82>
		{
			gpio_toggle_pin(LED0_GPIO);
  4018ac:	2017      	movs	r0, #23
  4018ae:	4b84      	ldr	r3, [pc, #528]	; (401ac0 <main+0x288>)
  4018b0:	4798      	blx	r3
			cont_t = g_ul_ms_ticks;
  4018b2:	f8da 3000 	ldr.w	r3, [sl]
  4018b6:	f8c9 3000 	str.w	r3, [r9]
		}

		if (flag_go){
  4018ba:	4b82      	ldr	r3, [pc, #520]	; (401ac4 <main+0x28c>)
  4018bc:	781b      	ldrb	r3, [r3, #0]
  4018be:	2b00      	cmp	r3, #0
  4018c0:	f000 8089 	beq.w	4019d6 <main+0x19e>
			if (flag_time_sample){
  4018c4:	4b80      	ldr	r3, [pc, #512]	; (401ac8 <main+0x290>)
  4018c6:	781b      	ldrb	r3, [r3, #0]
  4018c8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4018cc:	f000 8083 	beq.w	4019d6 <main+0x19e>
				flag_time_sample = 0;
  4018d0:	2200      	movs	r2, #0
  4018d2:	4b7d      	ldr	r3, [pc, #500]	; (401ac8 <main+0x290>)
  4018d4:	701a      	strb	r2, [r3, #0]
				cont_ticks = g_ul_ms_ticks;
  4018d6:	f8da 3000 	ldr.w	r3, [sl]
  4018da:	4d7c      	ldr	r5, [pc, #496]	; (401acc <main+0x294>)
  4018dc:	602b      	str	r3, [r5, #0]
				get_all_acel_value(&acel_adxl_high, ADXL_ADDR_HIGH);
  4018de:	4f7c      	ldr	r7, [pc, #496]	; (401ad0 <main+0x298>)
  4018e0:	4638      	mov	r0, r7
  4018e2:	211d      	movs	r1, #29
  4018e4:	4c7b      	ldr	r4, [pc, #492]	; (401ad4 <main+0x29c>)
  4018e6:	47a0      	blx	r4
				get_all_acel_value(&acel_adxl_low, ADXL_ADDR_LOW);
  4018e8:	4e7b      	ldr	r6, [pc, #492]	; (401ad8 <main+0x2a0>)
  4018ea:	4630      	mov	r0, r6
  4018ec:	2153      	movs	r1, #83	; 0x53
  4018ee:	47a0      	blx	r4
				twi_status |= angleXY_filter(&angle_filter_low, &gyroz_low, ADXL_ADDR_LOW, ITG_ADDR_LOW);
				
				twi_status |= angleXY(&angle_nofilter_high,ADXL_ADDR_HIGH);
				twi_status |= angleXY(&angle_nofilter_low,ADXL_ADDR_LOW);*/
				
				twi_status |= angleXY_dynamic(&angle_dynamic);
  4018f0:	487a      	ldr	r0, [pc, #488]	; (401adc <main+0x2a4>)
  4018f2:	4b7b      	ldr	r3, [pc, #492]	; (401ae0 <main+0x2a8>)
  4018f4:	4798      	blx	r3
  4018f6:	4b66      	ldr	r3, [pc, #408]	; (401a90 <main+0x258>)
  4018f8:	781a      	ldrb	r2, [r3, #0]
  4018fa:	4310      	orrs	r0, r2
  4018fc:	7018      	strb	r0, [r3, #0]
				verificar_twi();
  4018fe:	4b79      	ldr	r3, [pc, #484]	; (401ae4 <main+0x2ac>)
  401900:	4798      	blx	r3
				
				//Enviando via Serial os Valores:
				snprintf(buf, sizeof(buf), "%.3f %.3f %.3f %.3f %.1f %.1f %.1f %.1f %.1f %.1f %.3f %.1f %.1f\r\n",acel_adxl_high[0], acel_adxl_high[1],
  401902:	f8df 8240 	ldr.w	r8, [pc, #576]	; 401b44 <main+0x30c>
  401906:	f8d8 b000 	ldr.w	fp, [r8]
  40190a:	4c77      	ldr	r4, [pc, #476]	; (401ae8 <main+0x2b0>)
  40190c:	6838      	ldr	r0, [r7, #0]
  40190e:	47a0      	blx	r4
  401910:	e9cd 0100 	strd	r0, r1, [sp]
  401914:	6878      	ldr	r0, [r7, #4]
  401916:	47a0      	blx	r4
  401918:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40191c:	6830      	ldr	r0, [r6, #0]
  40191e:	47a0      	blx	r4
  401920:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401924:	6870      	ldr	r0, [r6, #4]
  401926:	47a0      	blx	r4
  401928:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40192c:	4b6f      	ldr	r3, [pc, #444]	; (401aec <main+0x2b4>)
  40192e:	6818      	ldr	r0, [r3, #0]
  401930:	47a0      	blx	r4
  401932:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401936:	4b6e      	ldr	r3, [pc, #440]	; (401af0 <main+0x2b8>)
  401938:	6818      	ldr	r0, [r3, #0]
  40193a:	47a0      	blx	r4
  40193c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401940:	4b55      	ldr	r3, [pc, #340]	; (401a98 <main+0x260>)
  401942:	6818      	ldr	r0, [r3, #0]
  401944:	47a0      	blx	r4
  401946:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40194a:	4b55      	ldr	r3, [pc, #340]	; (401aa0 <main+0x268>)
  40194c:	6818      	ldr	r0, [r3, #0]
  40194e:	47a0      	blx	r4
  401950:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  401954:	4b67      	ldr	r3, [pc, #412]	; (401af4 <main+0x2bc>)
  401956:	6818      	ldr	r0, [r3, #0]
  401958:	47a0      	blx	r4
  40195a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40195e:	4b66      	ldr	r3, [pc, #408]	; (401af8 <main+0x2c0>)
  401960:	6818      	ldr	r0, [r3, #0]
  401962:	47a0      	blx	r4
  401964:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  401968:	4a5c      	ldr	r2, [pc, #368]	; (401adc <main+0x2a4>)
  40196a:	6810      	ldr	r0, [r2, #0]
  40196c:	47a0      	blx	r4
  40196e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  401972:	4658      	mov	r0, fp
  401974:	47a0      	blx	r4
  401976:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
																										gyroz_high, gyroz_low,
																										angle_filter_high, angle_filter_low,
																										angle_nofilter_high, angle_nofilter_low,
																										angle_dynamic[0],
																										degrees_cont,
																										( (degrees_cont - ant_degrees_cont)/0.02)  );
  40197a:	4e60      	ldr	r6, [pc, #384]	; (401afc <main+0x2c4>)
  40197c:	4658      	mov	r0, fp
  40197e:	6831      	ldr	r1, [r6, #0]
  401980:	4b5f      	ldr	r3, [pc, #380]	; (401b00 <main+0x2c8>)
  401982:	4798      	blx	r3
				
				twi_status |= angleXY_dynamic(&angle_dynamic);
				verificar_twi();
				
				//Enviando via Serial os Valores:
				snprintf(buf, sizeof(buf), "%.3f %.3f %.3f %.3f %.1f %.1f %.1f %.1f %.1f %.1f %.3f %.1f %.1f\r\n",acel_adxl_high[0], acel_adxl_high[1],
  401984:	47a0      	blx	r4
  401986:	a33a      	add	r3, pc, #232	; (adr r3, 401a70 <main+0x238>)
  401988:	e9d3 2300 	ldrd	r2, r3, [r3]
  40198c:	4c5d      	ldr	r4, [pc, #372]	; (401b04 <main+0x2cc>)
  40198e:	47a0      	blx	r4
  401990:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
  401994:	485c      	ldr	r0, [pc, #368]	; (401b08 <main+0x2d0>)
  401996:	21c8      	movs	r1, #200	; 0xc8
  401998:	4a5c      	ldr	r2, [pc, #368]	; (401b0c <main+0x2d4>)
  40199a:	4b5d      	ldr	r3, [pc, #372]	; (401b10 <main+0x2d8>)
  40199c:	4798      	blx	r3
																										angle_filter_high, angle_filter_low,
																										angle_nofilter_high, angle_nofilter_low,
																										angle_dynamic[0],
																										degrees_cont,
																										( (degrees_cont - ant_degrees_cont)/0.02)  );
				printf(buf);
  40199e:	485a      	ldr	r0, [pc, #360]	; (401b08 <main+0x2d0>)
  4019a0:	4b42      	ldr	r3, [pc, #264]	; (401aac <main+0x274>)
  4019a2:	4798      	blx	r3
				cont_timer++;
  4019a4:	4a5b      	ldr	r2, [pc, #364]	; (401b14 <main+0x2dc>)
  4019a6:	6813      	ldr	r3, [r2, #0]
  4019a8:	3301      	adds	r3, #1
  4019aa:	6013      	str	r3, [r2, #0]
				ant_degrees_cont = degrees_cont;
  4019ac:	f8d8 2000 	ldr.w	r2, [r8]
  4019b0:	6032      	str	r2, [r6, #0]
				cont_ticks = g_ul_ms_ticks - cont_ticks;
  4019b2:	f8da 1000 	ldr.w	r1, [sl]
  4019b6:	682a      	ldr	r2, [r5, #0]
  4019b8:	1a8a      	subs	r2, r1, r2
  4019ba:	602a      	str	r2, [r5, #0]
				if (cont_timer >= cont_test){
  4019bc:	4a56      	ldr	r2, [pc, #344]	; (401b18 <main+0x2e0>)
  4019be:	6812      	ldr	r2, [r2, #0]
  4019c0:	4293      	cmp	r3, r2
  4019c2:	d308      	bcc.n	4019d6 <main+0x19e>
					flag_go = 0;
  4019c4:	2200      	movs	r2, #0
  4019c6:	4b3f      	ldr	r3, [pc, #252]	; (401ac4 <main+0x28c>)
  4019c8:	701a      	strb	r2, [r3, #0]
					printf("STOP\r\n");
  4019ca:	4854      	ldr	r0, [pc, #336]	; (401b1c <main+0x2e4>)
  4019cc:	4b37      	ldr	r3, [pc, #220]	; (401aac <main+0x274>)
  4019ce:	4798      	blx	r3
					gpio_set_pin_high(LED0_GPIO);
  4019d0:	2017      	movs	r0, #23
  4019d2:	4b53      	ldr	r3, [pc, #332]	; (401b20 <main+0x2e8>)
  4019d4:	4798      	blx	r3
				}
			}
		}
		
		//TRATANDO VALORES RECEBIDOS NA SERIAL:
		if (uc_flag){
  4019d6:	4b53      	ldr	r3, [pc, #332]	; (401b24 <main+0x2ec>)
  4019d8:	781b      	ldrb	r3, [r3, #0]
  4019da:	f013 0fff 	tst.w	r3, #255	; 0xff
  4019de:	f43f af5c 	beq.w	40189a <main+0x62>
			uc_flag = 0;
  4019e2:	2200      	movs	r2, #0
  4019e4:	4b4f      	ldr	r3, [pc, #316]	; (401b24 <main+0x2ec>)
  4019e6:	701a      	strb	r2, [r3, #0]
			
			switch (keys[0]){
  4019e8:	4b4f      	ldr	r3, [pc, #316]	; (401b28 <main+0x2f0>)
  4019ea:	781b      	ldrb	r3, [r3, #0]
  4019ec:	2b67      	cmp	r3, #103	; 0x67
  4019ee:	d006      	beq.n	4019fe <main+0x1c6>
  4019f0:	2b74      	cmp	r3, #116	; 0x74
  4019f2:	f000 80c1 	beq.w	401b78 <main+0x340>
  4019f6:	2b53      	cmp	r3, #83	; 0x53
  4019f8:	f47f af4d 	bne.w	401896 <main+0x5e>
  4019fc:	e0a6      	b.n	401b4c <main+0x314>
				case 'g':
					if ( keys[1] == 'o'){
  4019fe:	4b4a      	ldr	r3, [pc, #296]	; (401b28 <main+0x2f0>)
  401a00:	785b      	ldrb	r3, [r3, #1]
  401a02:	2b6f      	cmp	r3, #111	; 0x6f
  401a04:	f47f af47 	bne.w	401896 <main+0x5e>
						flag_go = 1;
  401a08:	2201      	movs	r2, #1
  401a0a:	4b2e      	ldr	r3, [pc, #184]	; (401ac4 <main+0x28c>)
  401a0c:	701a      	strb	r2, [r3, #0]
						flag_time_sample = 0;
  401a0e:	2400      	movs	r4, #0
  401a10:	4b2d      	ldr	r3, [pc, #180]	; (401ac8 <main+0x290>)
  401a12:	701c      	strb	r4, [r3, #0]
						cont_test = (time_test*TIMER_CONSTANT)/TIME_SAMPLE;
  401a14:	4d45      	ldr	r5, [pc, #276]	; (401b2c <main+0x2f4>)
  401a16:	4b46      	ldr	r3, [pc, #280]	; (401b30 <main+0x2f8>)
  401a18:	6818      	ldr	r0, [r3, #0]
  401a1a:	4946      	ldr	r1, [pc, #280]	; (401b34 <main+0x2fc>)
  401a1c:	47a8      	blx	r5
  401a1e:	4946      	ldr	r1, [pc, #280]	; (401b38 <main+0x300>)
  401a20:	4b46      	ldr	r3, [pc, #280]	; (401b3c <main+0x304>)
  401a22:	4798      	blx	r3
  401a24:	4b46      	ldr	r3, [pc, #280]	; (401b40 <main+0x308>)
  401a26:	4798      	blx	r3
  401a28:	4b3b      	ldr	r3, [pc, #236]	; (401b18 <main+0x2e0>)
  401a2a:	6018      	str	r0, [r3, #0]
						cont_timer = 0;
  401a2c:	4b39      	ldr	r3, [pc, #228]	; (401b14 <main+0x2dc>)
  401a2e:	601c      	str	r4, [r3, #0]
						gpio_set_pin_low(LED0_GPIO);
  401a30:	2017      	movs	r0, #23
  401a32:	4b22      	ldr	r3, [pc, #136]	; (401abc <main+0x284>)
  401a34:	4798      	blx	r3
						degrees_cont = 0;
  401a36:	4b43      	ldr	r3, [pc, #268]	; (401b44 <main+0x30c>)
  401a38:	2200      	movs	r2, #0
  401a3a:	601a      	str	r2, [r3, #0]
						ant_degrees_cont = 0;
  401a3c:	4b2f      	ldr	r3, [pc, #188]	; (401afc <main+0x2c4>)
  401a3e:	601a      	str	r2, [r3, #0]
						angleXY(&angle_filter_high,ADXL_ADDR_HIGH);	//Angle initialization
  401a40:	4815      	ldr	r0, [pc, #84]	; (401a98 <main+0x260>)
  401a42:	211d      	movs	r1, #29
  401a44:	4c15      	ldr	r4, [pc, #84]	; (401a9c <main+0x264>)
  401a46:	47a0      	blx	r4
						angleXY(&angle_filter_low,ADXL_ADDR_LOW);	//Angle initialization
  401a48:	4815      	ldr	r0, [pc, #84]	; (401aa0 <main+0x268>)
  401a4a:	2153      	movs	r1, #83	; 0x53
  401a4c:	47a0      	blx	r4
						
						float angle_init_high, angle_init_low;
						angleXY(&angle_init_high,ADXL_ADDR_HIGH);
  401a4e:	a81a      	add	r0, sp, #104	; 0x68
  401a50:	211d      	movs	r1, #29
  401a52:	47a0      	blx	r4
						angleXY(&angle_init_low,ADXL_ADDR_HIGH);
  401a54:	a81b      	add	r0, sp, #108	; 0x6c
  401a56:	211d      	movs	r1, #29
  401a58:	47a0      	blx	r4
						angle_dynamic[0] = (angle_init_high + angle_init_low)/2;
  401a5a:	981a      	ldr	r0, [sp, #104]	; 0x68
  401a5c:	991b      	ldr	r1, [sp, #108]	; 0x6c
  401a5e:	4b3a      	ldr	r3, [pc, #232]	; (401b48 <main+0x310>)
  401a60:	4798      	blx	r3
  401a62:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401a66:	47a8      	blx	r5
  401a68:	4b1c      	ldr	r3, [pc, #112]	; (401adc <main+0x2a4>)
  401a6a:	6018      	str	r0, [r3, #0]
  401a6c:	e713      	b.n	401896 <main+0x5e>
  401a6e:	bf00      	nop
  401a70:	47ae147b 	.word	0x47ae147b
  401a74:	3f947ae1 	.word	0x3f947ae1
  401a78:	00400e15 	.word	0x00400e15
  401a7c:	00400e9d 	.word	0x00400e9d
  401a80:	00400ad9 	.word	0x00400ad9
  401a84:	00400c0d 	.word	0x00400c0d
  401a88:	0040178d 	.word	0x0040178d
  401a8c:	0040037d 	.word	0x0040037d
  401a90:	200000e8 	.word	0x200000e8
  401a94:	00400401 	.word	0x00400401
  401a98:	20000a48 	.word	0x20000a48
  401a9c:	004004f1 	.word	0x004004f1
  401aa0:	20000a44 	.word	0x20000a44
  401aa4:	00400475 	.word	0x00400475
  401aa8:	0040a854 	.word	0x0040a854
  401aac:	00403091 	.word	0x00403091
  401ab0:	200009c4 	.word	0x200009c4
  401ab4:	20000a6c 	.word	0x20000a6c
  401ab8:	0040a85c 	.word	0x0040a85c
  401abc:	004010e9 	.word	0x004010e9
  401ac0:	00401105 	.word	0x00401105
  401ac4:	20000a50 	.word	0x20000a50
  401ac8:	200009c8 	.word	0x200009c8
  401acc:	20000a4c 	.word	0x20000a4c
  401ad0:	20000b28 	.word	0x20000b28
  401ad4:	00400909 	.word	0x00400909
  401ad8:	20000c34 	.word	0x20000c34
  401adc:	20000b34 	.word	0x20000b34
  401ae0:	00400679 	.word	0x00400679
  401ae4:	00401765 	.word	0x00401765
  401ae8:	004024d9 	.word	0x004024d9
  401aec:	20000a74 	.word	0x20000a74
  401af0:	20000a54 	.word	0x20000a54
  401af4:	20000a5c 	.word	0x20000a5c
  401af8:	20000a64 	.word	0x20000a64
  401afc:	20000a60 	.word	0x20000a60
  401b00:	00402a4d 	.word	0x00402a4d
  401b04:	004027d5 	.word	0x004027d5
  401b08:	20000b6c 	.word	0x20000b6c
  401b0c:	0040a868 	.word	0x0040a868
  401b10:	0040325d 	.word	0x0040325d
  401b14:	20000a70 	.word	0x20000a70
  401b18:	20000a68 	.word	0x20000a68
  401b1c:	0040a84c 	.word	0x0040a84c
  401b20:	004010cd 	.word	0x004010cd
  401b24:	200009c9 	.word	0x200009c9
  401b28:	20000ab0 	.word	0x20000ab0
  401b2c:	00402c61 	.word	0x00402c61
  401b30:	200000ec 	.word	0x200000ec
  401b34:	461c4000 	.word	0x461c4000
  401b38:	42c80000 	.word	0x42c80000
  401b3c:	00402dc9 	.word	0x00402dc9
  401b40:	00402fed 	.word	0x00402fed
  401b44:	20000a58 	.word	0x20000a58
  401b48:	00402a51 	.word	0x00402a51
						//angle_dynamic[0] = 0;
					}
				break;
				
				case 'S':
					if ( (keys[1] == 'T') && (keys[2] == 'O') && (keys[3] == 'P') ){
  401b4c:	4b13      	ldr	r3, [pc, #76]	; (401b9c <main+0x364>)
  401b4e:	785b      	ldrb	r3, [r3, #1]
  401b50:	2b54      	cmp	r3, #84	; 0x54
  401b52:	f47f aea0 	bne.w	401896 <main+0x5e>
  401b56:	4b11      	ldr	r3, [pc, #68]	; (401b9c <main+0x364>)
  401b58:	789b      	ldrb	r3, [r3, #2]
  401b5a:	2b4f      	cmp	r3, #79	; 0x4f
  401b5c:	f47f ae9b 	bne.w	401896 <main+0x5e>
  401b60:	4b0e      	ldr	r3, [pc, #56]	; (401b9c <main+0x364>)
  401b62:	78db      	ldrb	r3, [r3, #3]
  401b64:	2b50      	cmp	r3, #80	; 0x50
  401b66:	f47f ae96 	bne.w	401896 <main+0x5e>
						flag_go = 0;
  401b6a:	2200      	movs	r2, #0
  401b6c:	4b0c      	ldr	r3, [pc, #48]	; (401ba0 <main+0x368>)
  401b6e:	701a      	strb	r2, [r3, #0]
						gpio_set_pin_high(LED0_GPIO);
  401b70:	2017      	movs	r0, #23
  401b72:	4b0c      	ldr	r3, [pc, #48]	; (401ba4 <main+0x36c>)
  401b74:	4798      	blx	r3
  401b76:	e68e      	b.n	401896 <main+0x5e>
					}
				break;
				
				case 't':
					shift_left(keys, sizeof(keys));
  401b78:	4c08      	ldr	r4, [pc, #32]	; (401b9c <main+0x364>)
  401b7a:	4620      	mov	r0, r4
  401b7c:	2164      	movs	r1, #100	; 0x64
  401b7e:	4b0a      	ldr	r3, [pc, #40]	; (401ba8 <main+0x370>)
  401b80:	4798      	blx	r3
					if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401b82:	7823      	ldrb	r3, [r4, #0]
  401b84:	3b30      	subs	r3, #48	; 0x30
  401b86:	b2db      	uxtb	r3, r3
  401b88:	2b09      	cmp	r3, #9
  401b8a:	f63f ae84 	bhi.w	401896 <main+0x5e>
						time_test = atoff(keys);
  401b8e:	4620      	mov	r0, r4
  401b90:	4b06      	ldr	r3, [pc, #24]	; (401bac <main+0x374>)
  401b92:	4798      	blx	r3
  401b94:	4b06      	ldr	r3, [pc, #24]	; (401bb0 <main+0x378>)
  401b96:	6018      	str	r0, [r3, #0]
  401b98:	e67d      	b.n	401896 <main+0x5e>
  401b9a:	bf00      	nop
  401b9c:	20000ab0 	.word	0x20000ab0
  401ba0:	20000a50 	.word	0x20000a50
  401ba4:	004010cd 	.word	0x004010cd
  401ba8:	00400d41 	.word	0x00400d41
  401bac:	0040302d 	.word	0x0040302d
  401bb0:	200000ec 	.word	0x200000ec
  401bb4:	f3af 8000 	nop.w

00401bb8 <atanf>:
  401bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bbc:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401bc0:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  401bc4:	4604      	mov	r4, r0
  401bc6:	4606      	mov	r6, r0
  401bc8:	db08      	blt.n	401bdc <atanf+0x24>
  401bca:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  401bce:	dc6f      	bgt.n	401cb0 <atanf+0xf8>
  401bd0:	2800      	cmp	r0, #0
  401bd2:	f340 80a0 	ble.w	401d16 <atanf+0x15e>
  401bd6:	486f      	ldr	r0, [pc, #444]	; (401d94 <atanf+0x1dc>)
  401bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401bdc:	4b6e      	ldr	r3, [pc, #440]	; (401d98 <atanf+0x1e0>)
  401bde:	429d      	cmp	r5, r3
  401be0:	dc77      	bgt.n	401cd2 <atanf+0x11a>
  401be2:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  401be6:	db68      	blt.n	401cba <atanf+0x102>
  401be8:	f04f 37ff 	mov.w	r7, #4294967295
  401bec:	4621      	mov	r1, r4
  401bee:	4620      	mov	r0, r4
  401bf0:	f001 f836 	bl	402c60 <__aeabi_fmul>
  401bf4:	4601      	mov	r1, r0
  401bf6:	4680      	mov	r8, r0
  401bf8:	f001 f832 	bl	402c60 <__aeabi_fmul>
  401bfc:	4967      	ldr	r1, [pc, #412]	; (401d9c <atanf+0x1e4>)
  401bfe:	4605      	mov	r5, r0
  401c00:	f001 f82e 	bl	402c60 <__aeabi_fmul>
  401c04:	4966      	ldr	r1, [pc, #408]	; (401da0 <atanf+0x1e8>)
  401c06:	f000 ff23 	bl	402a50 <__addsf3>
  401c0a:	4629      	mov	r1, r5
  401c0c:	f001 f828 	bl	402c60 <__aeabi_fmul>
  401c10:	4964      	ldr	r1, [pc, #400]	; (401da4 <atanf+0x1ec>)
  401c12:	f000 ff1d 	bl	402a50 <__addsf3>
  401c16:	4629      	mov	r1, r5
  401c18:	f001 f822 	bl	402c60 <__aeabi_fmul>
  401c1c:	4962      	ldr	r1, [pc, #392]	; (401da8 <atanf+0x1f0>)
  401c1e:	f000 ff17 	bl	402a50 <__addsf3>
  401c22:	4629      	mov	r1, r5
  401c24:	f001 f81c 	bl	402c60 <__aeabi_fmul>
  401c28:	4960      	ldr	r1, [pc, #384]	; (401dac <atanf+0x1f4>)
  401c2a:	f000 ff11 	bl	402a50 <__addsf3>
  401c2e:	4629      	mov	r1, r5
  401c30:	f001 f816 	bl	402c60 <__aeabi_fmul>
  401c34:	495e      	ldr	r1, [pc, #376]	; (401db0 <atanf+0x1f8>)
  401c36:	f000 ff0b 	bl	402a50 <__addsf3>
  401c3a:	4641      	mov	r1, r8
  401c3c:	f001 f810 	bl	402c60 <__aeabi_fmul>
  401c40:	495c      	ldr	r1, [pc, #368]	; (401db4 <atanf+0x1fc>)
  401c42:	4680      	mov	r8, r0
  401c44:	4628      	mov	r0, r5
  401c46:	f001 f80b 	bl	402c60 <__aeabi_fmul>
  401c4a:	495b      	ldr	r1, [pc, #364]	; (401db8 <atanf+0x200>)
  401c4c:	f000 fefe 	bl	402a4c <__aeabi_fsub>
  401c50:	4629      	mov	r1, r5
  401c52:	f001 f805 	bl	402c60 <__aeabi_fmul>
  401c56:	4959      	ldr	r1, [pc, #356]	; (401dbc <atanf+0x204>)
  401c58:	f000 fef8 	bl	402a4c <__aeabi_fsub>
  401c5c:	4629      	mov	r1, r5
  401c5e:	f000 ffff 	bl	402c60 <__aeabi_fmul>
  401c62:	4957      	ldr	r1, [pc, #348]	; (401dc0 <atanf+0x208>)
  401c64:	f000 fef2 	bl	402a4c <__aeabi_fsub>
  401c68:	4629      	mov	r1, r5
  401c6a:	f000 fff9 	bl	402c60 <__aeabi_fmul>
  401c6e:	4955      	ldr	r1, [pc, #340]	; (401dc4 <atanf+0x20c>)
  401c70:	f000 feec 	bl	402a4c <__aeabi_fsub>
  401c74:	4629      	mov	r1, r5
  401c76:	f000 fff3 	bl	402c60 <__aeabi_fmul>
  401c7a:	1c7b      	adds	r3, r7, #1
  401c7c:	4601      	mov	r1, r0
  401c7e:	4640      	mov	r0, r8
  401c80:	d04c      	beq.n	401d1c <atanf+0x164>
  401c82:	f000 fee5 	bl	402a50 <__addsf3>
  401c86:	4621      	mov	r1, r4
  401c88:	f000 ffea 	bl	402c60 <__aeabi_fmul>
  401c8c:	4b4e      	ldr	r3, [pc, #312]	; (401dc8 <atanf+0x210>)
  401c8e:	4d4f      	ldr	r5, [pc, #316]	; (401dcc <atanf+0x214>)
  401c90:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  401c94:	f000 feda 	bl	402a4c <__aeabi_fsub>
  401c98:	4621      	mov	r1, r4
  401c9a:	f000 fed7 	bl	402a4c <__aeabi_fsub>
  401c9e:	4601      	mov	r1, r0
  401ca0:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  401ca4:	f000 fed2 	bl	402a4c <__aeabi_fsub>
  401ca8:	2e00      	cmp	r6, #0
  401caa:	db30      	blt.n	401d0e <atanf+0x156>
  401cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cb0:	4601      	mov	r1, r0
  401cb2:	f000 fecd 	bl	402a50 <__addsf3>
  401cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cba:	4945      	ldr	r1, [pc, #276]	; (401dd0 <atanf+0x218>)
  401cbc:	f000 fec8 	bl	402a50 <__addsf3>
  401cc0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401cc4:	f001 f988 	bl	402fd8 <__aeabi_fcmpgt>
  401cc8:	2800      	cmp	r0, #0
  401cca:	d08d      	beq.n	401be8 <atanf+0x30>
  401ccc:	4620      	mov	r0, r4
  401cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cd2:	f000 f887 	bl	401de4 <fabsf>
  401cd6:	4b3f      	ldr	r3, [pc, #252]	; (401dd4 <atanf+0x21c>)
  401cd8:	4604      	mov	r4, r0
  401cda:	429d      	cmp	r5, r3
  401cdc:	dc29      	bgt.n	401d32 <atanf+0x17a>
  401cde:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  401ce2:	429d      	cmp	r5, r3
  401ce4:	dc44      	bgt.n	401d70 <atanf+0x1b8>
  401ce6:	4601      	mov	r1, r0
  401ce8:	f000 feb2 	bl	402a50 <__addsf3>
  401cec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401cf0:	f000 feac 	bl	402a4c <__aeabi_fsub>
  401cf4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401cf8:	4605      	mov	r5, r0
  401cfa:	4620      	mov	r0, r4
  401cfc:	f000 fea8 	bl	402a50 <__addsf3>
  401d00:	4601      	mov	r1, r0
  401d02:	4628      	mov	r0, r5
  401d04:	f001 f860 	bl	402dc8 <__aeabi_fdiv>
  401d08:	2700      	movs	r7, #0
  401d0a:	4604      	mov	r4, r0
  401d0c:	e76e      	b.n	401bec <atanf+0x34>
  401d0e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d16:	4830      	ldr	r0, [pc, #192]	; (401dd8 <atanf+0x220>)
  401d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d1c:	f000 fe98 	bl	402a50 <__addsf3>
  401d20:	4621      	mov	r1, r4
  401d22:	f000 ff9d 	bl	402c60 <__aeabi_fmul>
  401d26:	4601      	mov	r1, r0
  401d28:	4620      	mov	r0, r4
  401d2a:	f000 fe8f 	bl	402a4c <__aeabi_fsub>
  401d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d32:	4b2a      	ldr	r3, [pc, #168]	; (401ddc <atanf+0x224>)
  401d34:	429d      	cmp	r5, r3
  401d36:	dc14      	bgt.n	401d62 <atanf+0x1aa>
  401d38:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d3c:	f000 fe86 	bl	402a4c <__aeabi_fsub>
  401d40:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d44:	4605      	mov	r5, r0
  401d46:	4620      	mov	r0, r4
  401d48:	f000 ff8a 	bl	402c60 <__aeabi_fmul>
  401d4c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d50:	f000 fe7e 	bl	402a50 <__addsf3>
  401d54:	4601      	mov	r1, r0
  401d56:	4628      	mov	r0, r5
  401d58:	f001 f836 	bl	402dc8 <__aeabi_fdiv>
  401d5c:	2702      	movs	r7, #2
  401d5e:	4604      	mov	r4, r0
  401d60:	e744      	b.n	401bec <atanf+0x34>
  401d62:	4601      	mov	r1, r0
  401d64:	481e      	ldr	r0, [pc, #120]	; (401de0 <atanf+0x228>)
  401d66:	f001 f82f 	bl	402dc8 <__aeabi_fdiv>
  401d6a:	2703      	movs	r7, #3
  401d6c:	4604      	mov	r4, r0
  401d6e:	e73d      	b.n	401bec <atanf+0x34>
  401d70:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d74:	f000 fe6a 	bl	402a4c <__aeabi_fsub>
  401d78:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d7c:	4605      	mov	r5, r0
  401d7e:	4620      	mov	r0, r4
  401d80:	f000 fe66 	bl	402a50 <__addsf3>
  401d84:	4601      	mov	r1, r0
  401d86:	4628      	mov	r0, r5
  401d88:	f001 f81e 	bl	402dc8 <__aeabi_fdiv>
  401d8c:	2701      	movs	r7, #1
  401d8e:	4604      	mov	r4, r0
  401d90:	e72c      	b.n	401bec <atanf+0x34>
  401d92:	bf00      	nop
  401d94:	3fc90fdb 	.word	0x3fc90fdb
  401d98:	3edfffff 	.word	0x3edfffff
  401d9c:	3c8569d7 	.word	0x3c8569d7
  401da0:	3d4bda59 	.word	0x3d4bda59
  401da4:	3d886b35 	.word	0x3d886b35
  401da8:	3dba2e6e 	.word	0x3dba2e6e
  401dac:	3e124925 	.word	0x3e124925
  401db0:	3eaaaaab 	.word	0x3eaaaaab
  401db4:	bd15a221 	.word	0xbd15a221
  401db8:	3d6ef16b 	.word	0x3d6ef16b
  401dbc:	3d9d8795 	.word	0x3d9d8795
  401dc0:	3de38e38 	.word	0x3de38e38
  401dc4:	3e4ccccd 	.word	0x3e4ccccd
  401dc8:	0040a8ac 	.word	0x0040a8ac
  401dcc:	0040a8bc 	.word	0x0040a8bc
  401dd0:	7149f2ca 	.word	0x7149f2ca
  401dd4:	3f97ffff 	.word	0x3f97ffff
  401dd8:	bfc90fdb 	.word	0xbfc90fdb
  401ddc:	401bffff 	.word	0x401bffff
  401de0:	bf800000 	.word	0xbf800000

00401de4 <fabsf>:
  401de4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401de8:	4770      	bx	lr
  401dea:	bf00      	nop

00401dec <asinf>:
  401dec:	b570      	push	{r4, r5, r6, lr}
  401dee:	b08a      	sub	sp, #40	; 0x28
  401df0:	4605      	mov	r5, r0
  401df2:	f000 f84b 	bl	401e8c <__ieee754_asinf>
  401df6:	4c22      	ldr	r4, [pc, #136]	; (401e80 <asinf+0x94>)
  401df8:	4606      	mov	r6, r0
  401dfa:	f994 3000 	ldrsb.w	r3, [r4]
  401dfe:	3301      	adds	r3, #1
  401e00:	d003      	beq.n	401e0a <asinf+0x1e>
  401e02:	4628      	mov	r0, r5
  401e04:	f000 f9ea 	bl	4021dc <__fpclassifyf>
  401e08:	b910      	cbnz	r0, 401e10 <asinf+0x24>
  401e0a:	4630      	mov	r0, r6
  401e0c:	b00a      	add	sp, #40	; 0x28
  401e0e:	bd70      	pop	{r4, r5, r6, pc}
  401e10:	4628      	mov	r0, r5
  401e12:	f7ff ffe7 	bl	401de4 <fabsf>
  401e16:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401e1a:	f001 f8dd 	bl	402fd8 <__aeabi_fcmpgt>
  401e1e:	2800      	cmp	r0, #0
  401e20:	d0f3      	beq.n	401e0a <asinf+0x1e>
  401e22:	4918      	ldr	r1, [pc, #96]	; (401e84 <asinf+0x98>)
  401e24:	2201      	movs	r2, #1
  401e26:	2300      	movs	r3, #0
  401e28:	4628      	mov	r0, r5
  401e2a:	9200      	str	r2, [sp, #0]
  401e2c:	9308      	str	r3, [sp, #32]
  401e2e:	9101      	str	r1, [sp, #4]
  401e30:	f000 fb52 	bl	4024d8 <__aeabi_f2d>
  401e34:	4602      	mov	r2, r0
  401e36:	460b      	mov	r3, r1
  401e38:	4813      	ldr	r0, [pc, #76]	; (401e88 <asinf+0x9c>)
  401e3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  401e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  401e42:	f000 f9c5 	bl	4021d0 <nan>
  401e46:	f994 3000 	ldrsb.w	r3, [r4]
  401e4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401e4e:	2b02      	cmp	r3, #2
  401e50:	d00b      	beq.n	401e6a <asinf+0x7e>
  401e52:	4668      	mov	r0, sp
  401e54:	f000 f9ba 	bl	4021cc <matherr>
  401e58:	b138      	cbz	r0, 401e6a <asinf+0x7e>
  401e5a:	9b08      	ldr	r3, [sp, #32]
  401e5c:	b953      	cbnz	r3, 401e74 <asinf+0x88>
  401e5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401e62:	f000 fd9f 	bl	4029a4 <__aeabi_d2f>
  401e66:	b00a      	add	sp, #40	; 0x28
  401e68:	bd70      	pop	{r4, r5, r6, pc}
  401e6a:	f001 f8e3 	bl	403034 <__errno>
  401e6e:	2321      	movs	r3, #33	; 0x21
  401e70:	6003      	str	r3, [r0, #0]
  401e72:	e7f2      	b.n	401e5a <asinf+0x6e>
  401e74:	f001 f8de 	bl	403034 <__errno>
  401e78:	9b08      	ldr	r3, [sp, #32]
  401e7a:	6003      	str	r3, [r0, #0]
  401e7c:	e7ef      	b.n	401e5e <asinf+0x72>
  401e7e:	bf00      	nop
  401e80:	200000f0 	.word	0x200000f0
  401e84:	0040a8cc 	.word	0x0040a8cc
  401e88:	0040a970 	.word	0x0040a970

00401e8c <__ieee754_asinf>:
  401e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e90:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401e94:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  401e98:	4604      	mov	r4, r0
  401e9a:	4606      	mov	r6, r0
  401e9c:	f000 80c7 	beq.w	40202e <__ieee754_asinf+0x1a2>
  401ea0:	dc11      	bgt.n	401ec6 <__ieee754_asinf+0x3a>
  401ea2:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  401ea6:	da16      	bge.n	401ed6 <__ieee754_asinf+0x4a>
  401ea8:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  401eac:	f280 80cd 	bge.w	40204a <__ieee754_asinf+0x1be>
  401eb0:	498c      	ldr	r1, [pc, #560]	; (4020e4 <__ieee754_asinf+0x258>)
  401eb2:	f000 fdcd 	bl	402a50 <__addsf3>
  401eb6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401eba:	f001 f88d 	bl	402fd8 <__aeabi_fcmpgt>
  401ebe:	b150      	cbz	r0, 401ed6 <__ieee754_asinf+0x4a>
  401ec0:	4620      	mov	r0, r4
  401ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ec6:	4601      	mov	r1, r0
  401ec8:	f000 fdc0 	bl	402a4c <__aeabi_fsub>
  401ecc:	4601      	mov	r1, r0
  401ece:	f000 ff7b 	bl	402dc8 <__aeabi_fdiv>
  401ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ed6:	4620      	mov	r0, r4
  401ed8:	f7ff ff84 	bl	401de4 <fabsf>
  401edc:	4601      	mov	r1, r0
  401ede:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  401ee2:	f000 fdb3 	bl	402a4c <__aeabi_fsub>
  401ee6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401eea:	f000 feb9 	bl	402c60 <__aeabi_fmul>
  401eee:	497e      	ldr	r1, [pc, #504]	; (4020e8 <__ieee754_asinf+0x25c>)
  401ef0:	4604      	mov	r4, r0
  401ef2:	f000 feb5 	bl	402c60 <__aeabi_fmul>
  401ef6:	497d      	ldr	r1, [pc, #500]	; (4020ec <__ieee754_asinf+0x260>)
  401ef8:	f000 fdaa 	bl	402a50 <__addsf3>
  401efc:	4621      	mov	r1, r4
  401efe:	f000 feaf 	bl	402c60 <__aeabi_fmul>
  401f02:	497b      	ldr	r1, [pc, #492]	; (4020f0 <__ieee754_asinf+0x264>)
  401f04:	f000 fda2 	bl	402a4c <__aeabi_fsub>
  401f08:	4621      	mov	r1, r4
  401f0a:	f000 fea9 	bl	402c60 <__aeabi_fmul>
  401f0e:	4979      	ldr	r1, [pc, #484]	; (4020f4 <__ieee754_asinf+0x268>)
  401f10:	f000 fd9e 	bl	402a50 <__addsf3>
  401f14:	4621      	mov	r1, r4
  401f16:	f000 fea3 	bl	402c60 <__aeabi_fmul>
  401f1a:	4977      	ldr	r1, [pc, #476]	; (4020f8 <__ieee754_asinf+0x26c>)
  401f1c:	f000 fd96 	bl	402a4c <__aeabi_fsub>
  401f20:	4621      	mov	r1, r4
  401f22:	f000 fe9d 	bl	402c60 <__aeabi_fmul>
  401f26:	4975      	ldr	r1, [pc, #468]	; (4020fc <__ieee754_asinf+0x270>)
  401f28:	f000 fd92 	bl	402a50 <__addsf3>
  401f2c:	4621      	mov	r1, r4
  401f2e:	f000 fe97 	bl	402c60 <__aeabi_fmul>
  401f32:	4973      	ldr	r1, [pc, #460]	; (402100 <__ieee754_asinf+0x274>)
  401f34:	4681      	mov	r9, r0
  401f36:	4620      	mov	r0, r4
  401f38:	f000 fe92 	bl	402c60 <__aeabi_fmul>
  401f3c:	4971      	ldr	r1, [pc, #452]	; (402104 <__ieee754_asinf+0x278>)
  401f3e:	f000 fd85 	bl	402a4c <__aeabi_fsub>
  401f42:	4621      	mov	r1, r4
  401f44:	f000 fe8c 	bl	402c60 <__aeabi_fmul>
  401f48:	496f      	ldr	r1, [pc, #444]	; (402108 <__ieee754_asinf+0x27c>)
  401f4a:	f000 fd81 	bl	402a50 <__addsf3>
  401f4e:	4621      	mov	r1, r4
  401f50:	f000 fe86 	bl	402c60 <__aeabi_fmul>
  401f54:	496d      	ldr	r1, [pc, #436]	; (40210c <__ieee754_asinf+0x280>)
  401f56:	f000 fd79 	bl	402a4c <__aeabi_fsub>
  401f5a:	4621      	mov	r1, r4
  401f5c:	f000 fe80 	bl	402c60 <__aeabi_fmul>
  401f60:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401f64:	f000 fd74 	bl	402a50 <__addsf3>
  401f68:	4680      	mov	r8, r0
  401f6a:	4620      	mov	r0, r4
  401f6c:	f000 f8da 	bl	402124 <__ieee754_sqrtf>
  401f70:	4b67      	ldr	r3, [pc, #412]	; (402110 <__ieee754_asinf+0x284>)
  401f72:	4607      	mov	r7, r0
  401f74:	429d      	cmp	r5, r3
  401f76:	dc44      	bgt.n	402002 <__ieee754_asinf+0x176>
  401f78:	4601      	mov	r1, r0
  401f7a:	f000 fd69 	bl	402a50 <__addsf3>
  401f7e:	4641      	mov	r1, r8
  401f80:	4682      	mov	sl, r0
  401f82:	4648      	mov	r0, r9
  401f84:	f000 ff20 	bl	402dc8 <__aeabi_fdiv>
  401f88:	4601      	mov	r1, r0
  401f8a:	4650      	mov	r0, sl
  401f8c:	f000 fe68 	bl	402c60 <__aeabi_fmul>
  401f90:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  401f94:	f025 050f 	bic.w	r5, r5, #15
  401f98:	4680      	mov	r8, r0
  401f9a:	4629      	mov	r1, r5
  401f9c:	4628      	mov	r0, r5
  401f9e:	f000 fe5f 	bl	402c60 <__aeabi_fmul>
  401fa2:	4601      	mov	r1, r0
  401fa4:	4620      	mov	r0, r4
  401fa6:	f000 fd51 	bl	402a4c <__aeabi_fsub>
  401faa:	4629      	mov	r1, r5
  401fac:	4604      	mov	r4, r0
  401fae:	4638      	mov	r0, r7
  401fb0:	f000 fd4e 	bl	402a50 <__addsf3>
  401fb4:	4601      	mov	r1, r0
  401fb6:	4620      	mov	r0, r4
  401fb8:	f000 ff06 	bl	402dc8 <__aeabi_fdiv>
  401fbc:	4601      	mov	r1, r0
  401fbe:	f000 fd47 	bl	402a50 <__addsf3>
  401fc2:	4601      	mov	r1, r0
  401fc4:	4853      	ldr	r0, [pc, #332]	; (402114 <__ieee754_asinf+0x288>)
  401fc6:	f000 fd41 	bl	402a4c <__aeabi_fsub>
  401fca:	4601      	mov	r1, r0
  401fcc:	4640      	mov	r0, r8
  401fce:	f000 fd3d 	bl	402a4c <__aeabi_fsub>
  401fd2:	4629      	mov	r1, r5
  401fd4:	4604      	mov	r4, r0
  401fd6:	4628      	mov	r0, r5
  401fd8:	f000 fd3a 	bl	402a50 <__addsf3>
  401fdc:	4601      	mov	r1, r0
  401fde:	484e      	ldr	r0, [pc, #312]	; (402118 <__ieee754_asinf+0x28c>)
  401fe0:	f000 fd34 	bl	402a4c <__aeabi_fsub>
  401fe4:	4601      	mov	r1, r0
  401fe6:	4620      	mov	r0, r4
  401fe8:	f000 fd30 	bl	402a4c <__aeabi_fsub>
  401fec:	4601      	mov	r1, r0
  401fee:	484a      	ldr	r0, [pc, #296]	; (402118 <__ieee754_asinf+0x28c>)
  401ff0:	f000 fd2c 	bl	402a4c <__aeabi_fsub>
  401ff4:	2e00      	cmp	r6, #0
  401ff6:	f73f af64 	bgt.w	401ec2 <__ieee754_asinf+0x36>
  401ffa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402002:	4641      	mov	r1, r8
  402004:	4648      	mov	r0, r9
  402006:	f000 fedf 	bl	402dc8 <__aeabi_fdiv>
  40200a:	4601      	mov	r1, r0
  40200c:	4638      	mov	r0, r7
  40200e:	f000 fe27 	bl	402c60 <__aeabi_fmul>
  402012:	4639      	mov	r1, r7
  402014:	f000 fd1c 	bl	402a50 <__addsf3>
  402018:	4601      	mov	r1, r0
  40201a:	f000 fd19 	bl	402a50 <__addsf3>
  40201e:	493f      	ldr	r1, [pc, #252]	; (40211c <__ieee754_asinf+0x290>)
  402020:	f000 fd16 	bl	402a50 <__addsf3>
  402024:	4601      	mov	r1, r0
  402026:	483e      	ldr	r0, [pc, #248]	; (402120 <__ieee754_asinf+0x294>)
  402028:	f000 fd10 	bl	402a4c <__aeabi_fsub>
  40202c:	e7e2      	b.n	401ff4 <__ieee754_asinf+0x168>
  40202e:	493c      	ldr	r1, [pc, #240]	; (402120 <__ieee754_asinf+0x294>)
  402030:	f000 fe16 	bl	402c60 <__aeabi_fmul>
  402034:	4937      	ldr	r1, [pc, #220]	; (402114 <__ieee754_asinf+0x288>)
  402036:	4605      	mov	r5, r0
  402038:	4620      	mov	r0, r4
  40203a:	f000 fe11 	bl	402c60 <__aeabi_fmul>
  40203e:	4601      	mov	r1, r0
  402040:	4628      	mov	r0, r5
  402042:	f000 fd05 	bl	402a50 <__addsf3>
  402046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40204a:	4601      	mov	r1, r0
  40204c:	f000 fe08 	bl	402c60 <__aeabi_fmul>
  402050:	4925      	ldr	r1, [pc, #148]	; (4020e8 <__ieee754_asinf+0x25c>)
  402052:	4605      	mov	r5, r0
  402054:	f000 fe04 	bl	402c60 <__aeabi_fmul>
  402058:	4924      	ldr	r1, [pc, #144]	; (4020ec <__ieee754_asinf+0x260>)
  40205a:	f000 fcf9 	bl	402a50 <__addsf3>
  40205e:	4629      	mov	r1, r5
  402060:	f000 fdfe 	bl	402c60 <__aeabi_fmul>
  402064:	4922      	ldr	r1, [pc, #136]	; (4020f0 <__ieee754_asinf+0x264>)
  402066:	f000 fcf1 	bl	402a4c <__aeabi_fsub>
  40206a:	4629      	mov	r1, r5
  40206c:	f000 fdf8 	bl	402c60 <__aeabi_fmul>
  402070:	4920      	ldr	r1, [pc, #128]	; (4020f4 <__ieee754_asinf+0x268>)
  402072:	f000 fced 	bl	402a50 <__addsf3>
  402076:	4629      	mov	r1, r5
  402078:	f000 fdf2 	bl	402c60 <__aeabi_fmul>
  40207c:	491e      	ldr	r1, [pc, #120]	; (4020f8 <__ieee754_asinf+0x26c>)
  40207e:	f000 fce5 	bl	402a4c <__aeabi_fsub>
  402082:	4629      	mov	r1, r5
  402084:	f000 fdec 	bl	402c60 <__aeabi_fmul>
  402088:	491c      	ldr	r1, [pc, #112]	; (4020fc <__ieee754_asinf+0x270>)
  40208a:	f000 fce1 	bl	402a50 <__addsf3>
  40208e:	4629      	mov	r1, r5
  402090:	f000 fde6 	bl	402c60 <__aeabi_fmul>
  402094:	491a      	ldr	r1, [pc, #104]	; (402100 <__ieee754_asinf+0x274>)
  402096:	4606      	mov	r6, r0
  402098:	4628      	mov	r0, r5
  40209a:	f000 fde1 	bl	402c60 <__aeabi_fmul>
  40209e:	4919      	ldr	r1, [pc, #100]	; (402104 <__ieee754_asinf+0x278>)
  4020a0:	f000 fcd4 	bl	402a4c <__aeabi_fsub>
  4020a4:	4629      	mov	r1, r5
  4020a6:	f000 fddb 	bl	402c60 <__aeabi_fmul>
  4020aa:	4917      	ldr	r1, [pc, #92]	; (402108 <__ieee754_asinf+0x27c>)
  4020ac:	f000 fcd0 	bl	402a50 <__addsf3>
  4020b0:	4629      	mov	r1, r5
  4020b2:	f000 fdd5 	bl	402c60 <__aeabi_fmul>
  4020b6:	4915      	ldr	r1, [pc, #84]	; (40210c <__ieee754_asinf+0x280>)
  4020b8:	f000 fcc8 	bl	402a4c <__aeabi_fsub>
  4020bc:	4629      	mov	r1, r5
  4020be:	f000 fdcf 	bl	402c60 <__aeabi_fmul>
  4020c2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4020c6:	f000 fcc3 	bl	402a50 <__addsf3>
  4020ca:	4601      	mov	r1, r0
  4020cc:	4630      	mov	r0, r6
  4020ce:	f000 fe7b 	bl	402dc8 <__aeabi_fdiv>
  4020d2:	4601      	mov	r1, r0
  4020d4:	4620      	mov	r0, r4
  4020d6:	f000 fdc3 	bl	402c60 <__aeabi_fmul>
  4020da:	4621      	mov	r1, r4
  4020dc:	f000 fcb8 	bl	402a50 <__addsf3>
  4020e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020e4:	7149f2ca 	.word	0x7149f2ca
  4020e8:	3811ef08 	.word	0x3811ef08
  4020ec:	3a4f7f04 	.word	0x3a4f7f04
  4020f0:	3d241146 	.word	0x3d241146
  4020f4:	3e4e0aa8 	.word	0x3e4e0aa8
  4020f8:	3ea6b090 	.word	0x3ea6b090
  4020fc:	3e2aaaab 	.word	0x3e2aaaab
  402100:	3d9dc62e 	.word	0x3d9dc62e
  402104:	3f303361 	.word	0x3f303361
  402108:	4001572d 	.word	0x4001572d
  40210c:	4019d139 	.word	0x4019d139
  402110:	3f799999 	.word	0x3f799999
  402114:	b33bbd2e 	.word	0xb33bbd2e
  402118:	3f490fdb 	.word	0x3f490fdb
  40211c:	333bbd2e 	.word	0x333bbd2e
  402120:	3fc90fdb 	.word	0x3fc90fdb

00402124 <__ieee754_sqrtf>:
  402124:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  402128:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  40212c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40212e:	4604      	mov	r4, r0
  402130:	4603      	mov	r3, r0
  402132:	d22d      	bcs.n	402190 <__ieee754_sqrtf+0x6c>
  402134:	b35a      	cbz	r2, 40218e <__ieee754_sqrtf+0x6a>
  402136:	2800      	cmp	r0, #0
  402138:	db3d      	blt.n	4021b6 <__ieee754_sqrtf+0x92>
  40213a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  40213e:	ea4f 50e0 	mov.w	r0, r0, asr #23
  402142:	d32c      	bcc.n	40219e <__ieee754_sqrtf+0x7a>
  402144:	387f      	subs	r0, #127	; 0x7f
  402146:	f3c3 0316 	ubfx	r3, r3, #0, #23
  40214a:	07c2      	lsls	r2, r0, #31
  40214c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  402150:	bf48      	it	mi
  402152:	005b      	lslmi	r3, r3, #1
  402154:	2700      	movs	r7, #0
  402156:	1040      	asrs	r0, r0, #1
  402158:	005b      	lsls	r3, r3, #1
  40215a:	463e      	mov	r6, r7
  40215c:	2419      	movs	r4, #25
  40215e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402162:	18b5      	adds	r5, r6, r2
  402164:	429d      	cmp	r5, r3
  402166:	dc02      	bgt.n	40216e <__ieee754_sqrtf+0x4a>
  402168:	1b5b      	subs	r3, r3, r5
  40216a:	18ae      	adds	r6, r5, r2
  40216c:	4417      	add	r7, r2
  40216e:	3c01      	subs	r4, #1
  402170:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402174:	ea4f 0252 	mov.w	r2, r2, lsr #1
  402178:	d1f3      	bne.n	402162 <__ieee754_sqrtf+0x3e>
  40217a:	b113      	cbz	r3, 402182 <__ieee754_sqrtf+0x5e>
  40217c:	f007 0301 	and.w	r3, r7, #1
  402180:	441f      	add	r7, r3
  402182:	107f      	asrs	r7, r7, #1
  402184:	f107 577c 	add.w	r7, r7, #1056964608	; 0x3f000000
  402188:	eb07 50c0 	add.w	r0, r7, r0, lsl #23
  40218c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40218e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402190:	4601      	mov	r1, r0
  402192:	f000 fd65 	bl	402c60 <__aeabi_fmul>
  402196:	4621      	mov	r1, r4
  402198:	f000 fc5a 	bl	402a50 <__addsf3>
  40219c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40219e:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  4021a2:	d10f      	bne.n	4021c4 <__ieee754_sqrtf+0xa0>
  4021a4:	005b      	lsls	r3, r3, #1
  4021a6:	0219      	lsls	r1, r3, #8
  4021a8:	f102 0201 	add.w	r2, r2, #1
  4021ac:	d5fa      	bpl.n	4021a4 <__ieee754_sqrtf+0x80>
  4021ae:	f1c2 0201 	rsb	r2, r2, #1
  4021b2:	4410      	add	r0, r2
  4021b4:	e7c6      	b.n	402144 <__ieee754_sqrtf+0x20>
  4021b6:	4601      	mov	r1, r0
  4021b8:	f000 fc48 	bl	402a4c <__aeabi_fsub>
  4021bc:	4601      	mov	r1, r0
  4021be:	f000 fe03 	bl	402dc8 <__aeabi_fdiv>
  4021c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021c4:	2201      	movs	r2, #1
  4021c6:	4410      	add	r0, r2
  4021c8:	e7bc      	b.n	402144 <__ieee754_sqrtf+0x20>
  4021ca:	bf00      	nop

004021cc <matherr>:
  4021cc:	2000      	movs	r0, #0
  4021ce:	4770      	bx	lr

004021d0 <nan>:
  4021d0:	2000      	movs	r0, #0
  4021d2:	4901      	ldr	r1, [pc, #4]	; (4021d8 <nan+0x8>)
  4021d4:	4770      	bx	lr
  4021d6:	bf00      	nop
  4021d8:	7ff80000 	.word	0x7ff80000

004021dc <__fpclassifyf>:
  4021dc:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
  4021e0:	d101      	bne.n	4021e6 <__fpclassifyf+0xa>
  4021e2:	2002      	movs	r0, #2
  4021e4:	4770      	bx	lr
  4021e6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
  4021ea:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
  4021ee:	d201      	bcs.n	4021f4 <__fpclassifyf+0x18>
  4021f0:	2004      	movs	r0, #4
  4021f2:	4770      	bx	lr
  4021f4:	4b05      	ldr	r3, [pc, #20]	; (40220c <__fpclassifyf+0x30>)
  4021f6:	1e42      	subs	r2, r0, #1
  4021f8:	429a      	cmp	r2, r3
  4021fa:	d801      	bhi.n	402200 <__fpclassifyf+0x24>
  4021fc:	2003      	movs	r0, #3
  4021fe:	4770      	bx	lr
  402200:	f1b0 43ff 	subs.w	r3, r0, #2139095040	; 0x7f800000
  402204:	4258      	negs	r0, r3
  402206:	4158      	adcs	r0, r3
  402208:	4770      	bx	lr
  40220a:	bf00      	nop
  40220c:	007ffffe 	.word	0x007ffffe

00402210 <__aeabi_drsub>:
  402210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402214:	e002      	b.n	40221c <__adddf3>
  402216:	bf00      	nop

00402218 <__aeabi_dsub>:
  402218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040221c <__adddf3>:
  40221c:	b530      	push	{r4, r5, lr}
  40221e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402222:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402226:	ea94 0f05 	teq	r4, r5
  40222a:	bf08      	it	eq
  40222c:	ea90 0f02 	teqeq	r0, r2
  402230:	bf1f      	itttt	ne
  402232:	ea54 0c00 	orrsne.w	ip, r4, r0
  402236:	ea55 0c02 	orrsne.w	ip, r5, r2
  40223a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40223e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402242:	f000 80e2 	beq.w	40240a <__adddf3+0x1ee>
  402246:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40224a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40224e:	bfb8      	it	lt
  402250:	426d      	neglt	r5, r5
  402252:	dd0c      	ble.n	40226e <__adddf3+0x52>
  402254:	442c      	add	r4, r5
  402256:	ea80 0202 	eor.w	r2, r0, r2
  40225a:	ea81 0303 	eor.w	r3, r1, r3
  40225e:	ea82 0000 	eor.w	r0, r2, r0
  402262:	ea83 0101 	eor.w	r1, r3, r1
  402266:	ea80 0202 	eor.w	r2, r0, r2
  40226a:	ea81 0303 	eor.w	r3, r1, r3
  40226e:	2d36      	cmp	r5, #54	; 0x36
  402270:	bf88      	it	hi
  402272:	bd30      	pophi	{r4, r5, pc}
  402274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402278:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40227c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402284:	d002      	beq.n	40228c <__adddf3+0x70>
  402286:	4240      	negs	r0, r0
  402288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40228c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402290:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402298:	d002      	beq.n	4022a0 <__adddf3+0x84>
  40229a:	4252      	negs	r2, r2
  40229c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4022a0:	ea94 0f05 	teq	r4, r5
  4022a4:	f000 80a7 	beq.w	4023f6 <__adddf3+0x1da>
  4022a8:	f1a4 0401 	sub.w	r4, r4, #1
  4022ac:	f1d5 0e20 	rsbs	lr, r5, #32
  4022b0:	db0d      	blt.n	4022ce <__adddf3+0xb2>
  4022b2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4022b6:	fa22 f205 	lsr.w	r2, r2, r5
  4022ba:	1880      	adds	r0, r0, r2
  4022bc:	f141 0100 	adc.w	r1, r1, #0
  4022c0:	fa03 f20e 	lsl.w	r2, r3, lr
  4022c4:	1880      	adds	r0, r0, r2
  4022c6:	fa43 f305 	asr.w	r3, r3, r5
  4022ca:	4159      	adcs	r1, r3
  4022cc:	e00e      	b.n	4022ec <__adddf3+0xd0>
  4022ce:	f1a5 0520 	sub.w	r5, r5, #32
  4022d2:	f10e 0e20 	add.w	lr, lr, #32
  4022d6:	2a01      	cmp	r2, #1
  4022d8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4022dc:	bf28      	it	cs
  4022de:	f04c 0c02 	orrcs.w	ip, ip, #2
  4022e2:	fa43 f305 	asr.w	r3, r3, r5
  4022e6:	18c0      	adds	r0, r0, r3
  4022e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4022ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4022f0:	d507      	bpl.n	402302 <__adddf3+0xe6>
  4022f2:	f04f 0e00 	mov.w	lr, #0
  4022f6:	f1dc 0c00 	rsbs	ip, ip, #0
  4022fa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4022fe:	eb6e 0101 	sbc.w	r1, lr, r1
  402302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402306:	d31b      	bcc.n	402340 <__adddf3+0x124>
  402308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40230c:	d30c      	bcc.n	402328 <__adddf3+0x10c>
  40230e:	0849      	lsrs	r1, r1, #1
  402310:	ea5f 0030 	movs.w	r0, r0, rrx
  402314:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402318:	f104 0401 	add.w	r4, r4, #1
  40231c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402324:	f080 809a 	bcs.w	40245c <__adddf3+0x240>
  402328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40232c:	bf08      	it	eq
  40232e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402332:	f150 0000 	adcs.w	r0, r0, #0
  402336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40233a:	ea41 0105 	orr.w	r1, r1, r5
  40233e:	bd30      	pop	{r4, r5, pc}
  402340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402344:	4140      	adcs	r0, r0
  402346:	eb41 0101 	adc.w	r1, r1, r1
  40234a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40234e:	f1a4 0401 	sub.w	r4, r4, #1
  402352:	d1e9      	bne.n	402328 <__adddf3+0x10c>
  402354:	f091 0f00 	teq	r1, #0
  402358:	bf04      	itt	eq
  40235a:	4601      	moveq	r1, r0
  40235c:	2000      	moveq	r0, #0
  40235e:	fab1 f381 	clz	r3, r1
  402362:	bf08      	it	eq
  402364:	3320      	addeq	r3, #32
  402366:	f1a3 030b 	sub.w	r3, r3, #11
  40236a:	f1b3 0220 	subs.w	r2, r3, #32
  40236e:	da0c      	bge.n	40238a <__adddf3+0x16e>
  402370:	320c      	adds	r2, #12
  402372:	dd08      	ble.n	402386 <__adddf3+0x16a>
  402374:	f102 0c14 	add.w	ip, r2, #20
  402378:	f1c2 020c 	rsb	r2, r2, #12
  40237c:	fa01 f00c 	lsl.w	r0, r1, ip
  402380:	fa21 f102 	lsr.w	r1, r1, r2
  402384:	e00c      	b.n	4023a0 <__adddf3+0x184>
  402386:	f102 0214 	add.w	r2, r2, #20
  40238a:	bfd8      	it	le
  40238c:	f1c2 0c20 	rsble	ip, r2, #32
  402390:	fa01 f102 	lsl.w	r1, r1, r2
  402394:	fa20 fc0c 	lsr.w	ip, r0, ip
  402398:	bfdc      	itt	le
  40239a:	ea41 010c 	orrle.w	r1, r1, ip
  40239e:	4090      	lslle	r0, r2
  4023a0:	1ae4      	subs	r4, r4, r3
  4023a2:	bfa2      	ittt	ge
  4023a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4023a8:	4329      	orrge	r1, r5
  4023aa:	bd30      	popge	{r4, r5, pc}
  4023ac:	ea6f 0404 	mvn.w	r4, r4
  4023b0:	3c1f      	subs	r4, #31
  4023b2:	da1c      	bge.n	4023ee <__adddf3+0x1d2>
  4023b4:	340c      	adds	r4, #12
  4023b6:	dc0e      	bgt.n	4023d6 <__adddf3+0x1ba>
  4023b8:	f104 0414 	add.w	r4, r4, #20
  4023bc:	f1c4 0220 	rsb	r2, r4, #32
  4023c0:	fa20 f004 	lsr.w	r0, r0, r4
  4023c4:	fa01 f302 	lsl.w	r3, r1, r2
  4023c8:	ea40 0003 	orr.w	r0, r0, r3
  4023cc:	fa21 f304 	lsr.w	r3, r1, r4
  4023d0:	ea45 0103 	orr.w	r1, r5, r3
  4023d4:	bd30      	pop	{r4, r5, pc}
  4023d6:	f1c4 040c 	rsb	r4, r4, #12
  4023da:	f1c4 0220 	rsb	r2, r4, #32
  4023de:	fa20 f002 	lsr.w	r0, r0, r2
  4023e2:	fa01 f304 	lsl.w	r3, r1, r4
  4023e6:	ea40 0003 	orr.w	r0, r0, r3
  4023ea:	4629      	mov	r1, r5
  4023ec:	bd30      	pop	{r4, r5, pc}
  4023ee:	fa21 f004 	lsr.w	r0, r1, r4
  4023f2:	4629      	mov	r1, r5
  4023f4:	bd30      	pop	{r4, r5, pc}
  4023f6:	f094 0f00 	teq	r4, #0
  4023fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4023fe:	bf06      	itte	eq
  402400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402404:	3401      	addeq	r4, #1
  402406:	3d01      	subne	r5, #1
  402408:	e74e      	b.n	4022a8 <__adddf3+0x8c>
  40240a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40240e:	bf18      	it	ne
  402410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402414:	d029      	beq.n	40246a <__adddf3+0x24e>
  402416:	ea94 0f05 	teq	r4, r5
  40241a:	bf08      	it	eq
  40241c:	ea90 0f02 	teqeq	r0, r2
  402420:	d005      	beq.n	40242e <__adddf3+0x212>
  402422:	ea54 0c00 	orrs.w	ip, r4, r0
  402426:	bf04      	itt	eq
  402428:	4619      	moveq	r1, r3
  40242a:	4610      	moveq	r0, r2
  40242c:	bd30      	pop	{r4, r5, pc}
  40242e:	ea91 0f03 	teq	r1, r3
  402432:	bf1e      	ittt	ne
  402434:	2100      	movne	r1, #0
  402436:	2000      	movne	r0, #0
  402438:	bd30      	popne	{r4, r5, pc}
  40243a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40243e:	d105      	bne.n	40244c <__adddf3+0x230>
  402440:	0040      	lsls	r0, r0, #1
  402442:	4149      	adcs	r1, r1
  402444:	bf28      	it	cs
  402446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40244a:	bd30      	pop	{r4, r5, pc}
  40244c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402450:	bf3c      	itt	cc
  402452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402456:	bd30      	popcc	{r4, r5, pc}
  402458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40245c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402464:	f04f 0000 	mov.w	r0, #0
  402468:	bd30      	pop	{r4, r5, pc}
  40246a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40246e:	bf1a      	itte	ne
  402470:	4619      	movne	r1, r3
  402472:	4610      	movne	r0, r2
  402474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402478:	bf1c      	itt	ne
  40247a:	460b      	movne	r3, r1
  40247c:	4602      	movne	r2, r0
  40247e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402482:	bf06      	itte	eq
  402484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402488:	ea91 0f03 	teqeq	r1, r3
  40248c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402490:	bd30      	pop	{r4, r5, pc}
  402492:	bf00      	nop

00402494 <__aeabi_ui2d>:
  402494:	f090 0f00 	teq	r0, #0
  402498:	bf04      	itt	eq
  40249a:	2100      	moveq	r1, #0
  40249c:	4770      	bxeq	lr
  40249e:	b530      	push	{r4, r5, lr}
  4024a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024a8:	f04f 0500 	mov.w	r5, #0
  4024ac:	f04f 0100 	mov.w	r1, #0
  4024b0:	e750      	b.n	402354 <__adddf3+0x138>
  4024b2:	bf00      	nop

004024b4 <__aeabi_i2d>:
  4024b4:	f090 0f00 	teq	r0, #0
  4024b8:	bf04      	itt	eq
  4024ba:	2100      	moveq	r1, #0
  4024bc:	4770      	bxeq	lr
  4024be:	b530      	push	{r4, r5, lr}
  4024c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4024c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4024c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4024cc:	bf48      	it	mi
  4024ce:	4240      	negmi	r0, r0
  4024d0:	f04f 0100 	mov.w	r1, #0
  4024d4:	e73e      	b.n	402354 <__adddf3+0x138>
  4024d6:	bf00      	nop

004024d8 <__aeabi_f2d>:
  4024d8:	0042      	lsls	r2, r0, #1
  4024da:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4024de:	ea4f 0131 	mov.w	r1, r1, rrx
  4024e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4024e6:	bf1f      	itttt	ne
  4024e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4024ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4024f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4024f4:	4770      	bxne	lr
  4024f6:	f092 0f00 	teq	r2, #0
  4024fa:	bf14      	ite	ne
  4024fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402500:	4770      	bxeq	lr
  402502:	b530      	push	{r4, r5, lr}
  402504:	f44f 7460 	mov.w	r4, #896	; 0x380
  402508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40250c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402510:	e720      	b.n	402354 <__adddf3+0x138>
  402512:	bf00      	nop

00402514 <__aeabi_ul2d>:
  402514:	ea50 0201 	orrs.w	r2, r0, r1
  402518:	bf08      	it	eq
  40251a:	4770      	bxeq	lr
  40251c:	b530      	push	{r4, r5, lr}
  40251e:	f04f 0500 	mov.w	r5, #0
  402522:	e00a      	b.n	40253a <__aeabi_l2d+0x16>

00402524 <__aeabi_l2d>:
  402524:	ea50 0201 	orrs.w	r2, r0, r1
  402528:	bf08      	it	eq
  40252a:	4770      	bxeq	lr
  40252c:	b530      	push	{r4, r5, lr}
  40252e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402532:	d502      	bpl.n	40253a <__aeabi_l2d+0x16>
  402534:	4240      	negs	r0, r0
  402536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40253a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40253e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402546:	f43f aedc 	beq.w	402302 <__adddf3+0xe6>
  40254a:	f04f 0203 	mov.w	r2, #3
  40254e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402552:	bf18      	it	ne
  402554:	3203      	addne	r2, #3
  402556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40255a:	bf18      	it	ne
  40255c:	3203      	addne	r2, #3
  40255e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402562:	f1c2 0320 	rsb	r3, r2, #32
  402566:	fa00 fc03 	lsl.w	ip, r0, r3
  40256a:	fa20 f002 	lsr.w	r0, r0, r2
  40256e:	fa01 fe03 	lsl.w	lr, r1, r3
  402572:	ea40 000e 	orr.w	r0, r0, lr
  402576:	fa21 f102 	lsr.w	r1, r1, r2
  40257a:	4414      	add	r4, r2
  40257c:	e6c1      	b.n	402302 <__adddf3+0xe6>
  40257e:	bf00      	nop

00402580 <__aeabi_dmul>:
  402580:	b570      	push	{r4, r5, r6, lr}
  402582:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40258a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40258e:	bf1d      	ittte	ne
  402590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402594:	ea94 0f0c 	teqne	r4, ip
  402598:	ea95 0f0c 	teqne	r5, ip
  40259c:	f000 f8de 	bleq	40275c <__aeabi_dmul+0x1dc>
  4025a0:	442c      	add	r4, r5
  4025a2:	ea81 0603 	eor.w	r6, r1, r3
  4025a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4025aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4025ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4025b2:	bf18      	it	ne
  4025b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4025b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4025c0:	d038      	beq.n	402634 <__aeabi_dmul+0xb4>
  4025c2:	fba0 ce02 	umull	ip, lr, r0, r2
  4025c6:	f04f 0500 	mov.w	r5, #0
  4025ca:	fbe1 e502 	umlal	lr, r5, r1, r2
  4025ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4025d2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4025d6:	f04f 0600 	mov.w	r6, #0
  4025da:	fbe1 5603 	umlal	r5, r6, r1, r3
  4025de:	f09c 0f00 	teq	ip, #0
  4025e2:	bf18      	it	ne
  4025e4:	f04e 0e01 	orrne.w	lr, lr, #1
  4025e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4025ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4025f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4025f4:	d204      	bcs.n	402600 <__aeabi_dmul+0x80>
  4025f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4025fa:	416d      	adcs	r5, r5
  4025fc:	eb46 0606 	adc.w	r6, r6, r6
  402600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40260c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402618:	bf88      	it	hi
  40261a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40261e:	d81e      	bhi.n	40265e <__aeabi_dmul+0xde>
  402620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402624:	bf08      	it	eq
  402626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40262a:	f150 0000 	adcs.w	r0, r0, #0
  40262e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402632:	bd70      	pop	{r4, r5, r6, pc}
  402634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402638:	ea46 0101 	orr.w	r1, r6, r1
  40263c:	ea40 0002 	orr.w	r0, r0, r2
  402640:	ea81 0103 	eor.w	r1, r1, r3
  402644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402648:	bfc2      	ittt	gt
  40264a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40264e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402652:	bd70      	popgt	{r4, r5, r6, pc}
  402654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402658:	f04f 0e00 	mov.w	lr, #0
  40265c:	3c01      	subs	r4, #1
  40265e:	f300 80ab 	bgt.w	4027b8 <__aeabi_dmul+0x238>
  402662:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402666:	bfde      	ittt	le
  402668:	2000      	movle	r0, #0
  40266a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40266e:	bd70      	pople	{r4, r5, r6, pc}
  402670:	f1c4 0400 	rsb	r4, r4, #0
  402674:	3c20      	subs	r4, #32
  402676:	da35      	bge.n	4026e4 <__aeabi_dmul+0x164>
  402678:	340c      	adds	r4, #12
  40267a:	dc1b      	bgt.n	4026b4 <__aeabi_dmul+0x134>
  40267c:	f104 0414 	add.w	r4, r4, #20
  402680:	f1c4 0520 	rsb	r5, r4, #32
  402684:	fa00 f305 	lsl.w	r3, r0, r5
  402688:	fa20 f004 	lsr.w	r0, r0, r4
  40268c:	fa01 f205 	lsl.w	r2, r1, r5
  402690:	ea40 0002 	orr.w	r0, r0, r2
  402694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40269c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4026a0:	fa21 f604 	lsr.w	r6, r1, r4
  4026a4:	eb42 0106 	adc.w	r1, r2, r6
  4026a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4026ac:	bf08      	it	eq
  4026ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4026b2:	bd70      	pop	{r4, r5, r6, pc}
  4026b4:	f1c4 040c 	rsb	r4, r4, #12
  4026b8:	f1c4 0520 	rsb	r5, r4, #32
  4026bc:	fa00 f304 	lsl.w	r3, r0, r4
  4026c0:	fa20 f005 	lsr.w	r0, r0, r5
  4026c4:	fa01 f204 	lsl.w	r2, r1, r4
  4026c8:	ea40 0002 	orr.w	r0, r0, r2
  4026cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4026d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4026d4:	f141 0100 	adc.w	r1, r1, #0
  4026d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4026dc:	bf08      	it	eq
  4026de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4026e2:	bd70      	pop	{r4, r5, r6, pc}
  4026e4:	f1c4 0520 	rsb	r5, r4, #32
  4026e8:	fa00 f205 	lsl.w	r2, r0, r5
  4026ec:	ea4e 0e02 	orr.w	lr, lr, r2
  4026f0:	fa20 f304 	lsr.w	r3, r0, r4
  4026f4:	fa01 f205 	lsl.w	r2, r1, r5
  4026f8:	ea43 0302 	orr.w	r3, r3, r2
  4026fc:	fa21 f004 	lsr.w	r0, r1, r4
  402700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402704:	fa21 f204 	lsr.w	r2, r1, r4
  402708:	ea20 0002 	bic.w	r0, r0, r2
  40270c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402714:	bf08      	it	eq
  402716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40271a:	bd70      	pop	{r4, r5, r6, pc}
  40271c:	f094 0f00 	teq	r4, #0
  402720:	d10f      	bne.n	402742 <__aeabi_dmul+0x1c2>
  402722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402726:	0040      	lsls	r0, r0, #1
  402728:	eb41 0101 	adc.w	r1, r1, r1
  40272c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402730:	bf08      	it	eq
  402732:	3c01      	subeq	r4, #1
  402734:	d0f7      	beq.n	402726 <__aeabi_dmul+0x1a6>
  402736:	ea41 0106 	orr.w	r1, r1, r6
  40273a:	f095 0f00 	teq	r5, #0
  40273e:	bf18      	it	ne
  402740:	4770      	bxne	lr
  402742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402746:	0052      	lsls	r2, r2, #1
  402748:	eb43 0303 	adc.w	r3, r3, r3
  40274c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402750:	bf08      	it	eq
  402752:	3d01      	subeq	r5, #1
  402754:	d0f7      	beq.n	402746 <__aeabi_dmul+0x1c6>
  402756:	ea43 0306 	orr.w	r3, r3, r6
  40275a:	4770      	bx	lr
  40275c:	ea94 0f0c 	teq	r4, ip
  402760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402764:	bf18      	it	ne
  402766:	ea95 0f0c 	teqne	r5, ip
  40276a:	d00c      	beq.n	402786 <__aeabi_dmul+0x206>
  40276c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402770:	bf18      	it	ne
  402772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402776:	d1d1      	bne.n	40271c <__aeabi_dmul+0x19c>
  402778:	ea81 0103 	eor.w	r1, r1, r3
  40277c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402780:	f04f 0000 	mov.w	r0, #0
  402784:	bd70      	pop	{r4, r5, r6, pc}
  402786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40278a:	bf06      	itte	eq
  40278c:	4610      	moveq	r0, r2
  40278e:	4619      	moveq	r1, r3
  402790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402794:	d019      	beq.n	4027ca <__aeabi_dmul+0x24a>
  402796:	ea94 0f0c 	teq	r4, ip
  40279a:	d102      	bne.n	4027a2 <__aeabi_dmul+0x222>
  40279c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4027a0:	d113      	bne.n	4027ca <__aeabi_dmul+0x24a>
  4027a2:	ea95 0f0c 	teq	r5, ip
  4027a6:	d105      	bne.n	4027b4 <__aeabi_dmul+0x234>
  4027a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4027ac:	bf1c      	itt	ne
  4027ae:	4610      	movne	r0, r2
  4027b0:	4619      	movne	r1, r3
  4027b2:	d10a      	bne.n	4027ca <__aeabi_dmul+0x24a>
  4027b4:	ea81 0103 	eor.w	r1, r1, r3
  4027b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4027bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4027c4:	f04f 0000 	mov.w	r0, #0
  4027c8:	bd70      	pop	{r4, r5, r6, pc}
  4027ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4027ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4027d2:	bd70      	pop	{r4, r5, r6, pc}

004027d4 <__aeabi_ddiv>:
  4027d4:	b570      	push	{r4, r5, r6, lr}
  4027d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4027da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4027de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4027e2:	bf1d      	ittte	ne
  4027e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4027e8:	ea94 0f0c 	teqne	r4, ip
  4027ec:	ea95 0f0c 	teqne	r5, ip
  4027f0:	f000 f8a7 	bleq	402942 <__aeabi_ddiv+0x16e>
  4027f4:	eba4 0405 	sub.w	r4, r4, r5
  4027f8:	ea81 0e03 	eor.w	lr, r1, r3
  4027fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402800:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402804:	f000 8088 	beq.w	402918 <__aeabi_ddiv+0x144>
  402808:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40280c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402818:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40281c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402824:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40282c:	429d      	cmp	r5, r3
  40282e:	bf08      	it	eq
  402830:	4296      	cmpeq	r6, r2
  402832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402836:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40283a:	d202      	bcs.n	402842 <__aeabi_ddiv+0x6e>
  40283c:	085b      	lsrs	r3, r3, #1
  40283e:	ea4f 0232 	mov.w	r2, r2, rrx
  402842:	1ab6      	subs	r6, r6, r2
  402844:	eb65 0503 	sbc.w	r5, r5, r3
  402848:	085b      	lsrs	r3, r3, #1
  40284a:	ea4f 0232 	mov.w	r2, r2, rrx
  40284e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402856:	ebb6 0e02 	subs.w	lr, r6, r2
  40285a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40285e:	bf22      	ittt	cs
  402860:	1ab6      	subcs	r6, r6, r2
  402862:	4675      	movcs	r5, lr
  402864:	ea40 000c 	orrcs.w	r0, r0, ip
  402868:	085b      	lsrs	r3, r3, #1
  40286a:	ea4f 0232 	mov.w	r2, r2, rrx
  40286e:	ebb6 0e02 	subs.w	lr, r6, r2
  402872:	eb75 0e03 	sbcs.w	lr, r5, r3
  402876:	bf22      	ittt	cs
  402878:	1ab6      	subcs	r6, r6, r2
  40287a:	4675      	movcs	r5, lr
  40287c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402880:	085b      	lsrs	r3, r3, #1
  402882:	ea4f 0232 	mov.w	r2, r2, rrx
  402886:	ebb6 0e02 	subs.w	lr, r6, r2
  40288a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40288e:	bf22      	ittt	cs
  402890:	1ab6      	subcs	r6, r6, r2
  402892:	4675      	movcs	r5, lr
  402894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402898:	085b      	lsrs	r3, r3, #1
  40289a:	ea4f 0232 	mov.w	r2, r2, rrx
  40289e:	ebb6 0e02 	subs.w	lr, r6, r2
  4028a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4028a6:	bf22      	ittt	cs
  4028a8:	1ab6      	subcs	r6, r6, r2
  4028aa:	4675      	movcs	r5, lr
  4028ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4028b0:	ea55 0e06 	orrs.w	lr, r5, r6
  4028b4:	d018      	beq.n	4028e8 <__aeabi_ddiv+0x114>
  4028b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4028ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4028be:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4028c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4028c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4028ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4028ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4028d2:	d1c0      	bne.n	402856 <__aeabi_ddiv+0x82>
  4028d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4028d8:	d10b      	bne.n	4028f2 <__aeabi_ddiv+0x11e>
  4028da:	ea41 0100 	orr.w	r1, r1, r0
  4028de:	f04f 0000 	mov.w	r0, #0
  4028e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4028e6:	e7b6      	b.n	402856 <__aeabi_ddiv+0x82>
  4028e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4028ec:	bf04      	itt	eq
  4028ee:	4301      	orreq	r1, r0
  4028f0:	2000      	moveq	r0, #0
  4028f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4028f6:	bf88      	it	hi
  4028f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4028fc:	f63f aeaf 	bhi.w	40265e <__aeabi_dmul+0xde>
  402900:	ebb5 0c03 	subs.w	ip, r5, r3
  402904:	bf04      	itt	eq
  402906:	ebb6 0c02 	subseq.w	ip, r6, r2
  40290a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40290e:	f150 0000 	adcs.w	r0, r0, #0
  402912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402916:	bd70      	pop	{r4, r5, r6, pc}
  402918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40291c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402924:	bfc2      	ittt	gt
  402926:	ebd4 050c 	rsbsgt	r5, r4, ip
  40292a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40292e:	bd70      	popgt	{r4, r5, r6, pc}
  402930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402934:	f04f 0e00 	mov.w	lr, #0
  402938:	3c01      	subs	r4, #1
  40293a:	e690      	b.n	40265e <__aeabi_dmul+0xde>
  40293c:	ea45 0e06 	orr.w	lr, r5, r6
  402940:	e68d      	b.n	40265e <__aeabi_dmul+0xde>
  402942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402946:	ea94 0f0c 	teq	r4, ip
  40294a:	bf08      	it	eq
  40294c:	ea95 0f0c 	teqeq	r5, ip
  402950:	f43f af3b 	beq.w	4027ca <__aeabi_dmul+0x24a>
  402954:	ea94 0f0c 	teq	r4, ip
  402958:	d10a      	bne.n	402970 <__aeabi_ddiv+0x19c>
  40295a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40295e:	f47f af34 	bne.w	4027ca <__aeabi_dmul+0x24a>
  402962:	ea95 0f0c 	teq	r5, ip
  402966:	f47f af25 	bne.w	4027b4 <__aeabi_dmul+0x234>
  40296a:	4610      	mov	r0, r2
  40296c:	4619      	mov	r1, r3
  40296e:	e72c      	b.n	4027ca <__aeabi_dmul+0x24a>
  402970:	ea95 0f0c 	teq	r5, ip
  402974:	d106      	bne.n	402984 <__aeabi_ddiv+0x1b0>
  402976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40297a:	f43f aefd 	beq.w	402778 <__aeabi_dmul+0x1f8>
  40297e:	4610      	mov	r0, r2
  402980:	4619      	mov	r1, r3
  402982:	e722      	b.n	4027ca <__aeabi_dmul+0x24a>
  402984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402988:	bf18      	it	ne
  40298a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40298e:	f47f aec5 	bne.w	40271c <__aeabi_dmul+0x19c>
  402992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402996:	f47f af0d 	bne.w	4027b4 <__aeabi_dmul+0x234>
  40299a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40299e:	f47f aeeb 	bne.w	402778 <__aeabi_dmul+0x1f8>
  4029a2:	e712      	b.n	4027ca <__aeabi_dmul+0x24a>

004029a4 <__aeabi_d2f>:
  4029a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4029a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4029ac:	bf24      	itt	cs
  4029ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4029b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4029b6:	d90d      	bls.n	4029d4 <__aeabi_d2f+0x30>
  4029b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4029bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4029c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4029c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4029c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4029cc:	bf08      	it	eq
  4029ce:	f020 0001 	biceq.w	r0, r0, #1
  4029d2:	4770      	bx	lr
  4029d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4029d8:	d121      	bne.n	402a1e <__aeabi_d2f+0x7a>
  4029da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4029de:	bfbc      	itt	lt
  4029e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4029e4:	4770      	bxlt	lr
  4029e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4029ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4029ee:	f1c2 0218 	rsb	r2, r2, #24
  4029f2:	f1c2 0c20 	rsb	ip, r2, #32
  4029f6:	fa10 f30c 	lsls.w	r3, r0, ip
  4029fa:	fa20 f002 	lsr.w	r0, r0, r2
  4029fe:	bf18      	it	ne
  402a00:	f040 0001 	orrne.w	r0, r0, #1
  402a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
  402a10:	ea40 000c 	orr.w	r0, r0, ip
  402a14:	fa23 f302 	lsr.w	r3, r3, r2
  402a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402a1c:	e7cc      	b.n	4029b8 <__aeabi_d2f+0x14>
  402a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402a22:	d107      	bne.n	402a34 <__aeabi_d2f+0x90>
  402a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402a28:	bf1e      	ittt	ne
  402a2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402a2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402a32:	4770      	bxne	lr
  402a34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402a38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402a3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a40:	4770      	bx	lr
  402a42:	bf00      	nop

00402a44 <__aeabi_frsub>:
  402a44:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402a48:	e002      	b.n	402a50 <__addsf3>
  402a4a:	bf00      	nop

00402a4c <__aeabi_fsub>:
  402a4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402a50 <__addsf3>:
  402a50:	0042      	lsls	r2, r0, #1
  402a52:	bf1f      	itttt	ne
  402a54:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402a58:	ea92 0f03 	teqne	r2, r3
  402a5c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402a60:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402a64:	d06a      	beq.n	402b3c <__addsf3+0xec>
  402a66:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402a6a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402a6e:	bfc1      	itttt	gt
  402a70:	18d2      	addgt	r2, r2, r3
  402a72:	4041      	eorgt	r1, r0
  402a74:	4048      	eorgt	r0, r1
  402a76:	4041      	eorgt	r1, r0
  402a78:	bfb8      	it	lt
  402a7a:	425b      	neglt	r3, r3
  402a7c:	2b19      	cmp	r3, #25
  402a7e:	bf88      	it	hi
  402a80:	4770      	bxhi	lr
  402a82:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402a86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a8a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402a8e:	bf18      	it	ne
  402a90:	4240      	negne	r0, r0
  402a92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402a96:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402a9a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402a9e:	bf18      	it	ne
  402aa0:	4249      	negne	r1, r1
  402aa2:	ea92 0f03 	teq	r2, r3
  402aa6:	d03f      	beq.n	402b28 <__addsf3+0xd8>
  402aa8:	f1a2 0201 	sub.w	r2, r2, #1
  402aac:	fa41 fc03 	asr.w	ip, r1, r3
  402ab0:	eb10 000c 	adds.w	r0, r0, ip
  402ab4:	f1c3 0320 	rsb	r3, r3, #32
  402ab8:	fa01 f103 	lsl.w	r1, r1, r3
  402abc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402ac0:	d502      	bpl.n	402ac8 <__addsf3+0x78>
  402ac2:	4249      	negs	r1, r1
  402ac4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402ac8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402acc:	d313      	bcc.n	402af6 <__addsf3+0xa6>
  402ace:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402ad2:	d306      	bcc.n	402ae2 <__addsf3+0x92>
  402ad4:	0840      	lsrs	r0, r0, #1
  402ad6:	ea4f 0131 	mov.w	r1, r1, rrx
  402ada:	f102 0201 	add.w	r2, r2, #1
  402ade:	2afe      	cmp	r2, #254	; 0xfe
  402ae0:	d251      	bcs.n	402b86 <__addsf3+0x136>
  402ae2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402ae6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402aea:	bf08      	it	eq
  402aec:	f020 0001 	biceq.w	r0, r0, #1
  402af0:	ea40 0003 	orr.w	r0, r0, r3
  402af4:	4770      	bx	lr
  402af6:	0049      	lsls	r1, r1, #1
  402af8:	eb40 0000 	adc.w	r0, r0, r0
  402afc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402b00:	f1a2 0201 	sub.w	r2, r2, #1
  402b04:	d1ed      	bne.n	402ae2 <__addsf3+0x92>
  402b06:	fab0 fc80 	clz	ip, r0
  402b0a:	f1ac 0c08 	sub.w	ip, ip, #8
  402b0e:	ebb2 020c 	subs.w	r2, r2, ip
  402b12:	fa00 f00c 	lsl.w	r0, r0, ip
  402b16:	bfaa      	itet	ge
  402b18:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402b1c:	4252      	neglt	r2, r2
  402b1e:	4318      	orrge	r0, r3
  402b20:	bfbc      	itt	lt
  402b22:	40d0      	lsrlt	r0, r2
  402b24:	4318      	orrlt	r0, r3
  402b26:	4770      	bx	lr
  402b28:	f092 0f00 	teq	r2, #0
  402b2c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402b30:	bf06      	itte	eq
  402b32:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402b36:	3201      	addeq	r2, #1
  402b38:	3b01      	subne	r3, #1
  402b3a:	e7b5      	b.n	402aa8 <__addsf3+0x58>
  402b3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402b40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402b44:	bf18      	it	ne
  402b46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402b4a:	d021      	beq.n	402b90 <__addsf3+0x140>
  402b4c:	ea92 0f03 	teq	r2, r3
  402b50:	d004      	beq.n	402b5c <__addsf3+0x10c>
  402b52:	f092 0f00 	teq	r2, #0
  402b56:	bf08      	it	eq
  402b58:	4608      	moveq	r0, r1
  402b5a:	4770      	bx	lr
  402b5c:	ea90 0f01 	teq	r0, r1
  402b60:	bf1c      	itt	ne
  402b62:	2000      	movne	r0, #0
  402b64:	4770      	bxne	lr
  402b66:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402b6a:	d104      	bne.n	402b76 <__addsf3+0x126>
  402b6c:	0040      	lsls	r0, r0, #1
  402b6e:	bf28      	it	cs
  402b70:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402b74:	4770      	bx	lr
  402b76:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402b7a:	bf3c      	itt	cc
  402b7c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402b80:	4770      	bxcc	lr
  402b82:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402b86:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402b8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402b8e:	4770      	bx	lr
  402b90:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402b94:	bf16      	itet	ne
  402b96:	4608      	movne	r0, r1
  402b98:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402b9c:	4601      	movne	r1, r0
  402b9e:	0242      	lsls	r2, r0, #9
  402ba0:	bf06      	itte	eq
  402ba2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402ba6:	ea90 0f01 	teqeq	r0, r1
  402baa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402bae:	4770      	bx	lr

00402bb0 <__aeabi_ui2f>:
  402bb0:	f04f 0300 	mov.w	r3, #0
  402bb4:	e004      	b.n	402bc0 <__aeabi_i2f+0x8>
  402bb6:	bf00      	nop

00402bb8 <__aeabi_i2f>:
  402bb8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402bbc:	bf48      	it	mi
  402bbe:	4240      	negmi	r0, r0
  402bc0:	ea5f 0c00 	movs.w	ip, r0
  402bc4:	bf08      	it	eq
  402bc6:	4770      	bxeq	lr
  402bc8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402bcc:	4601      	mov	r1, r0
  402bce:	f04f 0000 	mov.w	r0, #0
  402bd2:	e01c      	b.n	402c0e <__aeabi_l2f+0x2a>

00402bd4 <__aeabi_ul2f>:
  402bd4:	ea50 0201 	orrs.w	r2, r0, r1
  402bd8:	bf08      	it	eq
  402bda:	4770      	bxeq	lr
  402bdc:	f04f 0300 	mov.w	r3, #0
  402be0:	e00a      	b.n	402bf8 <__aeabi_l2f+0x14>
  402be2:	bf00      	nop

00402be4 <__aeabi_l2f>:
  402be4:	ea50 0201 	orrs.w	r2, r0, r1
  402be8:	bf08      	it	eq
  402bea:	4770      	bxeq	lr
  402bec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402bf0:	d502      	bpl.n	402bf8 <__aeabi_l2f+0x14>
  402bf2:	4240      	negs	r0, r0
  402bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402bf8:	ea5f 0c01 	movs.w	ip, r1
  402bfc:	bf02      	ittt	eq
  402bfe:	4684      	moveq	ip, r0
  402c00:	4601      	moveq	r1, r0
  402c02:	2000      	moveq	r0, #0
  402c04:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402c08:	bf08      	it	eq
  402c0a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402c0e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402c12:	fabc f28c 	clz	r2, ip
  402c16:	3a08      	subs	r2, #8
  402c18:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402c1c:	db10      	blt.n	402c40 <__aeabi_l2f+0x5c>
  402c1e:	fa01 fc02 	lsl.w	ip, r1, r2
  402c22:	4463      	add	r3, ip
  402c24:	fa00 fc02 	lsl.w	ip, r0, r2
  402c28:	f1c2 0220 	rsb	r2, r2, #32
  402c2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402c30:	fa20 f202 	lsr.w	r2, r0, r2
  402c34:	eb43 0002 	adc.w	r0, r3, r2
  402c38:	bf08      	it	eq
  402c3a:	f020 0001 	biceq.w	r0, r0, #1
  402c3e:	4770      	bx	lr
  402c40:	f102 0220 	add.w	r2, r2, #32
  402c44:	fa01 fc02 	lsl.w	ip, r1, r2
  402c48:	f1c2 0220 	rsb	r2, r2, #32
  402c4c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402c50:	fa21 f202 	lsr.w	r2, r1, r2
  402c54:	eb43 0002 	adc.w	r0, r3, r2
  402c58:	bf08      	it	eq
  402c5a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402c5e:	4770      	bx	lr

00402c60 <__aeabi_fmul>:
  402c60:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402c64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402c68:	bf1e      	ittt	ne
  402c6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402c6e:	ea92 0f0c 	teqne	r2, ip
  402c72:	ea93 0f0c 	teqne	r3, ip
  402c76:	d06f      	beq.n	402d58 <__aeabi_fmul+0xf8>
  402c78:	441a      	add	r2, r3
  402c7a:	ea80 0c01 	eor.w	ip, r0, r1
  402c7e:	0240      	lsls	r0, r0, #9
  402c80:	bf18      	it	ne
  402c82:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402c86:	d01e      	beq.n	402cc6 <__aeabi_fmul+0x66>
  402c88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402c8c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402c90:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402c94:	fba0 3101 	umull	r3, r1, r0, r1
  402c98:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402c9c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402ca0:	bf3e      	ittt	cc
  402ca2:	0049      	lslcc	r1, r1, #1
  402ca4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402ca8:	005b      	lslcc	r3, r3, #1
  402caa:	ea40 0001 	orr.w	r0, r0, r1
  402cae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402cb2:	2afd      	cmp	r2, #253	; 0xfd
  402cb4:	d81d      	bhi.n	402cf2 <__aeabi_fmul+0x92>
  402cb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402cba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402cbe:	bf08      	it	eq
  402cc0:	f020 0001 	biceq.w	r0, r0, #1
  402cc4:	4770      	bx	lr
  402cc6:	f090 0f00 	teq	r0, #0
  402cca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402cce:	bf08      	it	eq
  402cd0:	0249      	lsleq	r1, r1, #9
  402cd2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402cd6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402cda:	3a7f      	subs	r2, #127	; 0x7f
  402cdc:	bfc2      	ittt	gt
  402cde:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402ce2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402ce6:	4770      	bxgt	lr
  402ce8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402cec:	f04f 0300 	mov.w	r3, #0
  402cf0:	3a01      	subs	r2, #1
  402cf2:	dc5d      	bgt.n	402db0 <__aeabi_fmul+0x150>
  402cf4:	f112 0f19 	cmn.w	r2, #25
  402cf8:	bfdc      	itt	le
  402cfa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402cfe:	4770      	bxle	lr
  402d00:	f1c2 0200 	rsb	r2, r2, #0
  402d04:	0041      	lsls	r1, r0, #1
  402d06:	fa21 f102 	lsr.w	r1, r1, r2
  402d0a:	f1c2 0220 	rsb	r2, r2, #32
  402d0e:	fa00 fc02 	lsl.w	ip, r0, r2
  402d12:	ea5f 0031 	movs.w	r0, r1, rrx
  402d16:	f140 0000 	adc.w	r0, r0, #0
  402d1a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402d1e:	bf08      	it	eq
  402d20:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402d24:	4770      	bx	lr
  402d26:	f092 0f00 	teq	r2, #0
  402d2a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402d2e:	bf02      	ittt	eq
  402d30:	0040      	lsleq	r0, r0, #1
  402d32:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402d36:	3a01      	subeq	r2, #1
  402d38:	d0f9      	beq.n	402d2e <__aeabi_fmul+0xce>
  402d3a:	ea40 000c 	orr.w	r0, r0, ip
  402d3e:	f093 0f00 	teq	r3, #0
  402d42:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402d46:	bf02      	ittt	eq
  402d48:	0049      	lsleq	r1, r1, #1
  402d4a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402d4e:	3b01      	subeq	r3, #1
  402d50:	d0f9      	beq.n	402d46 <__aeabi_fmul+0xe6>
  402d52:	ea41 010c 	orr.w	r1, r1, ip
  402d56:	e78f      	b.n	402c78 <__aeabi_fmul+0x18>
  402d58:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402d5c:	ea92 0f0c 	teq	r2, ip
  402d60:	bf18      	it	ne
  402d62:	ea93 0f0c 	teqne	r3, ip
  402d66:	d00a      	beq.n	402d7e <__aeabi_fmul+0x11e>
  402d68:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402d6c:	bf18      	it	ne
  402d6e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402d72:	d1d8      	bne.n	402d26 <__aeabi_fmul+0xc6>
  402d74:	ea80 0001 	eor.w	r0, r0, r1
  402d78:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402d7c:	4770      	bx	lr
  402d7e:	f090 0f00 	teq	r0, #0
  402d82:	bf17      	itett	ne
  402d84:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402d88:	4608      	moveq	r0, r1
  402d8a:	f091 0f00 	teqne	r1, #0
  402d8e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402d92:	d014      	beq.n	402dbe <__aeabi_fmul+0x15e>
  402d94:	ea92 0f0c 	teq	r2, ip
  402d98:	d101      	bne.n	402d9e <__aeabi_fmul+0x13e>
  402d9a:	0242      	lsls	r2, r0, #9
  402d9c:	d10f      	bne.n	402dbe <__aeabi_fmul+0x15e>
  402d9e:	ea93 0f0c 	teq	r3, ip
  402da2:	d103      	bne.n	402dac <__aeabi_fmul+0x14c>
  402da4:	024b      	lsls	r3, r1, #9
  402da6:	bf18      	it	ne
  402da8:	4608      	movne	r0, r1
  402daa:	d108      	bne.n	402dbe <__aeabi_fmul+0x15e>
  402dac:	ea80 0001 	eor.w	r0, r0, r1
  402db0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402db4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402db8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402dbc:	4770      	bx	lr
  402dbe:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402dc2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402dc6:	4770      	bx	lr

00402dc8 <__aeabi_fdiv>:
  402dc8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402dcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402dd0:	bf1e      	ittt	ne
  402dd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402dd6:	ea92 0f0c 	teqne	r2, ip
  402dda:	ea93 0f0c 	teqne	r3, ip
  402dde:	d069      	beq.n	402eb4 <__aeabi_fdiv+0xec>
  402de0:	eba2 0203 	sub.w	r2, r2, r3
  402de4:	ea80 0c01 	eor.w	ip, r0, r1
  402de8:	0249      	lsls	r1, r1, #9
  402dea:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402dee:	d037      	beq.n	402e60 <__aeabi_fdiv+0x98>
  402df0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402df4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402df8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402dfc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402e00:	428b      	cmp	r3, r1
  402e02:	bf38      	it	cc
  402e04:	005b      	lslcc	r3, r3, #1
  402e06:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402e0a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402e0e:	428b      	cmp	r3, r1
  402e10:	bf24      	itt	cs
  402e12:	1a5b      	subcs	r3, r3, r1
  402e14:	ea40 000c 	orrcs.w	r0, r0, ip
  402e18:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402e1c:	bf24      	itt	cs
  402e1e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402e22:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402e26:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402e2a:	bf24      	itt	cs
  402e2c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402e30:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402e34:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402e38:	bf24      	itt	cs
  402e3a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402e3e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402e42:	011b      	lsls	r3, r3, #4
  402e44:	bf18      	it	ne
  402e46:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402e4a:	d1e0      	bne.n	402e0e <__aeabi_fdiv+0x46>
  402e4c:	2afd      	cmp	r2, #253	; 0xfd
  402e4e:	f63f af50 	bhi.w	402cf2 <__aeabi_fmul+0x92>
  402e52:	428b      	cmp	r3, r1
  402e54:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402e58:	bf08      	it	eq
  402e5a:	f020 0001 	biceq.w	r0, r0, #1
  402e5e:	4770      	bx	lr
  402e60:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402e64:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402e68:	327f      	adds	r2, #127	; 0x7f
  402e6a:	bfc2      	ittt	gt
  402e6c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402e70:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402e74:	4770      	bxgt	lr
  402e76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e7a:	f04f 0300 	mov.w	r3, #0
  402e7e:	3a01      	subs	r2, #1
  402e80:	e737      	b.n	402cf2 <__aeabi_fmul+0x92>
  402e82:	f092 0f00 	teq	r2, #0
  402e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402e8a:	bf02      	ittt	eq
  402e8c:	0040      	lsleq	r0, r0, #1
  402e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402e92:	3a01      	subeq	r2, #1
  402e94:	d0f9      	beq.n	402e8a <__aeabi_fdiv+0xc2>
  402e96:	ea40 000c 	orr.w	r0, r0, ip
  402e9a:	f093 0f00 	teq	r3, #0
  402e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402ea2:	bf02      	ittt	eq
  402ea4:	0049      	lsleq	r1, r1, #1
  402ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402eaa:	3b01      	subeq	r3, #1
  402eac:	d0f9      	beq.n	402ea2 <__aeabi_fdiv+0xda>
  402eae:	ea41 010c 	orr.w	r1, r1, ip
  402eb2:	e795      	b.n	402de0 <__aeabi_fdiv+0x18>
  402eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402eb8:	ea92 0f0c 	teq	r2, ip
  402ebc:	d108      	bne.n	402ed0 <__aeabi_fdiv+0x108>
  402ebe:	0242      	lsls	r2, r0, #9
  402ec0:	f47f af7d 	bne.w	402dbe <__aeabi_fmul+0x15e>
  402ec4:	ea93 0f0c 	teq	r3, ip
  402ec8:	f47f af70 	bne.w	402dac <__aeabi_fmul+0x14c>
  402ecc:	4608      	mov	r0, r1
  402ece:	e776      	b.n	402dbe <__aeabi_fmul+0x15e>
  402ed0:	ea93 0f0c 	teq	r3, ip
  402ed4:	d104      	bne.n	402ee0 <__aeabi_fdiv+0x118>
  402ed6:	024b      	lsls	r3, r1, #9
  402ed8:	f43f af4c 	beq.w	402d74 <__aeabi_fmul+0x114>
  402edc:	4608      	mov	r0, r1
  402ede:	e76e      	b.n	402dbe <__aeabi_fmul+0x15e>
  402ee0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402ee4:	bf18      	it	ne
  402ee6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402eea:	d1ca      	bne.n	402e82 <__aeabi_fdiv+0xba>
  402eec:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402ef0:	f47f af5c 	bne.w	402dac <__aeabi_fmul+0x14c>
  402ef4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402ef8:	f47f af3c 	bne.w	402d74 <__aeabi_fmul+0x114>
  402efc:	e75f      	b.n	402dbe <__aeabi_fmul+0x15e>
  402efe:	bf00      	nop

00402f00 <__gesf2>:
  402f00:	f04f 3cff 	mov.w	ip, #4294967295
  402f04:	e006      	b.n	402f14 <__cmpsf2+0x4>
  402f06:	bf00      	nop

00402f08 <__lesf2>:
  402f08:	f04f 0c01 	mov.w	ip, #1
  402f0c:	e002      	b.n	402f14 <__cmpsf2+0x4>
  402f0e:	bf00      	nop

00402f10 <__cmpsf2>:
  402f10:	f04f 0c01 	mov.w	ip, #1
  402f14:	f84d cd04 	str.w	ip, [sp, #-4]!
  402f18:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402f1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402f20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f24:	bf18      	it	ne
  402f26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f2a:	d011      	beq.n	402f50 <__cmpsf2+0x40>
  402f2c:	b001      	add	sp, #4
  402f2e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402f32:	bf18      	it	ne
  402f34:	ea90 0f01 	teqne	r0, r1
  402f38:	bf58      	it	pl
  402f3a:	ebb2 0003 	subspl.w	r0, r2, r3
  402f3e:	bf88      	it	hi
  402f40:	17c8      	asrhi	r0, r1, #31
  402f42:	bf38      	it	cc
  402f44:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402f48:	bf18      	it	ne
  402f4a:	f040 0001 	orrne.w	r0, r0, #1
  402f4e:	4770      	bx	lr
  402f50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f54:	d102      	bne.n	402f5c <__cmpsf2+0x4c>
  402f56:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402f5a:	d105      	bne.n	402f68 <__cmpsf2+0x58>
  402f5c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402f60:	d1e4      	bne.n	402f2c <__cmpsf2+0x1c>
  402f62:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402f66:	d0e1      	beq.n	402f2c <__cmpsf2+0x1c>
  402f68:	f85d 0b04 	ldr.w	r0, [sp], #4
  402f6c:	4770      	bx	lr
  402f6e:	bf00      	nop

00402f70 <__aeabi_cfrcmple>:
  402f70:	4684      	mov	ip, r0
  402f72:	4608      	mov	r0, r1
  402f74:	4661      	mov	r1, ip
  402f76:	e7ff      	b.n	402f78 <__aeabi_cfcmpeq>

00402f78 <__aeabi_cfcmpeq>:
  402f78:	b50f      	push	{r0, r1, r2, r3, lr}
  402f7a:	f7ff ffc9 	bl	402f10 <__cmpsf2>
  402f7e:	2800      	cmp	r0, #0
  402f80:	bf48      	it	mi
  402f82:	f110 0f00 	cmnmi.w	r0, #0
  402f86:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402f88 <__aeabi_fcmpeq>:
  402f88:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f8c:	f7ff fff4 	bl	402f78 <__aeabi_cfcmpeq>
  402f90:	bf0c      	ite	eq
  402f92:	2001      	moveq	r0, #1
  402f94:	2000      	movne	r0, #0
  402f96:	f85d fb08 	ldr.w	pc, [sp], #8
  402f9a:	bf00      	nop

00402f9c <__aeabi_fcmplt>:
  402f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fa0:	f7ff ffea 	bl	402f78 <__aeabi_cfcmpeq>
  402fa4:	bf34      	ite	cc
  402fa6:	2001      	movcc	r0, #1
  402fa8:	2000      	movcs	r0, #0
  402faa:	f85d fb08 	ldr.w	pc, [sp], #8
  402fae:	bf00      	nop

00402fb0 <__aeabi_fcmple>:
  402fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fb4:	f7ff ffe0 	bl	402f78 <__aeabi_cfcmpeq>
  402fb8:	bf94      	ite	ls
  402fba:	2001      	movls	r0, #1
  402fbc:	2000      	movhi	r0, #0
  402fbe:	f85d fb08 	ldr.w	pc, [sp], #8
  402fc2:	bf00      	nop

00402fc4 <__aeabi_fcmpge>:
  402fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fc8:	f7ff ffd2 	bl	402f70 <__aeabi_cfrcmple>
  402fcc:	bf94      	ite	ls
  402fce:	2001      	movls	r0, #1
  402fd0:	2000      	movhi	r0, #0
  402fd2:	f85d fb08 	ldr.w	pc, [sp], #8
  402fd6:	bf00      	nop

00402fd8 <__aeabi_fcmpgt>:
  402fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402fdc:	f7ff ffc8 	bl	402f70 <__aeabi_cfrcmple>
  402fe0:	bf34      	ite	cc
  402fe2:	2001      	movcc	r0, #1
  402fe4:	2000      	movcs	r0, #0
  402fe6:	f85d fb08 	ldr.w	pc, [sp], #8
  402fea:	bf00      	nop

00402fec <__aeabi_f2uiz>:
  402fec:	0042      	lsls	r2, r0, #1
  402fee:	d20e      	bcs.n	40300e <__aeabi_f2uiz+0x22>
  402ff0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  402ff4:	d30b      	bcc.n	40300e <__aeabi_f2uiz+0x22>
  402ff6:	f04f 039e 	mov.w	r3, #158	; 0x9e
  402ffa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  402ffe:	d409      	bmi.n	403014 <__aeabi_f2uiz+0x28>
  403000:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403004:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403008:	fa23 f002 	lsr.w	r0, r3, r2
  40300c:	4770      	bx	lr
  40300e:	f04f 0000 	mov.w	r0, #0
  403012:	4770      	bx	lr
  403014:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403018:	d101      	bne.n	40301e <__aeabi_f2uiz+0x32>
  40301a:	0242      	lsls	r2, r0, #9
  40301c:	d102      	bne.n	403024 <__aeabi_f2uiz+0x38>
  40301e:	f04f 30ff 	mov.w	r0, #4294967295
  403022:	4770      	bx	lr
  403024:	f04f 0000 	mov.w	r0, #0
  403028:	4770      	bx	lr
  40302a:	bf00      	nop

0040302c <atoff>:
  40302c:	2100      	movs	r1, #0
  40302e:	f001 b90b 	b.w	404248 <strtof>
  403032:	bf00      	nop

00403034 <__errno>:
  403034:	4b01      	ldr	r3, [pc, #4]	; (40303c <__errno+0x8>)
  403036:	6818      	ldr	r0, [r3, #0]
  403038:	4770      	bx	lr
  40303a:	bf00      	nop
  40303c:	20000520 	.word	0x20000520

00403040 <__libc_init_array>:
  403040:	b570      	push	{r4, r5, r6, lr}
  403042:	4e0f      	ldr	r6, [pc, #60]	; (403080 <__libc_init_array+0x40>)
  403044:	4d0f      	ldr	r5, [pc, #60]	; (403084 <__libc_init_array+0x44>)
  403046:	1b76      	subs	r6, r6, r5
  403048:	10b6      	asrs	r6, r6, #2
  40304a:	d007      	beq.n	40305c <__libc_init_array+0x1c>
  40304c:	3d04      	subs	r5, #4
  40304e:	2400      	movs	r4, #0
  403050:	3401      	adds	r4, #1
  403052:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403056:	4798      	blx	r3
  403058:	42a6      	cmp	r6, r4
  40305a:	d1f9      	bne.n	403050 <__libc_init_array+0x10>
  40305c:	4e0a      	ldr	r6, [pc, #40]	; (403088 <__libc_init_array+0x48>)
  40305e:	4d0b      	ldr	r5, [pc, #44]	; (40308c <__libc_init_array+0x4c>)
  403060:	f007 fdbc 	bl	40abdc <_init>
  403064:	1b76      	subs	r6, r6, r5
  403066:	10b6      	asrs	r6, r6, #2
  403068:	d008      	beq.n	40307c <__libc_init_array+0x3c>
  40306a:	3d04      	subs	r5, #4
  40306c:	2400      	movs	r4, #0
  40306e:	3401      	adds	r4, #1
  403070:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403074:	4798      	blx	r3
  403076:	42a6      	cmp	r6, r4
  403078:	d1f9      	bne.n	40306e <__libc_init_array+0x2e>
  40307a:	bd70      	pop	{r4, r5, r6, pc}
  40307c:	bd70      	pop	{r4, r5, r6, pc}
  40307e:	bf00      	nop
  403080:	0040abe8 	.word	0x0040abe8
  403084:	0040abe8 	.word	0x0040abe8
  403088:	0040abf0 	.word	0x0040abf0
  40308c:	0040abe8 	.word	0x0040abe8

00403090 <iprintf>:
  403090:	b40f      	push	{r0, r1, r2, r3}
  403092:	b510      	push	{r4, lr}
  403094:	4b07      	ldr	r3, [pc, #28]	; (4030b4 <iprintf+0x24>)
  403096:	b082      	sub	sp, #8
  403098:	ac04      	add	r4, sp, #16
  40309a:	f854 2b04 	ldr.w	r2, [r4], #4
  40309e:	6818      	ldr	r0, [r3, #0]
  4030a0:	4623      	mov	r3, r4
  4030a2:	6881      	ldr	r1, [r0, #8]
  4030a4:	9401      	str	r4, [sp, #4]
  4030a6:	f002 fb93 	bl	4057d0 <_vfiprintf_r>
  4030aa:	b002      	add	sp, #8
  4030ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4030b0:	b004      	add	sp, #16
  4030b2:	4770      	bx	lr
  4030b4:	20000520 	.word	0x20000520

004030b8 <memset>:
  4030b8:	b4f0      	push	{r4, r5, r6, r7}
  4030ba:	0784      	lsls	r4, r0, #30
  4030bc:	d043      	beq.n	403146 <memset+0x8e>
  4030be:	1e54      	subs	r4, r2, #1
  4030c0:	2a00      	cmp	r2, #0
  4030c2:	d03e      	beq.n	403142 <memset+0x8a>
  4030c4:	b2cd      	uxtb	r5, r1
  4030c6:	4603      	mov	r3, r0
  4030c8:	e003      	b.n	4030d2 <memset+0x1a>
  4030ca:	1e62      	subs	r2, r4, #1
  4030cc:	2c00      	cmp	r4, #0
  4030ce:	d038      	beq.n	403142 <memset+0x8a>
  4030d0:	4614      	mov	r4, r2
  4030d2:	f803 5b01 	strb.w	r5, [r3], #1
  4030d6:	079a      	lsls	r2, r3, #30
  4030d8:	d1f7      	bne.n	4030ca <memset+0x12>
  4030da:	2c03      	cmp	r4, #3
  4030dc:	d92a      	bls.n	403134 <memset+0x7c>
  4030de:	b2cd      	uxtb	r5, r1
  4030e0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4030e4:	2c0f      	cmp	r4, #15
  4030e6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4030ea:	d915      	bls.n	403118 <memset+0x60>
  4030ec:	f1a4 0710 	sub.w	r7, r4, #16
  4030f0:	093f      	lsrs	r7, r7, #4
  4030f2:	f103 0610 	add.w	r6, r3, #16
  4030f6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  4030fa:	461a      	mov	r2, r3
  4030fc:	6015      	str	r5, [r2, #0]
  4030fe:	6055      	str	r5, [r2, #4]
  403100:	6095      	str	r5, [r2, #8]
  403102:	60d5      	str	r5, [r2, #12]
  403104:	3210      	adds	r2, #16
  403106:	42b2      	cmp	r2, r6
  403108:	d1f8      	bne.n	4030fc <memset+0x44>
  40310a:	f004 040f 	and.w	r4, r4, #15
  40310e:	3701      	adds	r7, #1
  403110:	2c03      	cmp	r4, #3
  403112:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  403116:	d90d      	bls.n	403134 <memset+0x7c>
  403118:	461e      	mov	r6, r3
  40311a:	4622      	mov	r2, r4
  40311c:	3a04      	subs	r2, #4
  40311e:	2a03      	cmp	r2, #3
  403120:	f846 5b04 	str.w	r5, [r6], #4
  403124:	d8fa      	bhi.n	40311c <memset+0x64>
  403126:	1f22      	subs	r2, r4, #4
  403128:	f022 0203 	bic.w	r2, r2, #3
  40312c:	3204      	adds	r2, #4
  40312e:	4413      	add	r3, r2
  403130:	f004 0403 	and.w	r4, r4, #3
  403134:	b12c      	cbz	r4, 403142 <memset+0x8a>
  403136:	b2c9      	uxtb	r1, r1
  403138:	441c      	add	r4, r3
  40313a:	f803 1b01 	strb.w	r1, [r3], #1
  40313e:	42a3      	cmp	r3, r4
  403140:	d1fb      	bne.n	40313a <memset+0x82>
  403142:	bcf0      	pop	{r4, r5, r6, r7}
  403144:	4770      	bx	lr
  403146:	4614      	mov	r4, r2
  403148:	4603      	mov	r3, r0
  40314a:	e7c6      	b.n	4030da <memset+0x22>

0040314c <setbuf>:
  40314c:	2900      	cmp	r1, #0
  40314e:	bf0c      	ite	eq
  403150:	2202      	moveq	r2, #2
  403152:	2200      	movne	r2, #0
  403154:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403158:	f000 b800 	b.w	40315c <setvbuf>

0040315c <setvbuf>:
  40315c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403160:	4d3c      	ldr	r5, [pc, #240]	; (403254 <setvbuf+0xf8>)
  403162:	4604      	mov	r4, r0
  403164:	682d      	ldr	r5, [r5, #0]
  403166:	4688      	mov	r8, r1
  403168:	4616      	mov	r6, r2
  40316a:	461f      	mov	r7, r3
  40316c:	b115      	cbz	r5, 403174 <setvbuf+0x18>
  40316e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403170:	2b00      	cmp	r3, #0
  403172:	d04f      	beq.n	403214 <setvbuf+0xb8>
  403174:	2e02      	cmp	r6, #2
  403176:	d830      	bhi.n	4031da <setvbuf+0x7e>
  403178:	2f00      	cmp	r7, #0
  40317a:	db2e      	blt.n	4031da <setvbuf+0x7e>
  40317c:	4628      	mov	r0, r5
  40317e:	4621      	mov	r1, r4
  403180:	f004 fa5a 	bl	407638 <_fflush_r>
  403184:	89a3      	ldrh	r3, [r4, #12]
  403186:	2200      	movs	r2, #0
  403188:	6062      	str	r2, [r4, #4]
  40318a:	61a2      	str	r2, [r4, #24]
  40318c:	061a      	lsls	r2, r3, #24
  40318e:	d428      	bmi.n	4031e2 <setvbuf+0x86>
  403190:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403194:	b29b      	uxth	r3, r3
  403196:	2e02      	cmp	r6, #2
  403198:	81a3      	strh	r3, [r4, #12]
  40319a:	d02d      	beq.n	4031f8 <setvbuf+0x9c>
  40319c:	f1b8 0f00 	cmp.w	r8, #0
  4031a0:	d03c      	beq.n	40321c <setvbuf+0xc0>
  4031a2:	2e01      	cmp	r6, #1
  4031a4:	d013      	beq.n	4031ce <setvbuf+0x72>
  4031a6:	b29b      	uxth	r3, r3
  4031a8:	f003 0008 	and.w	r0, r3, #8
  4031ac:	4a2a      	ldr	r2, [pc, #168]	; (403258 <setvbuf+0xfc>)
  4031ae:	b280      	uxth	r0, r0
  4031b0:	63ea      	str	r2, [r5, #60]	; 0x3c
  4031b2:	f8c4 8000 	str.w	r8, [r4]
  4031b6:	f8c4 8010 	str.w	r8, [r4, #16]
  4031ba:	6167      	str	r7, [r4, #20]
  4031bc:	b178      	cbz	r0, 4031de <setvbuf+0x82>
  4031be:	f013 0f03 	tst.w	r3, #3
  4031c2:	bf18      	it	ne
  4031c4:	2700      	movne	r7, #0
  4031c6:	60a7      	str	r7, [r4, #8]
  4031c8:	2000      	movs	r0, #0
  4031ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4031ce:	f043 0301 	orr.w	r3, r3, #1
  4031d2:	427a      	negs	r2, r7
  4031d4:	81a3      	strh	r3, [r4, #12]
  4031d6:	61a2      	str	r2, [r4, #24]
  4031d8:	e7e5      	b.n	4031a6 <setvbuf+0x4a>
  4031da:	f04f 30ff 	mov.w	r0, #4294967295
  4031de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4031e2:	4628      	mov	r0, r5
  4031e4:	6921      	ldr	r1, [r4, #16]
  4031e6:	f004 fb87 	bl	4078f8 <_free_r>
  4031ea:	89a3      	ldrh	r3, [r4, #12]
  4031ec:	2e02      	cmp	r6, #2
  4031ee:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4031f2:	b29b      	uxth	r3, r3
  4031f4:	81a3      	strh	r3, [r4, #12]
  4031f6:	d1d1      	bne.n	40319c <setvbuf+0x40>
  4031f8:	2000      	movs	r0, #0
  4031fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4031fe:	f043 0302 	orr.w	r3, r3, #2
  403202:	2500      	movs	r5, #0
  403204:	2101      	movs	r1, #1
  403206:	81a3      	strh	r3, [r4, #12]
  403208:	60a5      	str	r5, [r4, #8]
  40320a:	6022      	str	r2, [r4, #0]
  40320c:	6122      	str	r2, [r4, #16]
  40320e:	6161      	str	r1, [r4, #20]
  403210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403214:	4628      	mov	r0, r5
  403216:	f004 fa2b 	bl	407670 <__sinit>
  40321a:	e7ab      	b.n	403174 <setvbuf+0x18>
  40321c:	2f00      	cmp	r7, #0
  40321e:	bf08      	it	eq
  403220:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403224:	4638      	mov	r0, r7
  403226:	f005 fa11 	bl	40864c <malloc>
  40322a:	4680      	mov	r8, r0
  40322c:	b128      	cbz	r0, 40323a <setvbuf+0xde>
  40322e:	89a3      	ldrh	r3, [r4, #12]
  403230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403234:	b29b      	uxth	r3, r3
  403236:	81a3      	strh	r3, [r4, #12]
  403238:	e7b3      	b.n	4031a2 <setvbuf+0x46>
  40323a:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40323e:	f005 fa05 	bl	40864c <malloc>
  403242:	4680      	mov	r8, r0
  403244:	b918      	cbnz	r0, 40324e <setvbuf+0xf2>
  403246:	89a3      	ldrh	r3, [r4, #12]
  403248:	f04f 30ff 	mov.w	r0, #4294967295
  40324c:	e7d5      	b.n	4031fa <setvbuf+0x9e>
  40324e:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403252:	e7ec      	b.n	40322e <setvbuf+0xd2>
  403254:	20000520 	.word	0x20000520
  403258:	00407665 	.word	0x00407665

0040325c <snprintf>:
  40325c:	b40c      	push	{r2, r3}
  40325e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403260:	4b17      	ldr	r3, [pc, #92]	; (4032c0 <snprintf+0x64>)
  403262:	1e0c      	subs	r4, r1, #0
  403264:	b09d      	sub	sp, #116	; 0x74
  403266:	681f      	ldr	r7, [r3, #0]
  403268:	db24      	blt.n	4032b4 <snprintf+0x58>
  40326a:	f44f 7302 	mov.w	r3, #520	; 0x208
  40326e:	ad23      	add	r5, sp, #140	; 0x8c
  403270:	bf14      	ite	ne
  403272:	f104 36ff 	addne.w	r6, r4, #4294967295
  403276:	4626      	moveq	r6, r4
  403278:	9002      	str	r0, [sp, #8]
  40327a:	9006      	str	r0, [sp, #24]
  40327c:	f8ad 3014 	strh.w	r3, [sp, #20]
  403280:	f64f 7eff 	movw	lr, #65535	; 0xffff
  403284:	462b      	mov	r3, r5
  403286:	4638      	mov	r0, r7
  403288:	a902      	add	r1, sp, #8
  40328a:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40328c:	9604      	str	r6, [sp, #16]
  40328e:	9607      	str	r6, [sp, #28]
  403290:	9501      	str	r5, [sp, #4]
  403292:	f8ad e016 	strh.w	lr, [sp, #22]
  403296:	f000 ffef 	bl	404278 <_svfprintf_r>
  40329a:	1c43      	adds	r3, r0, #1
  40329c:	bfbc      	itt	lt
  40329e:	238b      	movlt	r3, #139	; 0x8b
  4032a0:	603b      	strlt	r3, [r7, #0]
  4032a2:	b114      	cbz	r4, 4032aa <snprintf+0x4e>
  4032a4:	9b02      	ldr	r3, [sp, #8]
  4032a6:	2200      	movs	r2, #0
  4032a8:	701a      	strb	r2, [r3, #0]
  4032aa:	b01d      	add	sp, #116	; 0x74
  4032ac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4032b0:	b002      	add	sp, #8
  4032b2:	4770      	bx	lr
  4032b4:	238b      	movs	r3, #139	; 0x8b
  4032b6:	603b      	str	r3, [r7, #0]
  4032b8:	f04f 30ff 	mov.w	r0, #4294967295
  4032bc:	e7f5      	b.n	4032aa <snprintf+0x4e>
  4032be:	bf00      	nop
  4032c0:	20000520 	.word	0x20000520

004032c4 <sulp>:
  4032c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032c8:	460d      	mov	r5, r1
  4032ca:	4690      	mov	r8, r2
  4032cc:	f006 f884 	bl	4093d8 <__ulp>
  4032d0:	4606      	mov	r6, r0
  4032d2:	460f      	mov	r7, r1
  4032d4:	f1b8 0f00 	cmp.w	r8, #0
  4032d8:	d00f      	beq.n	4032fa <sulp+0x36>
  4032da:	f3c5 530a 	ubfx	r3, r5, #20, #11
  4032de:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4032e2:	2b00      	cmp	r3, #0
  4032e4:	dd09      	ble.n	4032fa <sulp+0x36>
  4032e6:	051c      	lsls	r4, r3, #20
  4032e8:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  4032ec:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  4032f0:	2200      	movs	r2, #0
  4032f2:	f7ff f945 	bl	402580 <__aeabi_dmul>
  4032f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032fa:	4630      	mov	r0, r6
  4032fc:	4639      	mov	r1, r7
  4032fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403302:	bf00      	nop
  403304:	0000      	movs	r0, r0
	...

00403308 <_strtod_r>:
  403308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40330c:	b09f      	sub	sp, #124	; 0x7c
  40330e:	460d      	mov	r5, r1
  403310:	9119      	str	r1, [sp, #100]	; 0x64
  403312:	4683      	mov	fp, r0
  403314:	9205      	str	r2, [sp, #20]
  403316:	2000      	movs	r0, #0
  403318:	460a      	mov	r2, r1
  40331a:	2100      	movs	r1, #0
  40331c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403320:	2300      	movs	r3, #0
  403322:	931a      	str	r3, [sp, #104]	; 0x68
  403324:	4616      	mov	r6, r2
  403326:	f812 4b01 	ldrb.w	r4, [r2], #1
  40332a:	2c2d      	cmp	r4, #45	; 0x2d
  40332c:	f200 8158 	bhi.w	4035e0 <_strtod_r+0x2d8>
  403330:	e8df f014 	tbh	[pc, r4, lsl #1]
  403334:	01560039 	.word	0x01560039
  403338:	01560156 	.word	0x01560156
  40333c:	01560156 	.word	0x01560156
  403340:	01560156 	.word	0x01560156
  403344:	007c0156 	.word	0x007c0156
  403348:	007c007c 	.word	0x007c007c
  40334c:	007c007c 	.word	0x007c007c
  403350:	01560156 	.word	0x01560156
  403354:	01560156 	.word	0x01560156
  403358:	01560156 	.word	0x01560156
  40335c:	01560156 	.word	0x01560156
  403360:	01560156 	.word	0x01560156
  403364:	01560156 	.word	0x01560156
  403368:	01560156 	.word	0x01560156
  40336c:	01560156 	.word	0x01560156
  403370:	01560156 	.word	0x01560156
  403374:	0156007c 	.word	0x0156007c
  403378:	01560156 	.word	0x01560156
  40337c:	01560156 	.word	0x01560156
  403380:	01560156 	.word	0x01560156
  403384:	01560156 	.word	0x01560156
  403388:	004d0156 	.word	0x004d0156
  40338c:	007e0156 	.word	0x007e0156
  403390:	2300      	movs	r3, #0
  403392:	2101      	movs	r1, #1
  403394:	469a      	mov	sl, r3
  403396:	910b      	str	r1, [sp, #44]	; 0x2c
  403398:	2800      	cmp	r0, #0
  40339a:	f040 8151 	bne.w	403640 <_strtod_r+0x338>
  40339e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033a0:	2a00      	cmp	r2, #0
  4033a2:	f040 814d 	bne.w	403640 <_strtod_r+0x338>
  4033a6:	2000      	movs	r0, #0
  4033a8:	f04f 0800 	mov.w	r8, #0
  4033ac:	f04f 0900 	mov.w	r9, #0
  4033b0:	9519      	str	r5, [sp, #100]	; 0x64
  4033b2:	9007      	str	r0, [sp, #28]
  4033b4:	9905      	ldr	r1, [sp, #20]
  4033b6:	b109      	cbz	r1, 4033bc <_strtod_r+0xb4>
  4033b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4033ba:	600b      	str	r3, [r1, #0]
  4033bc:	9a07      	ldr	r2, [sp, #28]
  4033be:	2a00      	cmp	r2, #0
  4033c0:	f040 809e 	bne.w	403500 <_strtod_r+0x1f8>
  4033c4:	4640      	mov	r0, r8
  4033c6:	4649      	mov	r1, r9
  4033c8:	b01f      	add	sp, #124	; 0x7c
  4033ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ce:	2300      	movs	r3, #0
  4033d0:	9307      	str	r3, [sp, #28]
  4033d2:	1c73      	adds	r3, r6, #1
  4033d4:	9319      	str	r3, [sp, #100]	; 0x64
  4033d6:	7874      	ldrb	r4, [r6, #1]
  4033d8:	2c00      	cmp	r4, #0
  4033da:	d0e4      	beq.n	4033a6 <_strtod_r+0x9e>
  4033dc:	2c30      	cmp	r4, #48	; 0x30
  4033de:	461e      	mov	r6, r3
  4033e0:	f000 8103 	beq.w	4035ea <_strtod_r+0x2e2>
  4033e4:	2300      	movs	r3, #0
  4033e6:	9606      	str	r6, [sp, #24]
  4033e8:	930a      	str	r3, [sp, #40]	; 0x28
  4033ea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  4033ee:	2700      	movs	r7, #0
  4033f0:	2b09      	cmp	r3, #9
  4033f2:	46b9      	mov	r9, r7
  4033f4:	463e      	mov	r6, r7
  4033f6:	d81e      	bhi.n	403436 <_strtod_r+0x12e>
  4033f8:	9806      	ldr	r0, [sp, #24]
  4033fa:	1c43      	adds	r3, r0, #1
  4033fc:	e00e      	b.n	40341c <_strtod_r+0x114>
  4033fe:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403402:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  403406:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40340a:	9319      	str	r3, [sp, #100]	; 0x64
  40340c:	4698      	mov	r8, r3
  40340e:	f813 4b01 	ldrb.w	r4, [r3], #1
  403412:	3601      	adds	r6, #1
  403414:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403418:	2a09      	cmp	r2, #9
  40341a:	d80e      	bhi.n	40343a <_strtod_r+0x132>
  40341c:	2e08      	cmp	r6, #8
  40341e:	ddee      	ble.n	4033fe <_strtod_r+0xf6>
  403420:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  403424:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  403428:	3f30      	subs	r7, #48	; 0x30
  40342a:	e7ee      	b.n	40340a <_strtod_r+0x102>
  40342c:	9219      	str	r2, [sp, #100]	; 0x64
  40342e:	e779      	b.n	403324 <_strtod_r+0x1c>
  403430:	2201      	movs	r2, #1
  403432:	9207      	str	r2, [sp, #28]
  403434:	e7cd      	b.n	4033d2 <_strtod_r+0xca>
  403436:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40343a:	4658      	mov	r0, fp
  40343c:	f005 f892 	bl	408564 <_localeconv_r>
  403440:	f8d0 a000 	ldr.w	sl, [r0]
  403444:	4658      	mov	r0, fp
  403446:	f005 f88d 	bl	408564 <_localeconv_r>
  40344a:	6800      	ldr	r0, [r0, #0]
  40344c:	f006 fb7a 	bl	409b44 <strlen>
  403450:	4651      	mov	r1, sl
  403452:	4602      	mov	r2, r0
  403454:	4640      	mov	r0, r8
  403456:	f006 fba5 	bl	409ba4 <strncmp>
  40345a:	4680      	mov	r8, r0
  40345c:	2800      	cmp	r0, #0
  40345e:	f000 8146 	beq.w	4036ee <_strtod_r+0x3e6>
  403462:	2000      	movs	r0, #0
  403464:	4603      	mov	r3, r0
  403466:	900b      	str	r0, [sp, #44]	; 0x2c
  403468:	46b2      	mov	sl, r6
  40346a:	f024 0220 	bic.w	r2, r4, #32
  40346e:	2a45      	cmp	r2, #69	; 0x45
  403470:	f000 80e2 	beq.w	403638 <_strtod_r+0x330>
  403474:	2100      	movs	r1, #0
  403476:	f1ba 0f00 	cmp.w	sl, #0
  40347a:	d055      	beq.n	403528 <_strtod_r+0x220>
  40347c:	1acb      	subs	r3, r1, r3
  40347e:	4648      	mov	r0, r9
  403480:	9308      	str	r3, [sp, #32]
  403482:	f7ff f807 	bl	402494 <__aeabi_ui2d>
  403486:	f1ba 0f10 	cmp.w	sl, #16
  40348a:	bfb4      	ite	lt
  40348c:	46d0      	movlt	r8, sl
  40348e:	f04f 0810 	movge.w	r8, #16
  403492:	2e00      	cmp	r6, #0
  403494:	bf08      	it	eq
  403496:	4656      	moveq	r6, sl
  403498:	f1b8 0f09 	cmp.w	r8, #9
  40349c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034a0:	dd13      	ble.n	4034ca <_strtod_r+0x1c2>
  4034a2:	4ba0      	ldr	r3, [pc, #640]	; (403724 <_strtod_r+0x41c>)
  4034a4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4034a8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  4034ac:	f7ff f868 	bl	402580 <__aeabi_dmul>
  4034b0:	4604      	mov	r4, r0
  4034b2:	4638      	mov	r0, r7
  4034b4:	460d      	mov	r5, r1
  4034b6:	f7fe ffed 	bl	402494 <__aeabi_ui2d>
  4034ba:	4602      	mov	r2, r0
  4034bc:	460b      	mov	r3, r1
  4034be:	4620      	mov	r0, r4
  4034c0:	4629      	mov	r1, r5
  4034c2:	f7fe feab 	bl	40221c <__adddf3>
  4034c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034ca:	f1ba 0f0f 	cmp.w	sl, #15
  4034ce:	f300 812b 	bgt.w	403728 <_strtod_r+0x420>
  4034d2:	9908      	ldr	r1, [sp, #32]
  4034d4:	2900      	cmp	r1, #0
  4034d6:	f000 80ac 	beq.w	403632 <_strtod_r+0x32a>
  4034da:	f340 8581 	ble.w	403fe0 <_strtod_r+0xcd8>
  4034de:	9a08      	ldr	r2, [sp, #32]
  4034e0:	2a16      	cmp	r2, #22
  4034e2:	f300 84f1 	bgt.w	403ec8 <_strtod_r+0xbc0>
  4034e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4034ea:	498e      	ldr	r1, [pc, #568]	; (403724 <_strtod_r+0x41c>)
  4034ec:	9808      	ldr	r0, [sp, #32]
  4034ee:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  4034f2:	e9da 0100 	ldrd	r0, r1, [sl]
  4034f6:	f7ff f843 	bl	402580 <__aeabi_dmul>
  4034fa:	4680      	mov	r8, r0
  4034fc:	4689      	mov	r9, r1
  4034fe:	e759      	b.n	4033b4 <_strtod_r+0xac>
  403500:	4640      	mov	r0, r8
  403502:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  403506:	b01f      	add	sp, #124	; 0x7c
  403508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40350c:	4633      	mov	r3, r6
  40350e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403512:	2a08      	cmp	r2, #8
  403514:	f240 833d 	bls.w	403b92 <_strtod_r+0x88a>
  403518:	f024 0220 	bic.w	r2, r4, #32
  40351c:	2a45      	cmp	r2, #69	; 0x45
  40351e:	4618      	mov	r0, r3
  403520:	f43f af36 	beq.w	403390 <_strtod_r+0x88>
  403524:	2101      	movs	r1, #1
  403526:	910b      	str	r1, [sp, #44]	; 0x2c
  403528:	2800      	cmp	r0, #0
  40352a:	d171      	bne.n	403610 <_strtod_r+0x308>
  40352c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40352e:	2b00      	cmp	r3, #0
  403530:	d16e      	bne.n	403610 <_strtod_r+0x308>
  403532:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403534:	2800      	cmp	r0, #0
  403536:	f47f af36 	bne.w	4033a6 <_strtod_r+0x9e>
  40353a:	3c49      	subs	r4, #73	; 0x49
  40353c:	2c25      	cmp	r4, #37	; 0x25
  40353e:	f63f af32 	bhi.w	4033a6 <_strtod_r+0x9e>
  403542:	a101      	add	r1, pc, #4	; (adr r1, 403548 <_strtod_r+0x240>)
  403544:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  403548:	00403c0d 	.word	0x00403c0d
  40354c:	004033a7 	.word	0x004033a7
  403550:	004033a7 	.word	0x004033a7
  403554:	004033a7 	.word	0x004033a7
  403558:	004033a7 	.word	0x004033a7
  40355c:	00403bd5 	.word	0x00403bd5
  403560:	004033a7 	.word	0x004033a7
  403564:	004033a7 	.word	0x004033a7
  403568:	004033a7 	.word	0x004033a7
  40356c:	004033a7 	.word	0x004033a7
  403570:	004033a7 	.word	0x004033a7
  403574:	004033a7 	.word	0x004033a7
  403578:	004033a7 	.word	0x004033a7
  40357c:	004033a7 	.word	0x004033a7
  403580:	004033a7 	.word	0x004033a7
  403584:	004033a7 	.word	0x004033a7
  403588:	004033a7 	.word	0x004033a7
  40358c:	004033a7 	.word	0x004033a7
  403590:	004033a7 	.word	0x004033a7
  403594:	004033a7 	.word	0x004033a7
  403598:	004033a7 	.word	0x004033a7
  40359c:	004033a7 	.word	0x004033a7
  4035a0:	004033a7 	.word	0x004033a7
  4035a4:	004033a7 	.word	0x004033a7
  4035a8:	004033a7 	.word	0x004033a7
  4035ac:	004033a7 	.word	0x004033a7
  4035b0:	004033a7 	.word	0x004033a7
  4035b4:	004033a7 	.word	0x004033a7
  4035b8:	004033a7 	.word	0x004033a7
  4035bc:	004033a7 	.word	0x004033a7
  4035c0:	004033a7 	.word	0x004033a7
  4035c4:	004033a7 	.word	0x004033a7
  4035c8:	00403c0d 	.word	0x00403c0d
  4035cc:	004033a7 	.word	0x004033a7
  4035d0:	004033a7 	.word	0x004033a7
  4035d4:	004033a7 	.word	0x004033a7
  4035d8:	004033a7 	.word	0x004033a7
  4035dc:	00403bd5 	.word	0x00403bd5
  4035e0:	2000      	movs	r0, #0
  4035e2:	2c30      	cmp	r4, #48	; 0x30
  4035e4:	9007      	str	r0, [sp, #28]
  4035e6:	f47f aefd 	bne.w	4033e4 <_strtod_r+0xdc>
  4035ea:	7873      	ldrb	r3, [r6, #1]
  4035ec:	2b58      	cmp	r3, #88	; 0x58
  4035ee:	f000 8337 	beq.w	403c60 <_strtod_r+0x958>
  4035f2:	2b78      	cmp	r3, #120	; 0x78
  4035f4:	f000 8334 	beq.w	403c60 <_strtod_r+0x958>
  4035f8:	3601      	adds	r6, #1
  4035fa:	9619      	str	r6, [sp, #100]	; 0x64
  4035fc:	4633      	mov	r3, r6
  4035fe:	f816 4b01 	ldrb.w	r4, [r6], #1
  403602:	2c30      	cmp	r4, #48	; 0x30
  403604:	d0f9      	beq.n	4035fa <_strtod_r+0x2f2>
  403606:	b11c      	cbz	r4, 403610 <_strtod_r+0x308>
  403608:	9306      	str	r3, [sp, #24]
  40360a:	2301      	movs	r3, #1
  40360c:	930a      	str	r3, [sp, #40]	; 0x28
  40360e:	e6ec      	b.n	4033ea <_strtod_r+0xe2>
  403610:	f04f 0800 	mov.w	r8, #0
  403614:	f04f 0900 	mov.w	r9, #0
  403618:	e6cc      	b.n	4033b4 <_strtod_r+0xac>
  40361a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40361e:	f04f 30ff 	mov.w	r0, #4294967295
  403622:	9303      	str	r3, [sp, #12]
  403624:	9002      	str	r0, [sp, #8]
  403626:	0722      	lsls	r2, r4, #28
  403628:	bf42      	ittt	mi
  40362a:	9903      	ldrmi	r1, [sp, #12]
  40362c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  403630:	9103      	strmi	r1, [sp, #12]
  403632:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403636:	e6bd      	b.n	4033b4 <_strtod_r+0xac>
  403638:	f1ba 0f00 	cmp.w	sl, #0
  40363c:	f43f aeac 	beq.w	403398 <_strtod_r+0x90>
  403640:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403642:	1c6a      	adds	r2, r5, #1
  403644:	9219      	str	r2, [sp, #100]	; 0x64
  403646:	786c      	ldrb	r4, [r5, #1]
  403648:	2c2b      	cmp	r4, #43	; 0x2b
  40364a:	f000 824b 	beq.w	403ae4 <_strtod_r+0x7dc>
  40364e:	2c2d      	cmp	r4, #45	; 0x2d
  403650:	f040 8245 	bne.w	403ade <_strtod_r+0x7d6>
  403654:	2101      	movs	r1, #1
  403656:	9108      	str	r1, [sp, #32]
  403658:	1caa      	adds	r2, r5, #2
  40365a:	9219      	str	r2, [sp, #100]	; 0x64
  40365c:	78ac      	ldrb	r4, [r5, #2]
  40365e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403662:	2a09      	cmp	r2, #9
  403664:	f200 81e5 	bhi.w	403a32 <_strtod_r+0x72a>
  403668:	2c30      	cmp	r4, #48	; 0x30
  40366a:	d106      	bne.n	40367a <_strtod_r+0x372>
  40366c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40366e:	3201      	adds	r2, #1
  403670:	9219      	str	r2, [sp, #100]	; 0x64
  403672:	f812 4b01 	ldrb.w	r4, [r2], #1
  403676:	2c30      	cmp	r4, #48	; 0x30
  403678:	d0fa      	beq.n	403670 <_strtod_r+0x368>
  40367a:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40367e:	2a08      	cmp	r2, #8
  403680:	f63f aef8 	bhi.w	403474 <_strtod_r+0x16c>
  403684:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403686:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  40368a:	f102 0801 	add.w	r8, r2, #1
  40368e:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  403692:	7854      	ldrb	r4, [r2, #1]
  403694:	920e      	str	r2, [sp, #56]	; 0x38
  403696:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40369a:	2a09      	cmp	r2, #9
  40369c:	d811      	bhi.n	4036c2 <_strtod_r+0x3ba>
  40369e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036a0:	f102 0c02 	add.w	ip, r2, #2
  4036a4:	4662      	mov	r2, ip
  4036a6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4036aa:	9219      	str	r2, [sp, #100]	; 0x64
  4036ac:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  4036b0:	4690      	mov	r8, r2
  4036b2:	f812 4b01 	ldrb.w	r4, [r2], #1
  4036b6:	3930      	subs	r1, #48	; 0x30
  4036b8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  4036bc:	f1bc 0f09 	cmp.w	ip, #9
  4036c0:	d9f1      	bls.n	4036a6 <_strtod_r+0x39e>
  4036c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036c4:	ebc2 0808 	rsb	r8, r2, r8
  4036c8:	f1b8 0f08 	cmp.w	r8, #8
  4036cc:	f300 83f4 	bgt.w	403eb8 <_strtod_r+0xbb0>
  4036d0:	f644 621f 	movw	r2, #19999	; 0x4e1f
  4036d4:	4291      	cmp	r1, r2
  4036d6:	bfa8      	it	ge
  4036d8:	4611      	movge	r1, r2
  4036da:	9a08      	ldr	r2, [sp, #32]
  4036dc:	2a00      	cmp	r2, #0
  4036de:	f43f aeca 	beq.w	403476 <_strtod_r+0x16e>
  4036e2:	4249      	negs	r1, r1
  4036e4:	f1ba 0f00 	cmp.w	sl, #0
  4036e8:	f47f aec8 	bne.w	40347c <_strtod_r+0x174>
  4036ec:	e71c      	b.n	403528 <_strtod_r+0x220>
  4036ee:	4658      	mov	r0, fp
  4036f0:	9c19      	ldr	r4, [sp, #100]	; 0x64
  4036f2:	f004 ff37 	bl	408564 <_localeconv_r>
  4036f6:	6800      	ldr	r0, [r0, #0]
  4036f8:	f006 fa24 	bl	409b44 <strlen>
  4036fc:	1823      	adds	r3, r4, r0
  4036fe:	9319      	str	r3, [sp, #100]	; 0x64
  403700:	5c24      	ldrb	r4, [r4, r0]
  403702:	2e00      	cmp	r6, #0
  403704:	f040 81c4 	bne.w	403a90 <_strtod_r+0x788>
  403708:	2c30      	cmp	r4, #48	; 0x30
  40370a:	f47f aeff 	bne.w	40350c <_strtod_r+0x204>
  40370e:	461a      	mov	r2, r3
  403710:	4633      	mov	r3, r6
  403712:	e000      	b.n	403716 <_strtod_r+0x40e>
  403714:	460a      	mov	r2, r1
  403716:	1c51      	adds	r1, r2, #1
  403718:	9119      	str	r1, [sp, #100]	; 0x64
  40371a:	7854      	ldrb	r4, [r2, #1]
  40371c:	3301      	adds	r3, #1
  40371e:	2c30      	cmp	r4, #48	; 0x30
  403720:	d0f8      	beq.n	403714 <_strtod_r+0x40c>
  403722:	e6f4      	b.n	40350e <_strtod_r+0x206>
  403724:	0040aae0 	.word	0x0040aae0
  403728:	9b08      	ldr	r3, [sp, #32]
  40372a:	ebc8 080a 	rsb	r8, r8, sl
  40372e:	4498      	add	r8, r3
  403730:	f1b8 0f00 	cmp.w	r8, #0
  403734:	f340 836b 	ble.w	403e0e <_strtod_r+0xb06>
  403738:	f018 010f 	ands.w	r1, r8, #15
  40373c:	d00a      	beq.n	403754 <_strtod_r+0x44c>
  40373e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403742:	48a7      	ldr	r0, [pc, #668]	; (4039e0 <_strtod_r+0x6d8>)
  403744:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  403748:	e9d1 0100 	ldrd	r0, r1, [r1]
  40374c:	f7fe ff18 	bl	402580 <__aeabi_dmul>
  403750:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403754:	f038 040f 	bics.w	r4, r8, #15
  403758:	f040 81ca 	bne.w	403af0 <_strtod_r+0x7e8>
  40375c:	2000      	movs	r0, #0
  40375e:	900a      	str	r0, [sp, #40]	; 0x28
  403760:	f8cd 9000 	str.w	r9, [sp]
  403764:	9906      	ldr	r1, [sp, #24]
  403766:	4632      	mov	r2, r6
  403768:	4653      	mov	r3, sl
  40376a:	4658      	mov	r0, fp
  40376c:	f005 fbb6 	bl	408edc <__s2b>
  403770:	900b      	str	r0, [sp, #44]	; 0x2c
  403772:	2800      	cmp	r0, #0
  403774:	f000 82d7 	beq.w	403d26 <_strtod_r+0xa1e>
  403778:	9b08      	ldr	r3, [sp, #32]
  40377a:	9908      	ldr	r1, [sp, #32]
  40377c:	2000      	movs	r0, #0
  40377e:	2b00      	cmp	r3, #0
  403780:	f1c3 0300 	rsb	r3, r3, #0
  403784:	bfa8      	it	ge
  403786:	4603      	movge	r3, r0
  403788:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  40378c:	9006      	str	r0, [sp, #24]
  40378e:	930e      	str	r3, [sp, #56]	; 0x38
  403790:	910f      	str	r1, [sp, #60]	; 0x3c
  403792:	4607      	mov	r7, r0
  403794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403796:	4658      	mov	r0, fp
  403798:	6851      	ldr	r1, [r2, #4]
  40379a:	f005 fb25 	bl	408de8 <_Balloc>
  40379e:	4606      	mov	r6, r0
  4037a0:	2800      	cmp	r0, #0
  4037a2:	f000 82ce 	beq.w	403d42 <_strtod_r+0xa3a>
  4037a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4037a8:	6903      	ldr	r3, [r0, #16]
  4037aa:	f106 000c 	add.w	r0, r6, #12
  4037ae:	1c9a      	adds	r2, r3, #2
  4037b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037b2:	0092      	lsls	r2, r2, #2
  4037b4:	f103 010c 	add.w	r1, r3, #12
  4037b8:	f005 fa36 	bl	408c28 <memcpy>
  4037bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4037c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4037c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4037c8:	a81b      	add	r0, sp, #108	; 0x6c
  4037ca:	a91c      	add	r1, sp, #112	; 0x70
  4037cc:	e88d 0003 	stmia.w	sp, {r0, r1}
  4037d0:	4658      	mov	r0, fp
  4037d2:	f005 fe7d 	bl	4094d0 <__d2b>
  4037d6:	901a      	str	r0, [sp, #104]	; 0x68
  4037d8:	2800      	cmp	r0, #0
  4037da:	f000 8413 	beq.w	404004 <_strtod_r+0xcfc>
  4037de:	4658      	mov	r0, fp
  4037e0:	2101      	movs	r1, #1
  4037e2:	f005 fc15 	bl	409010 <__i2b>
  4037e6:	4607      	mov	r7, r0
  4037e8:	2800      	cmp	r0, #0
  4037ea:	f000 82aa 	beq.w	403d42 <_strtod_r+0xa3a>
  4037ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  4037f0:	2b00      	cmp	r3, #0
  4037f2:	f2c0 8111 	blt.w	403a18 <_strtod_r+0x710>
  4037f6:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  4037fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4037fc:	4499      	add	r9, r3
  4037fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403800:	991c      	ldr	r1, [sp, #112]	; 0x70
  403802:	1a9b      	subs	r3, r3, r2
  403804:	440b      	add	r3, r1
  403806:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40380a:	4293      	cmp	r3, r2
  40380c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  403810:	f280 80da 	bge.w	4039c8 <_strtod_r+0x6c0>
  403814:	1ad2      	subs	r2, r2, r3
  403816:	2a1f      	cmp	r2, #31
  403818:	ebc2 0a0a 	rsb	sl, r2, sl
  40381c:	f300 8101 	bgt.w	403a22 <_strtod_r+0x71a>
  403820:	f04f 0801 	mov.w	r8, #1
  403824:	fa08 f802 	lsl.w	r8, r8, r2
  403828:	2300      	movs	r3, #0
  40382a:	930c      	str	r3, [sp, #48]	; 0x30
  40382c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40382e:	4455      	add	r5, sl
  403830:	44ca      	add	sl, r9
  403832:	45ca      	cmp	sl, r9
  403834:	bfb4      	ite	lt
  403836:	4653      	movlt	r3, sl
  403838:	464b      	movge	r3, r9
  40383a:	4405      	add	r5, r0
  40383c:	42ab      	cmp	r3, r5
  40383e:	bfa8      	it	ge
  403840:	462b      	movge	r3, r5
  403842:	2b00      	cmp	r3, #0
  403844:	dd04      	ble.n	403850 <_strtod_r+0x548>
  403846:	ebc3 0a0a 	rsb	sl, r3, sl
  40384a:	1aed      	subs	r5, r5, r3
  40384c:	ebc3 0909 	rsb	r9, r3, r9
  403850:	990e      	ldr	r1, [sp, #56]	; 0x38
  403852:	b1b1      	cbz	r1, 403882 <_strtod_r+0x57a>
  403854:	4639      	mov	r1, r7
  403856:	4658      	mov	r0, fp
  403858:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40385a:	f005 fc81 	bl	409160 <__pow5mult>
  40385e:	4607      	mov	r7, r0
  403860:	2800      	cmp	r0, #0
  403862:	f000 826e 	beq.w	403d42 <_strtod_r+0xa3a>
  403866:	4658      	mov	r0, fp
  403868:	4639      	mov	r1, r7
  40386a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40386c:	f005 fbda 	bl	409024 <__multiply>
  403870:	4604      	mov	r4, r0
  403872:	2800      	cmp	r0, #0
  403874:	f000 8265 	beq.w	403d42 <_strtod_r+0xa3a>
  403878:	4658      	mov	r0, fp
  40387a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40387c:	f005 fada 	bl	408e34 <_Bfree>
  403880:	941a      	str	r4, [sp, #104]	; 0x68
  403882:	f1ba 0f00 	cmp.w	sl, #0
  403886:	dd08      	ble.n	40389a <_strtod_r+0x592>
  403888:	4652      	mov	r2, sl
  40388a:	4658      	mov	r0, fp
  40388c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40388e:	f005 fcb5 	bl	4091fc <__lshift>
  403892:	901a      	str	r0, [sp, #104]	; 0x68
  403894:	2800      	cmp	r0, #0
  403896:	f000 83b5 	beq.w	404004 <_strtod_r+0xcfc>
  40389a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40389c:	b142      	cbz	r2, 4038b0 <_strtod_r+0x5a8>
  40389e:	4631      	mov	r1, r6
  4038a0:	4658      	mov	r0, fp
  4038a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038a4:	f005 fc5c 	bl	409160 <__pow5mult>
  4038a8:	4606      	mov	r6, r0
  4038aa:	2800      	cmp	r0, #0
  4038ac:	f000 8249 	beq.w	403d42 <_strtod_r+0xa3a>
  4038b0:	2d00      	cmp	r5, #0
  4038b2:	dd08      	ble.n	4038c6 <_strtod_r+0x5be>
  4038b4:	4631      	mov	r1, r6
  4038b6:	462a      	mov	r2, r5
  4038b8:	4658      	mov	r0, fp
  4038ba:	f005 fc9f 	bl	4091fc <__lshift>
  4038be:	4606      	mov	r6, r0
  4038c0:	2800      	cmp	r0, #0
  4038c2:	f000 823e 	beq.w	403d42 <_strtod_r+0xa3a>
  4038c6:	f1b9 0f00 	cmp.w	r9, #0
  4038ca:	dd08      	ble.n	4038de <_strtod_r+0x5d6>
  4038cc:	4639      	mov	r1, r7
  4038ce:	464a      	mov	r2, r9
  4038d0:	4658      	mov	r0, fp
  4038d2:	f005 fc93 	bl	4091fc <__lshift>
  4038d6:	4607      	mov	r7, r0
  4038d8:	2800      	cmp	r0, #0
  4038da:	f000 8232 	beq.w	403d42 <_strtod_r+0xa3a>
  4038de:	4658      	mov	r0, fp
  4038e0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4038e2:	4632      	mov	r2, r6
  4038e4:	f005 fd0c 	bl	409300 <__mdiff>
  4038e8:	9006      	str	r0, [sp, #24]
  4038ea:	2800      	cmp	r0, #0
  4038ec:	f000 8229 	beq.w	403d42 <_strtod_r+0xa3a>
  4038f0:	9906      	ldr	r1, [sp, #24]
  4038f2:	2300      	movs	r3, #0
  4038f4:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  4038f8:	60cb      	str	r3, [r1, #12]
  4038fa:	4639      	mov	r1, r7
  4038fc:	f005 fcdc 	bl	4092b8 <__mcmp>
  403900:	2800      	cmp	r0, #0
  403902:	f2c0 83cc 	blt.w	40409e <_strtod_r+0xd96>
  403906:	f000 8389 	beq.w	40401c <_strtod_r+0xd14>
  40390a:	9806      	ldr	r0, [sp, #24]
  40390c:	4639      	mov	r1, r7
  40390e:	f005 fe3d 	bl	40958c <__ratio>
  403912:	2200      	movs	r2, #0
  403914:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403918:	4604      	mov	r4, r0
  40391a:	460d      	mov	r5, r1
  40391c:	f006 fc50 	bl	40a1c0 <__aeabi_dcmple>
  403920:	2800      	cmp	r0, #0
  403922:	d065      	beq.n	4039f0 <_strtod_r+0x6e8>
  403924:	f1ba 0f00 	cmp.w	sl, #0
  403928:	f000 808f 	beq.w	403a4a <_strtod_r+0x742>
  40392c:	4d2d      	ldr	r5, [pc, #180]	; (4039e4 <_strtod_r+0x6dc>)
  40392e:	2400      	movs	r4, #0
  403930:	4622      	mov	r2, r4
  403932:	462b      	mov	r3, r5
  403934:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  403938:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40393c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 4039ec <_strtod_r+0x6e4>
  403940:	4b29      	ldr	r3, [pc, #164]	; (4039e8 <_strtod_r+0x6e0>)
  403942:	ea09 0808 	and.w	r8, r9, r8
  403946:	4598      	cmp	r8, r3
  403948:	f000 81c0 	beq.w	403ccc <_strtod_r+0x9c4>
  40394c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40394e:	b182      	cbz	r2, 403972 <_strtod_r+0x66a>
  403950:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  403954:	d80d      	bhi.n	403972 <_strtod_r+0x66a>
  403956:	a320      	add	r3, pc, #128	; (adr r3, 4039d8 <_strtod_r+0x6d0>)
  403958:	e9d3 2300 	ldrd	r2, r3, [r3]
  40395c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403960:	f006 fc2e 	bl	40a1c0 <__aeabi_dcmple>
  403964:	2800      	cmp	r0, #0
  403966:	f040 811d 	bne.w	403ba4 <_strtod_r+0x89c>
  40396a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40396e:	ebc8 0503 	rsb	r5, r8, r3
  403972:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403976:	f005 fd2f 	bl	4093d8 <__ulp>
  40397a:	4602      	mov	r2, r0
  40397c:	460b      	mov	r3, r1
  40397e:	4620      	mov	r0, r4
  403980:	4629      	mov	r1, r5
  403982:	f7fe fdfd 	bl	402580 <__aeabi_dmul>
  403986:	4602      	mov	r2, r0
  403988:	460b      	mov	r3, r1
  40398a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40398e:	f7fe fc45 	bl	40221c <__adddf3>
  403992:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403996:	9c03      	ldr	r4, [sp, #12]
  403998:	990a      	ldr	r1, [sp, #40]	; 0x28
  40399a:	b921      	cbnz	r1, 4039a6 <_strtod_r+0x69e>
  40399c:	4b13      	ldr	r3, [pc, #76]	; (4039ec <_strtod_r+0x6e4>)
  40399e:	4023      	ands	r3, r4
  4039a0:	4598      	cmp	r8, r3
  4039a2:	f000 81ee 	beq.w	403d82 <_strtod_r+0xa7a>
  4039a6:	4658      	mov	r0, fp
  4039a8:	991a      	ldr	r1, [sp, #104]	; 0x68
  4039aa:	f005 fa43 	bl	408e34 <_Bfree>
  4039ae:	4658      	mov	r0, fp
  4039b0:	4631      	mov	r1, r6
  4039b2:	f005 fa3f 	bl	408e34 <_Bfree>
  4039b6:	4658      	mov	r0, fp
  4039b8:	4639      	mov	r1, r7
  4039ba:	f005 fa3b 	bl	408e34 <_Bfree>
  4039be:	4658      	mov	r0, fp
  4039c0:	9906      	ldr	r1, [sp, #24]
  4039c2:	f005 fa37 	bl	408e34 <_Bfree>
  4039c6:	e6e5      	b.n	403794 <_strtod_r+0x48c>
  4039c8:	2300      	movs	r3, #0
  4039ca:	930c      	str	r3, [sp, #48]	; 0x30
  4039cc:	f04f 0801 	mov.w	r8, #1
  4039d0:	e72c      	b.n	40382c <_strtod_r+0x524>
  4039d2:	bf00      	nop
  4039d4:	f3af 8000 	nop.w
  4039d8:	ffc00000 	.word	0xffc00000
  4039dc:	41dfffff 	.word	0x41dfffff
  4039e0:	0040aae0 	.word	0x0040aae0
  4039e4:	3ff00000 	.word	0x3ff00000
  4039e8:	7fe00000 	.word	0x7fe00000
  4039ec:	7ff00000 	.word	0x7ff00000
  4039f0:	4620      	mov	r0, r4
  4039f2:	4629      	mov	r1, r5
  4039f4:	2200      	movs	r2, #0
  4039f6:	4ba8      	ldr	r3, [pc, #672]	; (403c98 <_strtod_r+0x990>)
  4039f8:	f7fe fdc2 	bl	402580 <__aeabi_dmul>
  4039fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403a00:	f1ba 0f00 	cmp.w	sl, #0
  403a04:	d11c      	bne.n	403a40 <_strtod_r+0x738>
  403a06:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403a0a:	9010      	str	r0, [sp, #64]	; 0x40
  403a0c:	9111      	str	r1, [sp, #68]	; 0x44
  403a0e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  403a12:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403a16:	e791      	b.n	40393c <_strtod_r+0x634>
  403a18:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a1a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403a1e:	1acd      	subs	r5, r1, r3
  403a20:	e6ed      	b.n	4037fe <_strtod_r+0x4f6>
  403a22:	4c9e      	ldr	r4, [pc, #632]	; (403c9c <_strtod_r+0x994>)
  403a24:	f04f 0801 	mov.w	r8, #1
  403a28:	1ae4      	subs	r4, r4, r3
  403a2a:	fa08 f404 	lsl.w	r4, r8, r4
  403a2e:	940c      	str	r4, [sp, #48]	; 0x30
  403a30:	e6fc      	b.n	40382c <_strtod_r+0x524>
  403a32:	9519      	str	r5, [sp, #100]	; 0x64
  403a34:	2100      	movs	r1, #0
  403a36:	f1ba 0f00 	cmp.w	sl, #0
  403a3a:	f47f ad1f 	bne.w	40347c <_strtod_r+0x174>
  403a3e:	e573      	b.n	403528 <_strtod_r+0x220>
  403a40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403a44:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  403a48:	e7e1      	b.n	403a0e <_strtod_r+0x706>
  403a4a:	9b02      	ldr	r3, [sp, #8]
  403a4c:	2b00      	cmp	r3, #0
  403a4e:	f040 8093 	bne.w	403b78 <_strtod_r+0x870>
  403a52:	9803      	ldr	r0, [sp, #12]
  403a54:	f3c0 0313 	ubfx	r3, r0, #0, #20
  403a58:	4681      	mov	r9, r0
  403a5a:	2b00      	cmp	r3, #0
  403a5c:	f040 8092 	bne.w	403b84 <_strtod_r+0x87c>
  403a60:	4620      	mov	r0, r4
  403a62:	4629      	mov	r1, r5
  403a64:	2200      	movs	r2, #0
  403a66:	4b8e      	ldr	r3, [pc, #568]	; (403ca0 <_strtod_r+0x998>)
  403a68:	f006 fba0 	bl	40a1ac <__aeabi_dcmplt>
  403a6c:	2800      	cmp	r0, #0
  403a6e:	f040 8356 	bne.w	40411e <_strtod_r+0xe16>
  403a72:	4620      	mov	r0, r4
  403a74:	4629      	mov	r1, r5
  403a76:	2200      	movs	r2, #0
  403a78:	4b87      	ldr	r3, [pc, #540]	; (403c98 <_strtod_r+0x990>)
  403a7a:	f7fe fd81 	bl	402580 <__aeabi_dmul>
  403a7e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403a82:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403a86:	9016      	str	r0, [sp, #88]	; 0x58
  403a88:	9117      	str	r1, [sp, #92]	; 0x5c
  403a8a:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403a8e:	e755      	b.n	40393c <_strtod_r+0x634>
  403a90:	4640      	mov	r0, r8
  403a92:	4643      	mov	r3, r8
  403a94:	46b2      	mov	sl, r6
  403a96:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403a9a:	2a09      	cmp	r2, #9
  403a9c:	d825      	bhi.n	403aea <_strtod_r+0x7e2>
  403a9e:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403aa0:	3001      	adds	r0, #1
  403aa2:	2a00      	cmp	r2, #0
  403aa4:	f000 81af 	beq.w	403e06 <_strtod_r+0xafe>
  403aa8:	2801      	cmp	r0, #1
  403aaa:	4403      	add	r3, r0
  403aac:	f000 81a0 	beq.w	403df0 <_strtod_r+0xae8>
  403ab0:	4450      	add	r0, sl
  403ab2:	3801      	subs	r0, #1
  403ab4:	e006      	b.n	403ac4 <_strtod_r+0x7bc>
  403ab6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403aba:	ea4f 0949 	mov.w	r9, r9, lsl #1
  403abe:	4582      	cmp	sl, r0
  403ac0:	f000 8197 	beq.w	403df2 <_strtod_r+0xaea>
  403ac4:	f10a 0a01 	add.w	sl, sl, #1
  403ac8:	f10a 31ff 	add.w	r1, sl, #4294967295
  403acc:	2908      	cmp	r1, #8
  403ace:	ddf2      	ble.n	403ab6 <_strtod_r+0x7ae>
  403ad0:	f1ba 0f10 	cmp.w	sl, #16
  403ad4:	bfdc      	itt	le
  403ad6:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  403ada:	007f      	lslle	r7, r7, #1
  403adc:	e7ef      	b.n	403abe <_strtod_r+0x7b6>
  403ade:	2200      	movs	r2, #0
  403ae0:	9208      	str	r2, [sp, #32]
  403ae2:	e5bc      	b.n	40365e <_strtod_r+0x356>
  403ae4:	2100      	movs	r1, #0
  403ae6:	9108      	str	r1, [sp, #32]
  403ae8:	e5b6      	b.n	403658 <_strtod_r+0x350>
  403aea:	2201      	movs	r2, #1
  403aec:	920b      	str	r2, [sp, #44]	; 0x2c
  403aee:	e4bc      	b.n	40346a <_strtod_r+0x162>
  403af0:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  403af4:	f300 8117 	bgt.w	403d26 <_strtod_r+0xa1e>
  403af8:	1124      	asrs	r4, r4, #4
  403afa:	2c01      	cmp	r4, #1
  403afc:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 403cc8 <_strtod_r+0x9c0>
  403b00:	f340 832a 	ble.w	404158 <_strtod_r+0xe50>
  403b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b08:	4645      	mov	r5, r8
  403b0a:	2700      	movs	r7, #0
  403b0c:	f014 0f01 	tst.w	r4, #1
  403b10:	f107 0701 	add.w	r7, r7, #1
  403b14:	ea4f 0464 	mov.w	r4, r4, asr #1
  403b18:	d003      	beq.n	403b22 <_strtod_r+0x81a>
  403b1a:	e9d5 2300 	ldrd	r2, r3, [r5]
  403b1e:	f7fe fd2f 	bl	402580 <__aeabi_dmul>
  403b22:	2c01      	cmp	r4, #1
  403b24:	f105 0508 	add.w	r5, r5, #8
  403b28:	dcf0      	bgt.n	403b0c <_strtod_r+0x804>
  403b2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b2e:	9903      	ldr	r1, [sp, #12]
  403b30:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  403b34:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  403b38:	9103      	str	r1, [sp, #12]
  403b3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b3e:	e9d7 0100 	ldrd	r0, r1, [r7]
  403b42:	f7fe fd1d 	bl	402580 <__aeabi_dmul>
  403b46:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b4a:	9a03      	ldr	r2, [sp, #12]
  403b4c:	9903      	ldr	r1, [sp, #12]
  403b4e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  403b52:	0d1b      	lsrs	r3, r3, #20
  403b54:	4a53      	ldr	r2, [pc, #332]	; (403ca4 <_strtod_r+0x99c>)
  403b56:	051b      	lsls	r3, r3, #20
  403b58:	4293      	cmp	r3, r2
  403b5a:	f200 80e4 	bhi.w	403d26 <_strtod_r+0xa1e>
  403b5e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  403b62:	4293      	cmp	r3, r2
  403b64:	f240 82d4 	bls.w	404110 <_strtod_r+0xe08>
  403b68:	4b4f      	ldr	r3, [pc, #316]	; (403ca8 <_strtod_r+0x9a0>)
  403b6a:	2000      	movs	r0, #0
  403b6c:	f04f 31ff 	mov.w	r1, #4294967295
  403b70:	9303      	str	r3, [sp, #12]
  403b72:	900a      	str	r0, [sp, #40]	; 0x28
  403b74:	9102      	str	r1, [sp, #8]
  403b76:	e5f3      	b.n	403760 <_strtod_r+0x458>
  403b78:	9902      	ldr	r1, [sp, #8]
  403b7a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403b7e:	2901      	cmp	r1, #1
  403b80:	f000 81c9 	beq.w	403f16 <_strtod_r+0xc0e>
  403b84:	4946      	ldr	r1, [pc, #280]	; (403ca0 <_strtod_r+0x998>)
  403b86:	2000      	movs	r0, #0
  403b88:	2400      	movs	r4, #0
  403b8a:	4d48      	ldr	r5, [pc, #288]	; (403cac <_strtod_r+0x9a4>)
  403b8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403b90:	e6d4      	b.n	40393c <_strtod_r+0x634>
  403b92:	9919      	ldr	r1, [sp, #100]	; 0x64
  403b94:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403b98:	9106      	str	r1, [sp, #24]
  403b9a:	460c      	mov	r4, r1
  403b9c:	f04f 0a00 	mov.w	sl, #0
  403ba0:	2001      	movs	r0, #1
  403ba2:	e77e      	b.n	403aa2 <_strtod_r+0x79a>
  403ba4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403ba8:	f006 fb50 	bl	40a24c <__aeabi_d2uiz>
  403bac:	2800      	cmp	r0, #0
  403bae:	f000 81ad 	beq.w	403f0c <_strtod_r+0xc04>
  403bb2:	f7fe fc6f 	bl	402494 <__aeabi_ui2d>
  403bb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403bba:	f1ba 0f00 	cmp.w	sl, #0
  403bbe:	f040 81a0 	bne.w	403f02 <_strtod_r+0xbfa>
  403bc2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
  403bc6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403bca:	9114      	str	r1, [sp, #80]	; 0x50
  403bcc:	9215      	str	r2, [sp, #84]	; 0x54
  403bce:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  403bd2:	e6ca      	b.n	40396a <_strtod_r+0x662>
  403bd4:	4836      	ldr	r0, [pc, #216]	; (403cb0 <_strtod_r+0x9a8>)
  403bd6:	9919      	ldr	r1, [sp, #100]	; 0x64
  403bd8:	e009      	b.n	403bee <_strtod_r+0x8e6>
  403bda:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403bde:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  403be2:	2c19      	cmp	r4, #25
  403be4:	bf98      	it	ls
  403be6:	3320      	addls	r3, #32
  403be8:	4293      	cmp	r3, r2
  403bea:	f47f abdc 	bne.w	4033a6 <_strtod_r+0x9e>
  403bee:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  403bf2:	2a00      	cmp	r2, #0
  403bf4:	d1f1      	bne.n	403bda <_strtod_r+0x8d2>
  403bf6:	1c4b      	adds	r3, r1, #1
  403bf8:	9319      	str	r3, [sp, #100]	; 0x64
  403bfa:	784b      	ldrb	r3, [r1, #1]
  403bfc:	2b28      	cmp	r3, #40	; 0x28
  403bfe:	f000 82e1 	beq.w	4041c4 <_strtod_r+0xebc>
  403c02:	4a2c      	ldr	r2, [pc, #176]	; (403cb4 <_strtod_r+0x9ac>)
  403c04:	2300      	movs	r3, #0
  403c06:	9203      	str	r2, [sp, #12]
  403c08:	9302      	str	r3, [sp, #8]
  403c0a:	e512      	b.n	403632 <_strtod_r+0x32a>
  403c0c:	482a      	ldr	r0, [pc, #168]	; (403cb8 <_strtod_r+0x9b0>)
  403c0e:	9919      	ldr	r1, [sp, #100]	; 0x64
  403c10:	e009      	b.n	403c26 <_strtod_r+0x91e>
  403c12:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403c16:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  403c1a:	2c19      	cmp	r4, #25
  403c1c:	bf98      	it	ls
  403c1e:	3320      	addls	r3, #32
  403c20:	4293      	cmp	r3, r2
  403c22:	f47f abc0 	bne.w	4033a6 <_strtod_r+0x9e>
  403c26:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  403c2a:	2a00      	cmp	r2, #0
  403c2c:	d1f1      	bne.n	403c12 <_strtod_r+0x90a>
  403c2e:	9119      	str	r1, [sp, #100]	; 0x64
  403c30:	4c22      	ldr	r4, [pc, #136]	; (403cbc <_strtod_r+0x9b4>)
  403c32:	4608      	mov	r0, r1
  403c34:	e009      	b.n	403c4a <_strtod_r+0x942>
  403c36:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403c3a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  403c3e:	2d19      	cmp	r5, #25
  403c40:	bf98      	it	ls
  403c42:	3320      	addls	r3, #32
  403c44:	4293      	cmp	r3, r2
  403c46:	f040 8284 	bne.w	404152 <_strtod_r+0xe4a>
  403c4a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  403c4e:	2a00      	cmp	r2, #0
  403c50:	d1f1      	bne.n	403c36 <_strtod_r+0x92e>
  403c52:	3001      	adds	r0, #1
  403c54:	9019      	str	r0, [sp, #100]	; 0x64
  403c56:	4a1a      	ldr	r2, [pc, #104]	; (403cc0 <_strtod_r+0x9b8>)
  403c58:	2300      	movs	r3, #0
  403c5a:	9203      	str	r2, [sp, #12]
  403c5c:	9302      	str	r3, [sp, #8]
  403c5e:	e4e8      	b.n	403632 <_strtod_r+0x32a>
  403c60:	9907      	ldr	r1, [sp, #28]
  403c62:	ab1a      	add	r3, sp, #104	; 0x68
  403c64:	9101      	str	r1, [sp, #4]
  403c66:	9300      	str	r3, [sp, #0]
  403c68:	4658      	mov	r0, fp
  403c6a:	a919      	add	r1, sp, #100	; 0x64
  403c6c:	4a15      	ldr	r2, [pc, #84]	; (403cc4 <_strtod_r+0x9bc>)
  403c6e:	ab1b      	add	r3, sp, #108	; 0x6c
  403c70:	f004 f90e 	bl	407e90 <__gethex>
  403c74:	f010 0507 	ands.w	r5, r0, #7
  403c78:	4604      	mov	r4, r0
  403c7a:	f43f acc9 	beq.w	403610 <_strtod_r+0x308>
  403c7e:	2d06      	cmp	r5, #6
  403c80:	f040 8157 	bne.w	403f32 <_strtod_r+0xc2a>
  403c84:	3601      	adds	r6, #1
  403c86:	2200      	movs	r2, #0
  403c88:	9619      	str	r6, [sp, #100]	; 0x64
  403c8a:	f04f 0800 	mov.w	r8, #0
  403c8e:	f04f 0900 	mov.w	r9, #0
  403c92:	9207      	str	r2, [sp, #28]
  403c94:	f7ff bb8e 	b.w	4033b4 <_strtod_r+0xac>
  403c98:	3fe00000 	.word	0x3fe00000
  403c9c:	fffffbe3 	.word	0xfffffbe3
  403ca0:	3ff00000 	.word	0x3ff00000
  403ca4:	7ca00000 	.word	0x7ca00000
  403ca8:	7fefffff 	.word	0x7fefffff
  403cac:	bff00000 	.word	0xbff00000
  403cb0:	0040a8fb 	.word	0x0040a8fb
  403cb4:	fff80000 	.word	0xfff80000
  403cb8:	0040a8ef 	.word	0x0040a8ef
  403cbc:	0040a8f3 	.word	0x0040a8f3
  403cc0:	7ff00000 	.word	0x7ff00000
  403cc4:	0040a8dc 	.word	0x0040a8dc
  403cc8:	0040aba8 	.word	0x0040aba8
  403ccc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  403cd0:	f8cd 900c 	str.w	r9, [sp, #12]
  403cd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403cd8:	f005 fb7e 	bl	4093d8 <__ulp>
  403cdc:	4602      	mov	r2, r0
  403cde:	460b      	mov	r3, r1
  403ce0:	4620      	mov	r0, r4
  403ce2:	4629      	mov	r1, r5
  403ce4:	f7fe fc4c 	bl	402580 <__aeabi_dmul>
  403ce8:	4602      	mov	r2, r0
  403cea:	460b      	mov	r3, r1
  403cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403cf0:	f7fe fa94 	bl	40221c <__adddf3>
  403cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403cf8:	9903      	ldr	r1, [sp, #12]
  403cfa:	4aad      	ldr	r2, [pc, #692]	; (403fb0 <_strtod_r+0xca8>)
  403cfc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403d00:	0d1b      	lsrs	r3, r3, #20
  403d02:	051b      	lsls	r3, r3, #20
  403d04:	4293      	cmp	r3, r2
  403d06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d0a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403d0e:	f240 80d6 	bls.w	403ebe <_strtod_r+0xbb6>
  403d12:	4ba8      	ldr	r3, [pc, #672]	; (403fb4 <_strtod_r+0xcac>)
  403d14:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403d16:	4299      	cmp	r1, r3
  403d18:	d010      	beq.n	403d3c <_strtod_r+0xa34>
  403d1a:	4ba6      	ldr	r3, [pc, #664]	; (403fb4 <_strtod_r+0xcac>)
  403d1c:	f04f 30ff 	mov.w	r0, #4294967295
  403d20:	9303      	str	r3, [sp, #12]
  403d22:	9002      	str	r0, [sp, #8]
  403d24:	e63f      	b.n	4039a6 <_strtod_r+0x69e>
  403d26:	4ba4      	ldr	r3, [pc, #656]	; (403fb8 <_strtod_r+0xcb0>)
  403d28:	2000      	movs	r0, #0
  403d2a:	9303      	str	r3, [sp, #12]
  403d2c:	9002      	str	r0, [sp, #8]
  403d2e:	2322      	movs	r3, #34	; 0x22
  403d30:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403d34:	f8cb 3000 	str.w	r3, [fp]
  403d38:	f7ff bb3c 	b.w	4033b4 <_strtod_r+0xac>
  403d3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d3e:	3201      	adds	r2, #1
  403d40:	d1eb      	bne.n	403d1a <_strtod_r+0xa12>
  403d42:	46b2      	mov	sl, r6
  403d44:	991a      	ldr	r1, [sp, #104]	; 0x68
  403d46:	4a9c      	ldr	r2, [pc, #624]	; (403fb8 <_strtod_r+0xcb0>)
  403d48:	2322      	movs	r3, #34	; 0x22
  403d4a:	2000      	movs	r0, #0
  403d4c:	9203      	str	r2, [sp, #12]
  403d4e:	9002      	str	r0, [sp, #8]
  403d50:	f8cb 3000 	str.w	r3, [fp]
  403d54:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403d58:	4658      	mov	r0, fp
  403d5a:	f005 f86b 	bl	408e34 <_Bfree>
  403d5e:	4658      	mov	r0, fp
  403d60:	4651      	mov	r1, sl
  403d62:	f005 f867 	bl	408e34 <_Bfree>
  403d66:	4658      	mov	r0, fp
  403d68:	4639      	mov	r1, r7
  403d6a:	f005 f863 	bl	408e34 <_Bfree>
  403d6e:	4658      	mov	r0, fp
  403d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d72:	f005 f85f 	bl	408e34 <_Bfree>
  403d76:	4658      	mov	r0, fp
  403d78:	9906      	ldr	r1, [sp, #24]
  403d7a:	f005 f85b 	bl	408e34 <_Bfree>
  403d7e:	f7ff bb19 	b.w	4033b4 <_strtod_r+0xac>
  403d82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403d86:	f006 fa39 	bl	40a1fc <__aeabi_d2iz>
  403d8a:	f7fe fb93 	bl	4024b4 <__aeabi_i2d>
  403d8e:	4602      	mov	r2, r0
  403d90:	460b      	mov	r3, r1
  403d92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403d96:	f7fe fa3f 	bl	402218 <__aeabi_dsub>
  403d9a:	4680      	mov	r8, r0
  403d9c:	4689      	mov	r9, r1
  403d9e:	f1ba 0f00 	cmp.w	sl, #0
  403da2:	d111      	bne.n	403dc8 <_strtod_r+0xac0>
  403da4:	9a02      	ldr	r2, [sp, #8]
  403da6:	b97a      	cbnz	r2, 403dc8 <_strtod_r+0xac0>
  403da8:	f3c4 0413 	ubfx	r4, r4, #0, #20
  403dac:	b964      	cbnz	r4, 403dc8 <_strtod_r+0xac0>
  403dae:	a37a      	add	r3, pc, #488	; (adr r3, 403f98 <_strtod_r+0xc90>)
  403db0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403db4:	f006 f9fa 	bl	40a1ac <__aeabi_dcmplt>
  403db8:	2800      	cmp	r0, #0
  403dba:	f43f adf4 	beq.w	4039a6 <_strtod_r+0x69e>
  403dbe:	46b2      	mov	sl, r6
  403dc0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403dc4:	991a      	ldr	r1, [sp, #104]	; 0x68
  403dc6:	e7c7      	b.n	403d58 <_strtod_r+0xa50>
  403dc8:	4640      	mov	r0, r8
  403dca:	4649      	mov	r1, r9
  403dcc:	a374      	add	r3, pc, #464	; (adr r3, 403fa0 <_strtod_r+0xc98>)
  403dce:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd2:	f006 f9eb 	bl	40a1ac <__aeabi_dcmplt>
  403dd6:	2800      	cmp	r0, #0
  403dd8:	d1f1      	bne.n	403dbe <_strtod_r+0xab6>
  403dda:	4640      	mov	r0, r8
  403ddc:	4649      	mov	r1, r9
  403dde:	a372      	add	r3, pc, #456	; (adr r3, 403fa8 <_strtod_r+0xca0>)
  403de0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403de4:	f006 fa00 	bl	40a1e8 <__aeabi_dcmpgt>
  403de8:	2800      	cmp	r0, #0
  403dea:	f43f addc 	beq.w	4039a6 <_strtod_r+0x69e>
  403dee:	e7e6      	b.n	403dbe <_strtod_r+0xab6>
  403df0:	4650      	mov	r0, sl
  403df2:	2808      	cmp	r0, #8
  403df4:	f100 0a01 	add.w	sl, r0, #1
  403df8:	f300 8107 	bgt.w	40400a <_strtod_r+0xd02>
  403dfc:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403e00:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  403e04:	2000      	movs	r0, #0
  403e06:	1c62      	adds	r2, r4, #1
  403e08:	9219      	str	r2, [sp, #100]	; 0x64
  403e0a:	7864      	ldrb	r4, [r4, #1]
  403e0c:	e643      	b.n	403a96 <_strtod_r+0x78e>
  403e0e:	f43f aca5 	beq.w	40375c <_strtod_r+0x454>
  403e12:	f1c8 0400 	rsb	r4, r8, #0
  403e16:	f014 030f 	ands.w	r3, r4, #15
  403e1a:	d00a      	beq.n	403e32 <_strtod_r+0xb2a>
  403e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e20:	4a66      	ldr	r2, [pc, #408]	; (403fbc <_strtod_r+0xcb4>)
  403e22:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e26:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e2a:	f7fe fcd3 	bl	4027d4 <__aeabi_ddiv>
  403e2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e32:	1124      	asrs	r4, r4, #4
  403e34:	f43f ac92 	beq.w	40375c <_strtod_r+0x454>
  403e38:	2c1f      	cmp	r4, #31
  403e3a:	dc34      	bgt.n	403ea6 <_strtod_r+0xb9e>
  403e3c:	f014 0f10 	tst.w	r4, #16
  403e40:	bf14      	ite	ne
  403e42:	236a      	movne	r3, #106	; 0x6a
  403e44:	2300      	moveq	r3, #0
  403e46:	2c00      	cmp	r4, #0
  403e48:	930a      	str	r3, [sp, #40]	; 0x28
  403e4a:	dd0e      	ble.n	403e6a <_strtod_r+0xb62>
  403e4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e50:	4d5b      	ldr	r5, [pc, #364]	; (403fc0 <_strtod_r+0xcb8>)
  403e52:	07e3      	lsls	r3, r4, #31
  403e54:	d503      	bpl.n	403e5e <_strtod_r+0xb56>
  403e56:	e9d5 2300 	ldrd	r2, r3, [r5]
  403e5a:	f7fe fb91 	bl	402580 <__aeabi_dmul>
  403e5e:	1064      	asrs	r4, r4, #1
  403e60:	f105 0508 	add.w	r5, r5, #8
  403e64:	d1f5      	bne.n	403e52 <_strtod_r+0xb4a>
  403e66:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e6a:	980a      	ldr	r0, [sp, #40]	; 0x28
  403e6c:	b190      	cbz	r0, 403e94 <_strtod_r+0xb8c>
  403e6e:	9903      	ldr	r1, [sp, #12]
  403e70:	f3c1 530a 	ubfx	r3, r1, #20, #11
  403e74:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  403e78:	2b00      	cmp	r3, #0
  403e7a:	460a      	mov	r2, r1
  403e7c:	dd0a      	ble.n	403e94 <_strtod_r+0xb8c>
  403e7e:	2b1f      	cmp	r3, #31
  403e80:	f340 81bc 	ble.w	4041fc <_strtod_r+0xef4>
  403e84:	2000      	movs	r0, #0
  403e86:	2b34      	cmp	r3, #52	; 0x34
  403e88:	9002      	str	r0, [sp, #8]
  403e8a:	f340 81bf 	ble.w	40420c <_strtod_r+0xf04>
  403e8e:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  403e92:	9103      	str	r1, [sp, #12]
  403e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e98:	2200      	movs	r2, #0
  403e9a:	2300      	movs	r3, #0
  403e9c:	f006 f97c 	bl	40a198 <__aeabi_dcmpeq>
  403ea0:	2800      	cmp	r0, #0
  403ea2:	f43f ac5d 	beq.w	403760 <_strtod_r+0x458>
  403ea6:	2322      	movs	r3, #34	; 0x22
  403ea8:	f8cb 3000 	str.w	r3, [fp]
  403eac:	f04f 0800 	mov.w	r8, #0
  403eb0:	f04f 0900 	mov.w	r9, #0
  403eb4:	f7ff ba7e 	b.w	4033b4 <_strtod_r+0xac>
  403eb8:	f644 611f 	movw	r1, #19999	; 0x4e1f
  403ebc:	e40d      	b.n	4036da <_strtod_r+0x3d2>
  403ebe:	9903      	ldr	r1, [sp, #12]
  403ec0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  403ec4:	9403      	str	r4, [sp, #12]
  403ec6:	e567      	b.n	403998 <_strtod_r+0x690>
  403ec8:	9908      	ldr	r1, [sp, #32]
  403eca:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  403ece:	4299      	cmp	r1, r3
  403ed0:	f73f ac2a 	bgt.w	403728 <_strtod_r+0x420>
  403ed4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ed8:	4c38      	ldr	r4, [pc, #224]	; (403fbc <_strtod_r+0xcb4>)
  403eda:	f1ca 050f 	rsb	r5, sl, #15
  403ede:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  403ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
  403ee6:	f7fe fb4b 	bl	402580 <__aeabi_dmul>
  403eea:	9a08      	ldr	r2, [sp, #32]
  403eec:	1b55      	subs	r5, r2, r5
  403eee:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  403ef2:	e9d4 2300 	ldrd	r2, r3, [r4]
  403ef6:	f7fe fb43 	bl	402580 <__aeabi_dmul>
  403efa:	4680      	mov	r8, r0
  403efc:	4689      	mov	r9, r1
  403efe:	f7ff ba59 	b.w	4033b4 <_strtod_r+0xac>
  403f02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403f06:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  403f0a:	e660      	b.n	403bce <_strtod_r+0x8c6>
  403f0c:	492d      	ldr	r1, [pc, #180]	; (403fc4 <_strtod_r+0xcbc>)
  403f0e:	2000      	movs	r0, #0
  403f10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403f14:	e651      	b.n	403bba <_strtod_r+0x8b2>
  403f16:	464a      	mov	r2, r9
  403f18:	2a00      	cmp	r2, #0
  403f1a:	f47f ae33 	bne.w	403b84 <_strtod_r+0x87c>
  403f1e:	46b2      	mov	sl, r6
  403f20:	2322      	movs	r3, #34	; 0x22
  403f22:	f8cb 3000 	str.w	r3, [fp]
  403f26:	991a      	ldr	r1, [sp, #104]	; 0x68
  403f28:	f04f 0800 	mov.w	r8, #0
  403f2c:	f04f 0900 	mov.w	r9, #0
  403f30:	e712      	b.n	403d58 <_strtod_r+0xa50>
  403f32:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403f34:	b13a      	cbz	r2, 403f46 <_strtod_r+0xc3e>
  403f36:	a81c      	add	r0, sp, #112	; 0x70
  403f38:	2135      	movs	r1, #53	; 0x35
  403f3a:	f005 fb4f 	bl	4095dc <__copybits>
  403f3e:	4658      	mov	r0, fp
  403f40:	991a      	ldr	r1, [sp, #104]	; 0x68
  403f42:	f004 ff77 	bl	408e34 <_Bfree>
  403f46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403f48:	2d06      	cmp	r5, #6
  403f4a:	f63f ab6c 	bhi.w	403626 <_strtod_r+0x31e>
  403f4e:	a001      	add	r0, pc, #4	; (adr r0, 403f54 <_strtod_r+0xc4c>)
  403f50:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  403f54:	00403f89 	.word	0x00403f89
  403f58:	00403fc9 	.word	0x00403fc9
  403f5c:	00403f7d 	.word	0x00403f7d
  403f60:	00403f71 	.word	0x00403f71
  403f64:	0040361b 	.word	0x0040361b
  403f68:	00403fc9 	.word	0x00403fc9
  403f6c:	00403f89 	.word	0x00403f89
  403f70:	4911      	ldr	r1, [pc, #68]	; (403fb8 <_strtod_r+0xcb0>)
  403f72:	2200      	movs	r2, #0
  403f74:	9103      	str	r1, [sp, #12]
  403f76:	9202      	str	r2, [sp, #8]
  403f78:	f7ff bb55 	b.w	403626 <_strtod_r+0x31e>
  403f7c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  403f7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403f80:	9202      	str	r2, [sp, #8]
  403f82:	9303      	str	r3, [sp, #12]
  403f84:	f7ff bb4f 	b.w	403626 <_strtod_r+0x31e>
  403f88:	2100      	movs	r1, #0
  403f8a:	9103      	str	r1, [sp, #12]
  403f8c:	9102      	str	r1, [sp, #8]
  403f8e:	f7ff bb4a 	b.w	403626 <_strtod_r+0x31e>
  403f92:	bf00      	nop
  403f94:	f3af 8000 	nop.w
  403f98:	94a03595 	.word	0x94a03595
  403f9c:	3fcfffff 	.word	0x3fcfffff
  403fa0:	94a03595 	.word	0x94a03595
  403fa4:	3fdfffff 	.word	0x3fdfffff
  403fa8:	35afe535 	.word	0x35afe535
  403fac:	3fe00000 	.word	0x3fe00000
  403fb0:	7c9fffff 	.word	0x7c9fffff
  403fb4:	7fefffff 	.word	0x7fefffff
  403fb8:	7ff00000 	.word	0x7ff00000
  403fbc:	0040aae0 	.word	0x0040aae0
  403fc0:	0040a918 	.word	0x0040a918
  403fc4:	3ff00000 	.word	0x3ff00000
  403fc8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  403fca:	981c      	ldr	r0, [sp, #112]	; 0x70
  403fcc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403fd0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  403fd4:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  403fd8:	9002      	str	r0, [sp, #8]
  403fda:	9203      	str	r2, [sp, #12]
  403fdc:	f7ff bb23 	b.w	403626 <_strtod_r+0x31e>
  403fe0:	9b08      	ldr	r3, [sp, #32]
  403fe2:	3316      	adds	r3, #22
  403fe4:	f6ff aba0 	blt.w	403728 <_strtod_r+0x420>
  403fe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fec:	4b8d      	ldr	r3, [pc, #564]	; (404224 <_strtod_r+0xf1c>)
  403fee:	9a08      	ldr	r2, [sp, #32]
  403ff0:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  403ff4:	e9da 2300 	ldrd	r2, r3, [sl]
  403ff8:	f7fe fbec 	bl	4027d4 <__aeabi_ddiv>
  403ffc:	4680      	mov	r8, r0
  403ffe:	4689      	mov	r9, r1
  404000:	f7ff b9d8 	b.w	4033b4 <_strtod_r+0xac>
  404004:	46b2      	mov	sl, r6
  404006:	4601      	mov	r1, r0
  404008:	e69d      	b.n	403d46 <_strtod_r+0xa3e>
  40400a:	f1ba 0f10 	cmp.w	sl, #16
  40400e:	bfdc      	itt	le
  404010:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  404014:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  404018:	2000      	movs	r0, #0
  40401a:	e6f4      	b.n	403e06 <_strtod_r+0xafe>
  40401c:	4655      	mov	r5, sl
  40401e:	46c4      	mov	ip, r8
  404020:	46b2      	mov	sl, r6
  404022:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404026:	2d00      	cmp	r5, #0
  404028:	f000 8082 	beq.w	404130 <_strtod_r+0xe28>
  40402c:	9a03      	ldr	r2, [sp, #12]
  40402e:	4b7e      	ldr	r3, [pc, #504]	; (404228 <_strtod_r+0xf20>)
  404030:	f3c2 0113 	ubfx	r1, r2, #0, #20
  404034:	4299      	cmp	r1, r3
  404036:	f000 80a3 	beq.w	404180 <_strtod_r+0xe78>
  40403a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40403c:	2b00      	cmp	r3, #0
  40403e:	f000 8083 	beq.w	404148 <_strtod_r+0xe40>
  404042:	9803      	ldr	r0, [sp, #12]
  404044:	4203      	tst	r3, r0
  404046:	d00f      	beq.n	404068 <_strtod_r+0xd60>
  404048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40404c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40404e:	2d00      	cmp	r5, #0
  404050:	f000 8084 	beq.w	40415c <_strtod_r+0xe54>
  404054:	f7ff f936 	bl	4032c4 <sulp>
  404058:	4602      	mov	r2, r0
  40405a:	460b      	mov	r3, r1
  40405c:	4640      	mov	r0, r8
  40405e:	4649      	mov	r1, r9
  404060:	f7fe f8dc 	bl	40221c <__adddf3>
  404064:	4680      	mov	r8, r0
  404066:	4689      	mov	r9, r1
  404068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40406a:	b1b3      	cbz	r3, 40409a <_strtod_r+0xd92>
  40406c:	486f      	ldr	r0, [pc, #444]	; (40422c <_strtod_r+0xf24>)
  40406e:	2200      	movs	r2, #0
  404070:	9013      	str	r0, [sp, #76]	; 0x4c
  404072:	9212      	str	r2, [sp, #72]	; 0x48
  404074:	4640      	mov	r0, r8
  404076:	4649      	mov	r1, r9
  404078:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40407c:	f7fe fa80 	bl	402580 <__aeabi_dmul>
  404080:	4680      	mov	r8, r0
  404082:	4689      	mov	r9, r1
  404084:	e9cd 8902 	strd	r8, r9, [sp, #8]
  404088:	9b03      	ldr	r3, [sp, #12]
  40408a:	b933      	cbnz	r3, 40409a <_strtod_r+0xd92>
  40408c:	9802      	ldr	r0, [sp, #8]
  40408e:	b920      	cbnz	r0, 40409a <_strtod_r+0xd92>
  404090:	2322      	movs	r3, #34	; 0x22
  404092:	991a      	ldr	r1, [sp, #104]	; 0x68
  404094:	f8cb 3000 	str.w	r3, [fp]
  404098:	e65e      	b.n	403d58 <_strtod_r+0xa50>
  40409a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40409c:	e65c      	b.n	403d58 <_strtod_r+0xa50>
  40409e:	4655      	mov	r5, sl
  4040a0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4040a4:	46b2      	mov	sl, r6
  4040a6:	2d00      	cmp	r5, #0
  4040a8:	d1de      	bne.n	404068 <_strtod_r+0xd60>
  4040aa:	9a02      	ldr	r2, [sp, #8]
  4040ac:	2a00      	cmp	r2, #0
  4040ae:	d1db      	bne.n	404068 <_strtod_r+0xd60>
  4040b0:	9803      	ldr	r0, [sp, #12]
  4040b2:	f3c0 0313 	ubfx	r3, r0, #0, #20
  4040b6:	4604      	mov	r4, r0
  4040b8:	2b00      	cmp	r3, #0
  4040ba:	d1d5      	bne.n	404068 <_strtod_r+0xd60>
  4040bc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4040c0:	0d1b      	lsrs	r3, r3, #20
  4040c2:	051b      	lsls	r3, r3, #20
  4040c4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4040c8:	d9ce      	bls.n	404068 <_strtod_r+0xd60>
  4040ca:	9906      	ldr	r1, [sp, #24]
  4040cc:	694b      	ldr	r3, [r1, #20]
  4040ce:	b913      	cbnz	r3, 4040d6 <_strtod_r+0xdce>
  4040d0:	690b      	ldr	r3, [r1, #16]
  4040d2:	2b01      	cmp	r3, #1
  4040d4:	ddc8      	ble.n	404068 <_strtod_r+0xd60>
  4040d6:	9906      	ldr	r1, [sp, #24]
  4040d8:	2201      	movs	r2, #1
  4040da:	4658      	mov	r0, fp
  4040dc:	f005 f88e 	bl	4091fc <__lshift>
  4040e0:	4639      	mov	r1, r7
  4040e2:	9006      	str	r0, [sp, #24]
  4040e4:	f005 f8e8 	bl	4092b8 <__mcmp>
  4040e8:	2800      	cmp	r0, #0
  4040ea:	ddbd      	ble.n	404068 <_strtod_r+0xd60>
  4040ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040ee:	2b00      	cmp	r3, #0
  4040f0:	d17a      	bne.n	4041e8 <_strtod_r+0xee0>
  4040f2:	4b4f      	ldr	r3, [pc, #316]	; (404230 <_strtod_r+0xf28>)
  4040f4:	4023      	ands	r3, r4
  4040f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  4040fa:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  4040fe:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  404102:	f04f 31ff 	mov.w	r1, #4294967295
  404106:	9003      	str	r0, [sp, #12]
  404108:	9102      	str	r1, [sp, #8]
  40410a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40410e:	e7ab      	b.n	404068 <_strtod_r+0xd60>
  404110:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  404114:	2200      	movs	r2, #0
  404116:	9103      	str	r1, [sp, #12]
  404118:	920a      	str	r2, [sp, #40]	; 0x28
  40411a:	f7ff bb21 	b.w	403760 <_strtod_r+0x458>
  40411e:	4b45      	ldr	r3, [pc, #276]	; (404234 <_strtod_r+0xf2c>)
  404120:	4945      	ldr	r1, [pc, #276]	; (404238 <_strtod_r+0xf30>)
  404122:	2200      	movs	r2, #0
  404124:	2000      	movs	r0, #0
  404126:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40412a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40412e:	e4ac      	b.n	403a8a <_strtod_r+0x782>
  404130:	9903      	ldr	r1, [sp, #12]
  404132:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404136:	460c      	mov	r4, r1
  404138:	2b00      	cmp	r3, #0
  40413a:	f47f af7e 	bne.w	40403a <_strtod_r+0xd32>
  40413e:	9a02      	ldr	r2, [sp, #8]
  404140:	2a00      	cmp	r2, #0
  404142:	f47f af7a 	bne.w	40403a <_strtod_r+0xd32>
  404146:	e7d1      	b.n	4040ec <_strtod_r+0xde4>
  404148:	9902      	ldr	r1, [sp, #8]
  40414a:	ea1c 0f01 	tst.w	ip, r1
  40414e:	d08b      	beq.n	404068 <_strtod_r+0xd60>
  404150:	e77a      	b.n	404048 <_strtod_r+0xd40>
  404152:	3101      	adds	r1, #1
  404154:	9119      	str	r1, [sp, #100]	; 0x64
  404156:	e57e      	b.n	403c56 <_strtod_r+0x94e>
  404158:	2700      	movs	r7, #0
  40415a:	e4e8      	b.n	403b2e <_strtod_r+0x826>
  40415c:	f7ff f8b2 	bl	4032c4 <sulp>
  404160:	4602      	mov	r2, r0
  404162:	460b      	mov	r3, r1
  404164:	4640      	mov	r0, r8
  404166:	4649      	mov	r1, r9
  404168:	f7fe f856 	bl	402218 <__aeabi_dsub>
  40416c:	2200      	movs	r2, #0
  40416e:	2300      	movs	r3, #0
  404170:	4680      	mov	r8, r0
  404172:	4689      	mov	r9, r1
  404174:	f006 f810 	bl	40a198 <__aeabi_dcmpeq>
  404178:	2800      	cmp	r0, #0
  40417a:	f47f aed1 	bne.w	403f20 <_strtod_r+0xc18>
  40417e:	e773      	b.n	404068 <_strtod_r+0xd60>
  404180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404182:	9902      	ldr	r1, [sp, #8]
  404184:	b1db      	cbz	r3, 4041be <_strtod_r+0xeb6>
  404186:	4b2a      	ldr	r3, [pc, #168]	; (404230 <_strtod_r+0xf28>)
  404188:	4013      	ands	r3, r2
  40418a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40418e:	d816      	bhi.n	4041be <_strtod_r+0xeb6>
  404190:	0d1b      	lsrs	r3, r3, #20
  404192:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  404196:	f04f 30ff 	mov.w	r0, #4294967295
  40419a:	fa00 f303 	lsl.w	r3, r0, r3
  40419e:	4299      	cmp	r1, r3
  4041a0:	f47f af4b 	bne.w	40403a <_strtod_r+0xd32>
  4041a4:	4b25      	ldr	r3, [pc, #148]	; (40423c <_strtod_r+0xf34>)
  4041a6:	429a      	cmp	r2, r3
  4041a8:	d038      	beq.n	40421c <_strtod_r+0xf14>
  4041aa:	4b21      	ldr	r3, [pc, #132]	; (404230 <_strtod_r+0xf28>)
  4041ac:	2000      	movs	r0, #0
  4041ae:	4013      	ands	r3, r2
  4041b0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4041b4:	9303      	str	r3, [sp, #12]
  4041b6:	9002      	str	r0, [sp, #8]
  4041b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4041bc:	e754      	b.n	404068 <_strtod_r+0xd60>
  4041be:	f04f 33ff 	mov.w	r3, #4294967295
  4041c2:	e7ec      	b.n	40419e <_strtod_r+0xe96>
  4041c4:	a819      	add	r0, sp, #100	; 0x64
  4041c6:	491e      	ldr	r1, [pc, #120]	; (404240 <_strtod_r+0xf38>)
  4041c8:	aa1c      	add	r2, sp, #112	; 0x70
  4041ca:	f004 f8f7 	bl	4083bc <__hexnan>
  4041ce:	2805      	cmp	r0, #5
  4041d0:	f47f ad17 	bne.w	403c02 <_strtod_r+0x8fa>
  4041d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4041d6:	991c      	ldr	r1, [sp, #112]	; 0x70
  4041d8:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  4041dc:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  4041e0:	9003      	str	r0, [sp, #12]
  4041e2:	9102      	str	r1, [sp, #8]
  4041e4:	f7ff ba25 	b.w	403632 <_strtod_r+0x32a>
  4041e8:	4b11      	ldr	r3, [pc, #68]	; (404230 <_strtod_r+0xf28>)
  4041ea:	4023      	ands	r3, r4
  4041ec:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4041f0:	d881      	bhi.n	4040f6 <_strtod_r+0xdee>
  4041f2:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  4041f6:	f63f af39 	bhi.w	40406c <_strtod_r+0xd64>
  4041fa:	e691      	b.n	403f20 <_strtod_r+0xc18>
  4041fc:	f04f 32ff 	mov.w	r2, #4294967295
  404200:	fa02 f303 	lsl.w	r3, r2, r3
  404204:	9a02      	ldr	r2, [sp, #8]
  404206:	4013      	ands	r3, r2
  404208:	9302      	str	r3, [sp, #8]
  40420a:	e643      	b.n	403e94 <_strtod_r+0xb8c>
  40420c:	3b20      	subs	r3, #32
  40420e:	f04f 31ff 	mov.w	r1, #4294967295
  404212:	fa01 f303 	lsl.w	r3, r1, r3
  404216:	4013      	ands	r3, r2
  404218:	9303      	str	r3, [sp, #12]
  40421a:	e63b      	b.n	403e94 <_strtod_r+0xb8c>
  40421c:	3101      	adds	r1, #1
  40421e:	d1c4      	bne.n	4041aa <_strtod_r+0xea2>
  404220:	e590      	b.n	403d44 <_strtod_r+0xa3c>
  404222:	bf00      	nop
  404224:	0040aae0 	.word	0x0040aae0
  404228:	000fffff 	.word	0x000fffff
  40422c:	39500000 	.word	0x39500000
  404230:	7ff00000 	.word	0x7ff00000
  404234:	bfe00000 	.word	0xbfe00000
  404238:	3fe00000 	.word	0x3fe00000
  40423c:	7fefffff 	.word	0x7fefffff
  404240:	0040a900 	.word	0x0040a900
  404244:	f3af 8000 	nop.w

00404248 <strtof>:
  404248:	b538      	push	{r3, r4, r5, lr}
  40424a:	4b0a      	ldr	r3, [pc, #40]	; (404274 <strtof+0x2c>)
  40424c:	460a      	mov	r2, r1
  40424e:	4601      	mov	r1, r0
  404250:	6818      	ldr	r0, [r3, #0]
  404252:	f7ff f859 	bl	403308 <_strtod_r>
  404256:	4604      	mov	r4, r0
  404258:	460d      	mov	r5, r1
  40425a:	f005 fbf3 	bl	409a44 <__fpclassifyd>
  40425e:	b120      	cbz	r0, 40426a <strtof+0x22>
  404260:	4620      	mov	r0, r4
  404262:	4629      	mov	r1, r5
  404264:	f7fe fb9e 	bl	4029a4 <__aeabi_d2f>
  404268:	bd38      	pop	{r3, r4, r5, pc}
  40426a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40426e:	f005 bc23 	b.w	409ab8 <nanf>
  404272:	bf00      	nop
  404274:	20000520 	.word	0x20000520

00404278 <_svfprintf_r>:
  404278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40427c:	b0c9      	sub	sp, #292	; 0x124
  40427e:	9310      	str	r3, [sp, #64]	; 0x40
  404280:	910c      	str	r1, [sp, #48]	; 0x30
  404282:	4691      	mov	r9, r2
  404284:	900d      	str	r0, [sp, #52]	; 0x34
  404286:	f004 f96d 	bl	408564 <_localeconv_r>
  40428a:	6800      	ldr	r0, [r0, #0]
  40428c:	9015      	str	r0, [sp, #84]	; 0x54
  40428e:	f005 fc59 	bl	409b44 <strlen>
  404292:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404294:	9018      	str	r0, [sp, #96]	; 0x60
  404296:	89a3      	ldrh	r3, [r4, #12]
  404298:	061e      	lsls	r6, r3, #24
  40429a:	d503      	bpl.n	4042a4 <_svfprintf_r+0x2c>
  40429c:	6923      	ldr	r3, [r4, #16]
  40429e:	2b00      	cmp	r3, #0
  4042a0:	f001 8081 	beq.w	4053a6 <_svfprintf_r+0x112e>
  4042a4:	ac38      	add	r4, sp, #224	; 0xe0
  4042a6:	46a4      	mov	ip, r4
  4042a8:	9408      	str	r4, [sp, #32]
  4042aa:	942b      	str	r4, [sp, #172]	; 0xac
  4042ac:	2500      	movs	r5, #0
  4042ae:	2400      	movs	r4, #0
  4042b0:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4042b4:	2300      	movs	r3, #0
  4042b6:	9311      	str	r3, [sp, #68]	; 0x44
  4042b8:	932d      	str	r3, [sp, #180]	; 0xb4
  4042ba:	932c      	str	r3, [sp, #176]	; 0xb0
  4042bc:	931a      	str	r3, [sp, #104]	; 0x68
  4042be:	9319      	str	r3, [sp, #100]	; 0x64
  4042c0:	930e      	str	r3, [sp, #56]	; 0x38
  4042c2:	4666      	mov	r6, ip
  4042c4:	f899 3000 	ldrb.w	r3, [r9]
  4042c8:	2b00      	cmp	r3, #0
  4042ca:	f000 80f8 	beq.w	4044be <_svfprintf_r+0x246>
  4042ce:	2b25      	cmp	r3, #37	; 0x25
  4042d0:	f000 80f5 	beq.w	4044be <_svfprintf_r+0x246>
  4042d4:	f109 0201 	add.w	r2, r9, #1
  4042d8:	e001      	b.n	4042de <_svfprintf_r+0x66>
  4042da:	2b25      	cmp	r3, #37	; 0x25
  4042dc:	d004      	beq.n	4042e8 <_svfprintf_r+0x70>
  4042de:	7813      	ldrb	r3, [r2, #0]
  4042e0:	4614      	mov	r4, r2
  4042e2:	3201      	adds	r2, #1
  4042e4:	2b00      	cmp	r3, #0
  4042e6:	d1f8      	bne.n	4042da <_svfprintf_r+0x62>
  4042e8:	ebc9 0504 	rsb	r5, r9, r4
  4042ec:	b17d      	cbz	r5, 40430e <_svfprintf_r+0x96>
  4042ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4042f0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4042f2:	3301      	adds	r3, #1
  4042f4:	442a      	add	r2, r5
  4042f6:	2b07      	cmp	r3, #7
  4042f8:	f8c6 9000 	str.w	r9, [r6]
  4042fc:	6075      	str	r5, [r6, #4]
  4042fe:	922d      	str	r2, [sp, #180]	; 0xb4
  404300:	932c      	str	r3, [sp, #176]	; 0xb0
  404302:	f300 80c2 	bgt.w	40448a <_svfprintf_r+0x212>
  404306:	3608      	adds	r6, #8
  404308:	980e      	ldr	r0, [sp, #56]	; 0x38
  40430a:	4428      	add	r0, r5
  40430c:	900e      	str	r0, [sp, #56]	; 0x38
  40430e:	7823      	ldrb	r3, [r4, #0]
  404310:	2b00      	cmp	r3, #0
  404312:	f000 80c2 	beq.w	40449a <_svfprintf_r+0x222>
  404316:	2300      	movs	r3, #0
  404318:	f894 8001 	ldrb.w	r8, [r4, #1]
  40431c:	461a      	mov	r2, r3
  40431e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404322:	930f      	str	r3, [sp, #60]	; 0x3c
  404324:	9309      	str	r3, [sp, #36]	; 0x24
  404326:	f104 0901 	add.w	r9, r4, #1
  40432a:	f04f 34ff 	mov.w	r4, #4294967295
  40432e:	940a      	str	r4, [sp, #40]	; 0x28
  404330:	f109 0901 	add.w	r9, r9, #1
  404334:	f1a8 0320 	sub.w	r3, r8, #32
  404338:	2b58      	cmp	r3, #88	; 0x58
  40433a:	f200 83c5 	bhi.w	404ac8 <_svfprintf_r+0x850>
  40433e:	e8df f013 	tbh	[pc, r3, lsl #1]
  404342:	026a      	.short	0x026a
  404344:	03c303c3 	.word	0x03c303c3
  404348:	03c30271 	.word	0x03c30271
  40434c:	03c303c3 	.word	0x03c303c3
  404350:	03c303c3 	.word	0x03c303c3
  404354:	031403c3 	.word	0x031403c3
  404358:	03c30366 	.word	0x03c30366
  40435c:	00c0009d 	.word	0x00c0009d
  404360:	027803c3 	.word	0x027803c3
  404364:	027f027f 	.word	0x027f027f
  404368:	027f027f 	.word	0x027f027f
  40436c:	027f027f 	.word	0x027f027f
  404370:	027f027f 	.word	0x027f027f
  404374:	03c3027f 	.word	0x03c3027f
  404378:	03c303c3 	.word	0x03c303c3
  40437c:	03c303c3 	.word	0x03c303c3
  404380:	03c303c3 	.word	0x03c303c3
  404384:	03c303c3 	.word	0x03c303c3
  404388:	029003c3 	.word	0x029003c3
  40438c:	03c30371 	.word	0x03c30371
  404390:	03c30371 	.word	0x03c30371
  404394:	03c303c3 	.word	0x03c303c3
  404398:	036a03c3 	.word	0x036a03c3
  40439c:	03c303c3 	.word	0x03c303c3
  4043a0:	03c30078 	.word	0x03c30078
  4043a4:	03c303c3 	.word	0x03c303c3
  4043a8:	03c303c3 	.word	0x03c303c3
  4043ac:	03c30059 	.word	0x03c30059
  4043b0:	02af03c3 	.word	0x02af03c3
  4043b4:	03c303c3 	.word	0x03c303c3
  4043b8:	03c303c3 	.word	0x03c303c3
  4043bc:	03c303c3 	.word	0x03c303c3
  4043c0:	03c303c3 	.word	0x03c303c3
  4043c4:	03c303c3 	.word	0x03c303c3
  4043c8:	03480337 	.word	0x03480337
  4043cc:	03710371 	.word	0x03710371
  4043d0:	02ff0371 	.word	0x02ff0371
  4043d4:	03c30348 	.word	0x03c30348
  4043d8:	030803c3 	.word	0x030803c3
  4043dc:	02c503c3 	.word	0x02c503c3
  4043e0:	0320007c 	.word	0x0320007c
  4043e4:	03c303a3 	.word	0x03c303a3
  4043e8:	03c302d9 	.word	0x03c302d9
  4043ec:	03c3005f 	.word	0x03c3005f
  4043f0:	00de03c3 	.word	0x00de03c3
  4043f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4043f8:	f04c 0c10 	orr.w	ip, ip, #16
  4043fc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404400:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404402:	06a2      	lsls	r2, r4, #26
  404404:	f100 8354 	bmi.w	404ab0 <_svfprintf_r+0x838>
  404408:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40440a:	06e3      	lsls	r3, r4, #27
  40440c:	f100 85bd 	bmi.w	404f8a <_svfprintf_r+0xd12>
  404410:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404414:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404418:	f000 85b7 	beq.w	404f8a <_svfprintf_r+0xd12>
  40441c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404420:	2500      	movs	r5, #0
  404422:	f8bc 4000 	ldrh.w	r4, [ip]
  404426:	f10c 0c04 	add.w	ip, ip, #4
  40442a:	2301      	movs	r3, #1
  40442c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404430:	e08c      	b.n	40454c <_svfprintf_r+0x2d4>
  404432:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404434:	f045 0510 	orr.w	r5, r5, #16
  404438:	9509      	str	r5, [sp, #36]	; 0x24
  40443a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40443e:	f01c 0320 	ands.w	r3, ip, #32
  404442:	f040 832a 	bne.w	404a9a <_svfprintf_r+0x822>
  404446:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40444a:	f01c 0210 	ands.w	r2, ip, #16
  40444e:	f040 85a4 	bne.w	404f9a <_svfprintf_r+0xd22>
  404452:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404456:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40445a:	f000 859e 	beq.w	404f9a <_svfprintf_r+0xd22>
  40445e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404462:	4613      	mov	r3, r2
  404464:	f8bc 4000 	ldrh.w	r4, [ip]
  404468:	f10c 0c04 	add.w	ip, ip, #4
  40446c:	2500      	movs	r5, #0
  40446e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404472:	e06b      	b.n	40454c <_svfprintf_r+0x2d4>
  404474:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404476:	9310      	str	r3, [sp, #64]	; 0x40
  404478:	4264      	negs	r4, r4
  40447a:	940f      	str	r4, [sp, #60]	; 0x3c
  40447c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40447e:	f045 0504 	orr.w	r5, r5, #4
  404482:	9509      	str	r5, [sp, #36]	; 0x24
  404484:	f899 8000 	ldrb.w	r8, [r9]
  404488:	e752      	b.n	404330 <_svfprintf_r+0xb8>
  40448a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40448c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40448e:	aa2b      	add	r2, sp, #172	; 0xac
  404490:	f005 fbe2 	bl	409c58 <__ssprint_r>
  404494:	b940      	cbnz	r0, 4044a8 <_svfprintf_r+0x230>
  404496:	ae38      	add	r6, sp, #224	; 0xe0
  404498:	e736      	b.n	404308 <_svfprintf_r+0x90>
  40449a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40449c:	b123      	cbz	r3, 4044a8 <_svfprintf_r+0x230>
  40449e:	980d      	ldr	r0, [sp, #52]	; 0x34
  4044a0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4044a2:	aa2b      	add	r2, sp, #172	; 0xac
  4044a4:	f005 fbd8 	bl	409c58 <__ssprint_r>
  4044a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4044aa:	980e      	ldr	r0, [sp, #56]	; 0x38
  4044ac:	89a3      	ldrh	r3, [r4, #12]
  4044ae:	f013 0f40 	tst.w	r3, #64	; 0x40
  4044b2:	bf18      	it	ne
  4044b4:	f04f 30ff 	movne.w	r0, #4294967295
  4044b8:	b049      	add	sp, #292	; 0x124
  4044ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044be:	464c      	mov	r4, r9
  4044c0:	e725      	b.n	40430e <_svfprintf_r+0x96>
  4044c2:	f899 8000 	ldrb.w	r8, [r9]
  4044c6:	f109 0001 	add.w	r0, r9, #1
  4044ca:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  4044ce:	f001 810c 	beq.w	4056ea <_svfprintf_r+0x1472>
  4044d2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4044d6:	2b09      	cmp	r3, #9
  4044d8:	bf98      	it	ls
  4044da:	2100      	movls	r1, #0
  4044dc:	f201 806b 	bhi.w	4055b6 <_svfprintf_r+0x133e>
  4044e0:	f810 8b01 	ldrb.w	r8, [r0], #1
  4044e4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4044e8:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4044ec:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4044f0:	2b09      	cmp	r3, #9
  4044f2:	d9f5      	bls.n	4044e0 <_svfprintf_r+0x268>
  4044f4:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  4044f8:	910a      	str	r1, [sp, #40]	; 0x28
  4044fa:	4681      	mov	r9, r0
  4044fc:	e71a      	b.n	404334 <_svfprintf_r+0xbc>
  4044fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404500:	4ca1      	ldr	r4, [pc, #644]	; (404788 <_svfprintf_r+0x510>)
  404502:	06af      	lsls	r7, r5, #26
  404504:	941a      	str	r4, [sp, #104]	; 0x68
  404506:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40450a:	f140 81d1 	bpl.w	4048b0 <_svfprintf_r+0x638>
  40450e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404512:	f10c 0307 	add.w	r3, ip, #7
  404516:	f023 0307 	bic.w	r3, r3, #7
  40451a:	f103 0408 	add.w	r4, r3, #8
  40451e:	9410      	str	r4, [sp, #64]	; 0x40
  404520:	e9d3 4500 	ldrd	r4, r5, [r3]
  404524:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404528:	f01c 0f01 	tst.w	ip, #1
  40452c:	f000 8462 	beq.w	404df4 <_svfprintf_r+0xb7c>
  404530:	ea54 0005 	orrs.w	r0, r4, r5
  404534:	f000 845e 	beq.w	404df4 <_svfprintf_r+0xb7c>
  404538:	2330      	movs	r3, #48	; 0x30
  40453a:	f04c 0c02 	orr.w	ip, ip, #2
  40453e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404542:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404546:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40454a:	2302      	movs	r3, #2
  40454c:	f04f 0a00 	mov.w	sl, #0
  404550:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404554:	990a      	ldr	r1, [sp, #40]	; 0x28
  404556:	2900      	cmp	r1, #0
  404558:	db05      	blt.n	404566 <_svfprintf_r+0x2ee>
  40455a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40455e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  404562:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404566:	ea54 0005 	orrs.w	r0, r4, r5
  40456a:	f040 82c5 	bne.w	404af8 <_svfprintf_r+0x880>
  40456e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404570:	2900      	cmp	r1, #0
  404572:	f040 82c1 	bne.w	404af8 <_svfprintf_r+0x880>
  404576:	2b00      	cmp	r3, #0
  404578:	f040 8438 	bne.w	404dec <_svfprintf_r+0xb74>
  40457c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404580:	f01c 0f01 	tst.w	ip, #1
  404584:	f000 8432 	beq.w	404dec <_svfprintf_r+0xb74>
  404588:	af48      	add	r7, sp, #288	; 0x120
  40458a:	2330      	movs	r3, #48	; 0x30
  40458c:	9d08      	ldr	r5, [sp, #32]
  40458e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404592:	1bec      	subs	r4, r5, r7
  404594:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  404598:	2500      	movs	r5, #0
  40459a:	4564      	cmp	r4, ip
  40459c:	bfa8      	it	ge
  40459e:	46a4      	movge	ip, r4
  4045a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4045a4:	9514      	str	r5, [sp, #80]	; 0x50
  4045a6:	f1ba 0f00 	cmp.w	sl, #0
  4045aa:	d002      	beq.n	4045b2 <_svfprintf_r+0x33a>
  4045ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045ae:	3501      	adds	r5, #1
  4045b0:	950b      	str	r5, [sp, #44]	; 0x2c
  4045b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045b4:	f013 0302 	ands.w	r3, r3, #2
  4045b8:	9312      	str	r3, [sp, #72]	; 0x48
  4045ba:	d002      	beq.n	4045c2 <_svfprintf_r+0x34a>
  4045bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045be:	3502      	adds	r5, #2
  4045c0:	950b      	str	r5, [sp, #44]	; 0x2c
  4045c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4045c6:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  4045ca:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  4045ce:	f040 8290 	bne.w	404af2 <_svfprintf_r+0x87a>
  4045d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4045d4:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  4045d8:	ebcc 0b05 	rsb	fp, ip, r5
  4045dc:	f1bb 0f00 	cmp.w	fp, #0
  4045e0:	f340 8287 	ble.w	404af2 <_svfprintf_r+0x87a>
  4045e4:	f1bb 0f10 	cmp.w	fp, #16
  4045e8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4045ea:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4045ec:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 404790 <_svfprintf_r+0x518>
  4045f0:	dd2c      	ble.n	40464c <_svfprintf_r+0x3d4>
  4045f2:	971b      	str	r7, [sp, #108]	; 0x6c
  4045f4:	4630      	mov	r0, r6
  4045f6:	4657      	mov	r7, sl
  4045f8:	2510      	movs	r5, #16
  4045fa:	46ca      	mov	sl, r9
  4045fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4045fe:	46a1      	mov	r9, r4
  404600:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404602:	e006      	b.n	404612 <_svfprintf_r+0x39a>
  404604:	f1ab 0b10 	sub.w	fp, fp, #16
  404608:	f1bb 0f10 	cmp.w	fp, #16
  40460c:	f100 0008 	add.w	r0, r0, #8
  404610:	dd17      	ble.n	404642 <_svfprintf_r+0x3ca>
  404612:	3201      	adds	r2, #1
  404614:	3110      	adds	r1, #16
  404616:	2a07      	cmp	r2, #7
  404618:	912d      	str	r1, [sp, #180]	; 0xb4
  40461a:	922c      	str	r2, [sp, #176]	; 0xb0
  40461c:	6007      	str	r7, [r0, #0]
  40461e:	6045      	str	r5, [r0, #4]
  404620:	ddf0      	ble.n	404604 <_svfprintf_r+0x38c>
  404622:	4620      	mov	r0, r4
  404624:	4631      	mov	r1, r6
  404626:	aa2b      	add	r2, sp, #172	; 0xac
  404628:	f005 fb16 	bl	409c58 <__ssprint_r>
  40462c:	2800      	cmp	r0, #0
  40462e:	f47f af3b 	bne.w	4044a8 <_svfprintf_r+0x230>
  404632:	f1ab 0b10 	sub.w	fp, fp, #16
  404636:	f1bb 0f10 	cmp.w	fp, #16
  40463a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40463c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40463e:	a838      	add	r0, sp, #224	; 0xe0
  404640:	dce7      	bgt.n	404612 <_svfprintf_r+0x39a>
  404642:	464c      	mov	r4, r9
  404644:	46d1      	mov	r9, sl
  404646:	46ba      	mov	sl, r7
  404648:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40464a:	4606      	mov	r6, r0
  40464c:	3201      	adds	r2, #1
  40464e:	eb0b 0c01 	add.w	ip, fp, r1
  404652:	2a07      	cmp	r2, #7
  404654:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404658:	922c      	str	r2, [sp, #176]	; 0xb0
  40465a:	e886 0c00 	stmia.w	r6, {sl, fp}
  40465e:	f300 841a 	bgt.w	404e96 <_svfprintf_r+0xc1e>
  404662:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404666:	3608      	adds	r6, #8
  404668:	f1ba 0f00 	cmp.w	sl, #0
  40466c:	d00f      	beq.n	40468e <_svfprintf_r+0x416>
  40466e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404670:	f10c 0c01 	add.w	ip, ip, #1
  404674:	3301      	adds	r3, #1
  404676:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40467a:	2201      	movs	r2, #1
  40467c:	2b07      	cmp	r3, #7
  40467e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404682:	932c      	str	r3, [sp, #176]	; 0xb0
  404684:	e886 0006 	stmia.w	r6, {r1, r2}
  404688:	f300 83a4 	bgt.w	404dd4 <_svfprintf_r+0xb5c>
  40468c:	3608      	adds	r6, #8
  40468e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404690:	b173      	cbz	r3, 4046b0 <_svfprintf_r+0x438>
  404692:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404694:	f10c 0c02 	add.w	ip, ip, #2
  404698:	3301      	adds	r3, #1
  40469a:	a924      	add	r1, sp, #144	; 0x90
  40469c:	2202      	movs	r2, #2
  40469e:	2b07      	cmp	r3, #7
  4046a0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4046a4:	932c      	str	r3, [sp, #176]	; 0xb0
  4046a6:	e886 0006 	stmia.w	r6, {r1, r2}
  4046aa:	f300 8387 	bgt.w	404dbc <_svfprintf_r+0xb44>
  4046ae:	3608      	adds	r6, #8
  4046b0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  4046b2:	2d80      	cmp	r5, #128	; 0x80
  4046b4:	f000 82ca 	beq.w	404c4c <_svfprintf_r+0x9d4>
  4046b8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4046ba:	ebc4 0a05 	rsb	sl, r4, r5
  4046be:	f1ba 0f00 	cmp.w	sl, #0
  4046c2:	dd3b      	ble.n	40473c <_svfprintf_r+0x4c4>
  4046c4:	f1ba 0f10 	cmp.w	sl, #16
  4046c8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4046ca:	4d30      	ldr	r5, [pc, #192]	; (40478c <_svfprintf_r+0x514>)
  4046cc:	dd2b      	ble.n	404726 <_svfprintf_r+0x4ae>
  4046ce:	940a      	str	r4, [sp, #40]	; 0x28
  4046d0:	4632      	mov	r2, r6
  4046d2:	f04f 0b10 	mov.w	fp, #16
  4046d6:	462e      	mov	r6, r5
  4046d8:	4661      	mov	r1, ip
  4046da:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4046dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4046de:	e006      	b.n	4046ee <_svfprintf_r+0x476>
  4046e0:	f1aa 0a10 	sub.w	sl, sl, #16
  4046e4:	f1ba 0f10 	cmp.w	sl, #16
  4046e8:	f102 0208 	add.w	r2, r2, #8
  4046ec:	dd17      	ble.n	40471e <_svfprintf_r+0x4a6>
  4046ee:	3301      	adds	r3, #1
  4046f0:	3110      	adds	r1, #16
  4046f2:	2b07      	cmp	r3, #7
  4046f4:	912d      	str	r1, [sp, #180]	; 0xb4
  4046f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4046f8:	e882 0840 	stmia.w	r2, {r6, fp}
  4046fc:	ddf0      	ble.n	4046e0 <_svfprintf_r+0x468>
  4046fe:	4620      	mov	r0, r4
  404700:	4629      	mov	r1, r5
  404702:	aa2b      	add	r2, sp, #172	; 0xac
  404704:	f005 faa8 	bl	409c58 <__ssprint_r>
  404708:	2800      	cmp	r0, #0
  40470a:	f47f aecd 	bne.w	4044a8 <_svfprintf_r+0x230>
  40470e:	f1aa 0a10 	sub.w	sl, sl, #16
  404712:	f1ba 0f10 	cmp.w	sl, #16
  404716:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404718:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40471a:	aa38      	add	r2, sp, #224	; 0xe0
  40471c:	dce7      	bgt.n	4046ee <_svfprintf_r+0x476>
  40471e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404720:	4635      	mov	r5, r6
  404722:	468c      	mov	ip, r1
  404724:	4616      	mov	r6, r2
  404726:	3301      	adds	r3, #1
  404728:	44d4      	add	ip, sl
  40472a:	2b07      	cmp	r3, #7
  40472c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404730:	932c      	str	r3, [sp, #176]	; 0xb0
  404732:	e886 0420 	stmia.w	r6, {r5, sl}
  404736:	f300 8335 	bgt.w	404da4 <_svfprintf_r+0xb2c>
  40473a:	3608      	adds	r6, #8
  40473c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40473e:	05ed      	lsls	r5, r5, #23
  404740:	f100 8224 	bmi.w	404b8c <_svfprintf_r+0x914>
  404744:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404746:	44a4      	add	ip, r4
  404748:	3301      	adds	r3, #1
  40474a:	2b07      	cmp	r3, #7
  40474c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404750:	6037      	str	r7, [r6, #0]
  404752:	6074      	str	r4, [r6, #4]
  404754:	932c      	str	r3, [sp, #176]	; 0xb0
  404756:	f300 830f 	bgt.w	404d78 <_svfprintf_r+0xb00>
  40475a:	3608      	adds	r6, #8
  40475c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40475e:	0763      	lsls	r3, r4, #29
  404760:	d549      	bpl.n	4047f6 <_svfprintf_r+0x57e>
  404762:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404764:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404766:	1a2c      	subs	r4, r5, r0
  404768:	2c00      	cmp	r4, #0
  40476a:	dd44      	ble.n	4047f6 <_svfprintf_r+0x57e>
  40476c:	2c10      	cmp	r4, #16
  40476e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404770:	f8df a01c 	ldr.w	sl, [pc, #28]	; 404790 <_svfprintf_r+0x518>
  404774:	dd2b      	ble.n	4047ce <_svfprintf_r+0x556>
  404776:	4657      	mov	r7, sl
  404778:	2510      	movs	r5, #16
  40477a:	4662      	mov	r2, ip
  40477c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  404780:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  404784:	e00b      	b.n	40479e <_svfprintf_r+0x526>
  404786:	bf00      	nop
  404788:	0040a974 	.word	0x0040a974
  40478c:	0040a940 	.word	0x0040a940
  404790:	0040a994 	.word	0x0040a994
  404794:	3c10      	subs	r4, #16
  404796:	2c10      	cmp	r4, #16
  404798:	f106 0608 	add.w	r6, r6, #8
  40479c:	dd15      	ble.n	4047ca <_svfprintf_r+0x552>
  40479e:	3301      	adds	r3, #1
  4047a0:	3210      	adds	r2, #16
  4047a2:	2b07      	cmp	r3, #7
  4047a4:	922d      	str	r2, [sp, #180]	; 0xb4
  4047a6:	932c      	str	r3, [sp, #176]	; 0xb0
  4047a8:	6037      	str	r7, [r6, #0]
  4047aa:	6075      	str	r5, [r6, #4]
  4047ac:	ddf2      	ble.n	404794 <_svfprintf_r+0x51c>
  4047ae:	4650      	mov	r0, sl
  4047b0:	4641      	mov	r1, r8
  4047b2:	aa2b      	add	r2, sp, #172	; 0xac
  4047b4:	f005 fa50 	bl	409c58 <__ssprint_r>
  4047b8:	2800      	cmp	r0, #0
  4047ba:	f47f ae75 	bne.w	4044a8 <_svfprintf_r+0x230>
  4047be:	3c10      	subs	r4, #16
  4047c0:	2c10      	cmp	r4, #16
  4047c2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4047c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4047c6:	ae38      	add	r6, sp, #224	; 0xe0
  4047c8:	dce9      	bgt.n	40479e <_svfprintf_r+0x526>
  4047ca:	4694      	mov	ip, r2
  4047cc:	46ba      	mov	sl, r7
  4047ce:	3301      	adds	r3, #1
  4047d0:	44a4      	add	ip, r4
  4047d2:	2b07      	cmp	r3, #7
  4047d4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4047d8:	932c      	str	r3, [sp, #176]	; 0xb0
  4047da:	f8c6 a000 	str.w	sl, [r6]
  4047de:	6074      	str	r4, [r6, #4]
  4047e0:	dd09      	ble.n	4047f6 <_svfprintf_r+0x57e>
  4047e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4047e4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4047e6:	aa2b      	add	r2, sp, #172	; 0xac
  4047e8:	f005 fa36 	bl	409c58 <__ssprint_r>
  4047ec:	2800      	cmp	r0, #0
  4047ee:	f47f ae5b 	bne.w	4044a8 <_svfprintf_r+0x230>
  4047f2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4047f6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4047f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4047fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4047fc:	42a8      	cmp	r0, r5
  4047fe:	bfac      	ite	ge
  404800:	1824      	addge	r4, r4, r0
  404802:	1964      	addlt	r4, r4, r5
  404804:	940e      	str	r4, [sp, #56]	; 0x38
  404806:	f1bc 0f00 	cmp.w	ip, #0
  40480a:	f040 82c1 	bne.w	404d90 <_svfprintf_r+0xb18>
  40480e:	2300      	movs	r3, #0
  404810:	932c      	str	r3, [sp, #176]	; 0xb0
  404812:	ae38      	add	r6, sp, #224	; 0xe0
  404814:	e556      	b.n	4042c4 <_svfprintf_r+0x4c>
  404816:	f899 8000 	ldrb.w	r8, [r9]
  40481a:	2a00      	cmp	r2, #0
  40481c:	f47f ad88 	bne.w	404330 <_svfprintf_r+0xb8>
  404820:	2220      	movs	r2, #32
  404822:	e585      	b.n	404330 <_svfprintf_r+0xb8>
  404824:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404826:	f045 0501 	orr.w	r5, r5, #1
  40482a:	9509      	str	r5, [sp, #36]	; 0x24
  40482c:	f899 8000 	ldrb.w	r8, [r9]
  404830:	e57e      	b.n	404330 <_svfprintf_r+0xb8>
  404832:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404834:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  404838:	9509      	str	r5, [sp, #36]	; 0x24
  40483a:	f899 8000 	ldrb.w	r8, [r9]
  40483e:	e577      	b.n	404330 <_svfprintf_r+0xb8>
  404840:	2400      	movs	r4, #0
  404842:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404846:	940f      	str	r4, [sp, #60]	; 0x3c
  404848:	4621      	mov	r1, r4
  40484a:	f819 8b01 	ldrb.w	r8, [r9], #1
  40484e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404852:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404856:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40485a:	2b09      	cmp	r3, #9
  40485c:	d9f5      	bls.n	40484a <_svfprintf_r+0x5d2>
  40485e:	910f      	str	r1, [sp, #60]	; 0x3c
  404860:	e568      	b.n	404334 <_svfprintf_r+0xbc>
  404862:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404866:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40486a:	f04c 0c10 	orr.w	ip, ip, #16
  40486e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404872:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404874:	06a5      	lsls	r5, r4, #26
  404876:	f140 80b2 	bpl.w	4049de <_svfprintf_r+0x766>
  40487a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40487c:	1de9      	adds	r1, r5, #7
  40487e:	f021 0107 	bic.w	r1, r1, #7
  404882:	e9d1 2300 	ldrd	r2, r3, [r1]
  404886:	3108      	adds	r1, #8
  404888:	9110      	str	r1, [sp, #64]	; 0x40
  40488a:	4614      	mov	r4, r2
  40488c:	461d      	mov	r5, r3
  40488e:	2a00      	cmp	r2, #0
  404890:	f173 0c00 	sbcs.w	ip, r3, #0
  404894:	f2c0 8394 	blt.w	404fc0 <_svfprintf_r+0xd48>
  404898:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40489c:	2301      	movs	r3, #1
  40489e:	e659      	b.n	404554 <_svfprintf_r+0x2dc>
  4048a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4048a2:	4cb6      	ldr	r4, [pc, #728]	; (404b7c <_svfprintf_r+0x904>)
  4048a4:	06af      	lsls	r7, r5, #26
  4048a6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4048aa:	941a      	str	r4, [sp, #104]	; 0x68
  4048ac:	f53f ae2f 	bmi.w	40450e <_svfprintf_r+0x296>
  4048b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4048b2:	06ed      	lsls	r5, r5, #27
  4048b4:	f140 8443 	bpl.w	40513e <_svfprintf_r+0xec6>
  4048b8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4048bc:	2500      	movs	r5, #0
  4048be:	f8dc 4000 	ldr.w	r4, [ip]
  4048c2:	f10c 0c04 	add.w	ip, ip, #4
  4048c6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4048ca:	e62b      	b.n	404524 <_svfprintf_r+0x2ac>
  4048cc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4048d0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4048d4:	f01c 0f20 	tst.w	ip, #32
  4048d8:	f000 8440 	beq.w	40515c <_svfprintf_r+0xee4>
  4048dc:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4048de:	6821      	ldr	r1, [r4, #0]
  4048e0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4048e2:	17e5      	asrs	r5, r4, #31
  4048e4:	462b      	mov	r3, r5
  4048e6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4048e8:	4622      	mov	r2, r4
  4048ea:	3504      	adds	r5, #4
  4048ec:	9510      	str	r5, [sp, #64]	; 0x40
  4048ee:	e9c1 2300 	strd	r2, r3, [r1]
  4048f2:	e4e7      	b.n	4042c4 <_svfprintf_r+0x4c>
  4048f4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4048f6:	f04f 0a00 	mov.w	sl, #0
  4048fa:	6827      	ldr	r7, [r4, #0]
  4048fc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404900:	1d25      	adds	r5, r4, #4
  404902:	2f00      	cmp	r7, #0
  404904:	f000 85e9 	beq.w	4054da <_svfprintf_r+0x1262>
  404908:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40490a:	4638      	mov	r0, r7
  40490c:	2c00      	cmp	r4, #0
  40490e:	f2c0 859b 	blt.w	405448 <_svfprintf_r+0x11d0>
  404912:	4651      	mov	r1, sl
  404914:	4622      	mov	r2, r4
  404916:	f004 f93d 	bl	408b94 <memchr>
  40491a:	2800      	cmp	r0, #0
  40491c:	f000 8613 	beq.w	405546 <_svfprintf_r+0x12ce>
  404920:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404922:	1bc0      	subs	r0, r0, r7
  404924:	42a0      	cmp	r0, r4
  404926:	bfb8      	it	lt
  404928:	4604      	movlt	r4, r0
  40492a:	9510      	str	r5, [sp, #64]	; 0x40
  40492c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  404930:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  404934:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  404938:	950b      	str	r5, [sp, #44]	; 0x2c
  40493a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40493e:	e632      	b.n	4045a6 <_svfprintf_r+0x32e>
  404940:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404944:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  404948:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40494c:	f899 8000 	ldrb.w	r8, [r9]
  404950:	e4ee      	b.n	404330 <_svfprintf_r+0xb8>
  404952:	f899 8000 	ldrb.w	r8, [r9]
  404956:	464b      	mov	r3, r9
  404958:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40495c:	f000 847f 	beq.w	40525e <_svfprintf_r+0xfe6>
  404960:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404962:	f045 0510 	orr.w	r5, r5, #16
  404966:	9509      	str	r5, [sp, #36]	; 0x24
  404968:	e4e2      	b.n	404330 <_svfprintf_r+0xb8>
  40496a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40496c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40496e:	6824      	ldr	r4, [r4, #0]
  404970:	1d2b      	adds	r3, r5, #4
  404972:	2c00      	cmp	r4, #0
  404974:	940f      	str	r4, [sp, #60]	; 0x3c
  404976:	f6ff ad7d 	blt.w	404474 <_svfprintf_r+0x1fc>
  40497a:	9310      	str	r3, [sp, #64]	; 0x40
  40497c:	f899 8000 	ldrb.w	r8, [r9]
  404980:	e4d6      	b.n	404330 <_svfprintf_r+0xb8>
  404982:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404984:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404988:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40498a:	487d      	ldr	r0, [pc, #500]	; (404b80 <_svfprintf_r+0x908>)
  40498c:	3504      	adds	r5, #4
  40498e:	681c      	ldr	r4, [r3, #0]
  404990:	f04f 0878 	mov.w	r8, #120	; 0x78
  404994:	2330      	movs	r3, #48	; 0x30
  404996:	f04c 0c02 	orr.w	ip, ip, #2
  40499a:	9510      	str	r5, [sp, #64]	; 0x40
  40499c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  4049a0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4049a4:	2500      	movs	r5, #0
  4049a6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  4049aa:	901a      	str	r0, [sp, #104]	; 0x68
  4049ac:	2302      	movs	r3, #2
  4049ae:	e5cd      	b.n	40454c <_svfprintf_r+0x2d4>
  4049b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4049b4:	681a      	ldr	r2, [r3, #0]
  4049b6:	2401      	movs	r4, #1
  4049b8:	2300      	movs	r3, #0
  4049ba:	3504      	adds	r5, #4
  4049bc:	469a      	mov	sl, r3
  4049be:	940b      	str	r4, [sp, #44]	; 0x2c
  4049c0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  4049c4:	9510      	str	r5, [sp, #64]	; 0x40
  4049c6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4049ca:	930a      	str	r3, [sp, #40]	; 0x28
  4049cc:	9314      	str	r3, [sp, #80]	; 0x50
  4049ce:	af2e      	add	r7, sp, #184	; 0xb8
  4049d0:	e5ef      	b.n	4045b2 <_svfprintf_r+0x33a>
  4049d2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4049d4:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4049d8:	06a5      	lsls	r5, r4, #26
  4049da:	f53f af4e 	bmi.w	40487a <_svfprintf_r+0x602>
  4049de:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4049e2:	f01c 0f10 	tst.w	ip, #16
  4049e6:	f040 82df 	bne.w	404fa8 <_svfprintf_r+0xd30>
  4049ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4049ee:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4049f2:	f000 82d9 	beq.w	404fa8 <_svfprintf_r+0xd30>
  4049f6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4049fa:	f9bc 4000 	ldrsh.w	r4, [ip]
  4049fe:	f10c 0c04 	add.w	ip, ip, #4
  404a02:	17e5      	asrs	r5, r4, #31
  404a04:	4622      	mov	r2, r4
  404a06:	462b      	mov	r3, r5
  404a08:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404a0c:	e73f      	b.n	40488e <_svfprintf_r+0x616>
  404a0e:	f899 8000 	ldrb.w	r8, [r9]
  404a12:	222b      	movs	r2, #43	; 0x2b
  404a14:	e48c      	b.n	404330 <_svfprintf_r+0xb8>
  404a16:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a18:	f045 0508 	orr.w	r5, r5, #8
  404a1c:	9509      	str	r5, [sp, #36]	; 0x24
  404a1e:	f899 8000 	ldrb.w	r8, [r9]
  404a22:	e485      	b.n	404330 <_svfprintf_r+0xb8>
  404a24:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404a26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404a2a:	1deb      	adds	r3, r5, #7
  404a2c:	f023 0307 	bic.w	r3, r3, #7
  404a30:	f103 0c08 	add.w	ip, r3, #8
  404a34:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404a38:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a3c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  404a40:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404a44:	f004 fffe 	bl	409a44 <__fpclassifyd>
  404a48:	2801      	cmp	r0, #1
  404a4a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404a4e:	f040 835c 	bne.w	40510a <_svfprintf_r+0xe92>
  404a52:	2200      	movs	r2, #0
  404a54:	2300      	movs	r3, #0
  404a56:	f005 fba9 	bl	40a1ac <__aeabi_dcmplt>
  404a5a:	2800      	cmp	r0, #0
  404a5c:	f040 8563 	bne.w	405526 <_svfprintf_r+0x12ae>
  404a60:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404a64:	2503      	movs	r5, #3
  404a66:	950b      	str	r5, [sp, #44]	; 0x2c
  404a68:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a6a:	4f46      	ldr	r7, [pc, #280]	; (404b84 <_svfprintf_r+0x90c>)
  404a6c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404a70:	4b45      	ldr	r3, [pc, #276]	; (404b88 <_svfprintf_r+0x910>)
  404a72:	2400      	movs	r4, #0
  404a74:	9509      	str	r5, [sp, #36]	; 0x24
  404a76:	2500      	movs	r5, #0
  404a78:	940a      	str	r4, [sp, #40]	; 0x28
  404a7a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  404a7e:	bfd8      	it	le
  404a80:	461f      	movle	r7, r3
  404a82:	2403      	movs	r4, #3
  404a84:	9514      	str	r5, [sp, #80]	; 0x50
  404a86:	e58e      	b.n	4045a6 <_svfprintf_r+0x32e>
  404a88:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a8c:	f04c 0c20 	orr.w	ip, ip, #32
  404a90:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a94:	f899 8000 	ldrb.w	r8, [r9]
  404a98:	e44a      	b.n	404330 <_svfprintf_r+0xb8>
  404a9a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404a9c:	1de3      	adds	r3, r4, #7
  404a9e:	f023 0307 	bic.w	r3, r3, #7
  404aa2:	f103 0508 	add.w	r5, r3, #8
  404aa6:	9510      	str	r5, [sp, #64]	; 0x40
  404aa8:	e9d3 4500 	ldrd	r4, r5, [r3]
  404aac:	2300      	movs	r3, #0
  404aae:	e54d      	b.n	40454c <_svfprintf_r+0x2d4>
  404ab0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404ab2:	1deb      	adds	r3, r5, #7
  404ab4:	f023 0307 	bic.w	r3, r3, #7
  404ab8:	f103 0c08 	add.w	ip, r3, #8
  404abc:	e9d3 4500 	ldrd	r4, r5, [r3]
  404ac0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404ac4:	2301      	movs	r3, #1
  404ac6:	e541      	b.n	40454c <_svfprintf_r+0x2d4>
  404ac8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404acc:	f1b8 0f00 	cmp.w	r8, #0
  404ad0:	f43f ace3 	beq.w	40449a <_svfprintf_r+0x222>
  404ad4:	2300      	movs	r3, #0
  404ad6:	f04f 0c01 	mov.w	ip, #1
  404ada:	469a      	mov	sl, r3
  404adc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404ae0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  404ae4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404ae8:	930a      	str	r3, [sp, #40]	; 0x28
  404aea:	9314      	str	r3, [sp, #80]	; 0x50
  404aec:	4664      	mov	r4, ip
  404aee:	af2e      	add	r7, sp, #184	; 0xb8
  404af0:	e55f      	b.n	4045b2 <_svfprintf_r+0x33a>
  404af2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404af6:	e5b7      	b.n	404668 <_svfprintf_r+0x3f0>
  404af8:	2b01      	cmp	r3, #1
  404afa:	f000 80ec 	beq.w	404cd6 <_svfprintf_r+0xa5e>
  404afe:	2b02      	cmp	r3, #2
  404b00:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  404b04:	d118      	bne.n	404b38 <_svfprintf_r+0x8c0>
  404b06:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  404b0a:	4619      	mov	r1, r3
  404b0c:	f004 000f 	and.w	r0, r4, #15
  404b10:	0922      	lsrs	r2, r4, #4
  404b12:	f81c 0000 	ldrb.w	r0, [ip, r0]
  404b16:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  404b1a:	092b      	lsrs	r3, r5, #4
  404b1c:	7008      	strb	r0, [r1, #0]
  404b1e:	ea52 0003 	orrs.w	r0, r2, r3
  404b22:	460f      	mov	r7, r1
  404b24:	4614      	mov	r4, r2
  404b26:	461d      	mov	r5, r3
  404b28:	f101 31ff 	add.w	r1, r1, #4294967295
  404b2c:	d1ee      	bne.n	404b0c <_svfprintf_r+0x894>
  404b2e:	9d08      	ldr	r5, [sp, #32]
  404b30:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  404b34:	1bec      	subs	r4, r5, r7
  404b36:	e52d      	b.n	404594 <_svfprintf_r+0x31c>
  404b38:	08e0      	lsrs	r0, r4, #3
  404b3a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  404b3e:	f004 0207 	and.w	r2, r4, #7
  404b42:	08e9      	lsrs	r1, r5, #3
  404b44:	3230      	adds	r2, #48	; 0x30
  404b46:	ea50 0c01 	orrs.w	ip, r0, r1
  404b4a:	461f      	mov	r7, r3
  404b4c:	701a      	strb	r2, [r3, #0]
  404b4e:	4604      	mov	r4, r0
  404b50:	460d      	mov	r5, r1
  404b52:	f103 33ff 	add.w	r3, r3, #4294967295
  404b56:	d1ef      	bne.n	404b38 <_svfprintf_r+0x8c0>
  404b58:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404b5a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  404b5e:	07e0      	lsls	r0, r4, #31
  404b60:	4639      	mov	r1, r7
  404b62:	f140 80c1 	bpl.w	404ce8 <_svfprintf_r+0xa70>
  404b66:	2a30      	cmp	r2, #48	; 0x30
  404b68:	f000 80be 	beq.w	404ce8 <_svfprintf_r+0xa70>
  404b6c:	9d08      	ldr	r5, [sp, #32]
  404b6e:	461f      	mov	r7, r3
  404b70:	2330      	movs	r3, #48	; 0x30
  404b72:	1bec      	subs	r4, r5, r7
  404b74:	f801 3c01 	strb.w	r3, [r1, #-1]
  404b78:	e50c      	b.n	404594 <_svfprintf_r+0x31c>
  404b7a:	bf00      	nop
  404b7c:	0040a960 	.word	0x0040a960
  404b80:	0040a974 	.word	0x0040a974
  404b84:	0040a954 	.word	0x0040a954
  404b88:	0040a950 	.word	0x0040a950
  404b8c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  404b90:	f340 80ad 	ble.w	404cee <_svfprintf_r+0xa76>
  404b94:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404b98:	2200      	movs	r2, #0
  404b9a:	2300      	movs	r3, #0
  404b9c:	f8cd c01c 	str.w	ip, [sp, #28]
  404ba0:	f005 fafa 	bl	40a198 <__aeabi_dcmpeq>
  404ba4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  404ba8:	2800      	cmp	r0, #0
  404baa:	f000 8126 	beq.w	404dfa <_svfprintf_r+0xb82>
  404bae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bb0:	49aa      	ldr	r1, [pc, #680]	; (404e5c <_svfprintf_r+0xbe4>)
  404bb2:	3301      	adds	r3, #1
  404bb4:	f10c 0c01 	add.w	ip, ip, #1
  404bb8:	2201      	movs	r2, #1
  404bba:	2b07      	cmp	r3, #7
  404bbc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404bc0:	932c      	str	r3, [sp, #176]	; 0xb0
  404bc2:	e886 0006 	stmia.w	r6, {r1, r2}
  404bc6:	f300 82ed 	bgt.w	4051a4 <_svfprintf_r+0xf2c>
  404bca:	3608      	adds	r6, #8
  404bcc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404bce:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404bd0:	42a3      	cmp	r3, r4
  404bd2:	db03      	blt.n	404bdc <_svfprintf_r+0x964>
  404bd4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404bd6:	07ec      	lsls	r4, r5, #31
  404bd8:	f57f adc0 	bpl.w	40475c <_svfprintf_r+0x4e4>
  404bdc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bde:	9c18      	ldr	r4, [sp, #96]	; 0x60
  404be0:	3301      	adds	r3, #1
  404be2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404be4:	44a4      	add	ip, r4
  404be6:	2b07      	cmp	r3, #7
  404be8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404bec:	6035      	str	r5, [r6, #0]
  404bee:	6074      	str	r4, [r6, #4]
  404bf0:	932c      	str	r3, [sp, #176]	; 0xb0
  404bf2:	f300 833e 	bgt.w	405272 <_svfprintf_r+0xffa>
  404bf6:	3608      	adds	r6, #8
  404bf8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404bfa:	1e6c      	subs	r4, r5, #1
  404bfc:	2c00      	cmp	r4, #0
  404bfe:	f77f adad 	ble.w	40475c <_svfprintf_r+0x4e4>
  404c02:	2c10      	cmp	r4, #16
  404c04:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c06:	4d96      	ldr	r5, [pc, #600]	; (404e60 <_svfprintf_r+0xbe8>)
  404c08:	f340 8197 	ble.w	404f3a <_svfprintf_r+0xcc2>
  404c0c:	2710      	movs	r7, #16
  404c0e:	4662      	mov	r2, ip
  404c10:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404c14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  404c18:	e004      	b.n	404c24 <_svfprintf_r+0x9ac>
  404c1a:	3608      	adds	r6, #8
  404c1c:	3c10      	subs	r4, #16
  404c1e:	2c10      	cmp	r4, #16
  404c20:	f340 818a 	ble.w	404f38 <_svfprintf_r+0xcc0>
  404c24:	3301      	adds	r3, #1
  404c26:	3210      	adds	r2, #16
  404c28:	2b07      	cmp	r3, #7
  404c2a:	922d      	str	r2, [sp, #180]	; 0xb4
  404c2c:	932c      	str	r3, [sp, #176]	; 0xb0
  404c2e:	e886 00a0 	stmia.w	r6, {r5, r7}
  404c32:	ddf2      	ble.n	404c1a <_svfprintf_r+0x9a2>
  404c34:	4640      	mov	r0, r8
  404c36:	4651      	mov	r1, sl
  404c38:	aa2b      	add	r2, sp, #172	; 0xac
  404c3a:	f005 f80d 	bl	409c58 <__ssprint_r>
  404c3e:	2800      	cmp	r0, #0
  404c40:	f47f ac32 	bne.w	4044a8 <_svfprintf_r+0x230>
  404c44:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404c46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c48:	ae38      	add	r6, sp, #224	; 0xe0
  404c4a:	e7e7      	b.n	404c1c <_svfprintf_r+0x9a4>
  404c4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404c4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404c50:	ebc0 0a05 	rsb	sl, r0, r5
  404c54:	f1ba 0f00 	cmp.w	sl, #0
  404c58:	f77f ad2e 	ble.w	4046b8 <_svfprintf_r+0x440>
  404c5c:	f1ba 0f10 	cmp.w	sl, #16
  404c60:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c62:	4d7f      	ldr	r5, [pc, #508]	; (404e60 <_svfprintf_r+0xbe8>)
  404c64:	dd2b      	ble.n	404cbe <_svfprintf_r+0xa46>
  404c66:	9412      	str	r4, [sp, #72]	; 0x48
  404c68:	4632      	mov	r2, r6
  404c6a:	f04f 0b10 	mov.w	fp, #16
  404c6e:	462e      	mov	r6, r5
  404c70:	4661      	mov	r1, ip
  404c72:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404c74:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404c76:	e006      	b.n	404c86 <_svfprintf_r+0xa0e>
  404c78:	f1aa 0a10 	sub.w	sl, sl, #16
  404c7c:	f1ba 0f10 	cmp.w	sl, #16
  404c80:	f102 0208 	add.w	r2, r2, #8
  404c84:	dd17      	ble.n	404cb6 <_svfprintf_r+0xa3e>
  404c86:	3301      	adds	r3, #1
  404c88:	3110      	adds	r1, #16
  404c8a:	2b07      	cmp	r3, #7
  404c8c:	912d      	str	r1, [sp, #180]	; 0xb4
  404c8e:	932c      	str	r3, [sp, #176]	; 0xb0
  404c90:	e882 0840 	stmia.w	r2, {r6, fp}
  404c94:	ddf0      	ble.n	404c78 <_svfprintf_r+0xa00>
  404c96:	4620      	mov	r0, r4
  404c98:	4629      	mov	r1, r5
  404c9a:	aa2b      	add	r2, sp, #172	; 0xac
  404c9c:	f004 ffdc 	bl	409c58 <__ssprint_r>
  404ca0:	2800      	cmp	r0, #0
  404ca2:	f47f ac01 	bne.w	4044a8 <_svfprintf_r+0x230>
  404ca6:	f1aa 0a10 	sub.w	sl, sl, #16
  404caa:	f1ba 0f10 	cmp.w	sl, #16
  404cae:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404cb0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404cb2:	aa38      	add	r2, sp, #224	; 0xe0
  404cb4:	dce7      	bgt.n	404c86 <_svfprintf_r+0xa0e>
  404cb6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  404cb8:	4635      	mov	r5, r6
  404cba:	468c      	mov	ip, r1
  404cbc:	4616      	mov	r6, r2
  404cbe:	3301      	adds	r3, #1
  404cc0:	44d4      	add	ip, sl
  404cc2:	2b07      	cmp	r3, #7
  404cc4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404cc8:	932c      	str	r3, [sp, #176]	; 0xb0
  404cca:	e886 0420 	stmia.w	r6, {r5, sl}
  404cce:	f300 820f 	bgt.w	4050f0 <_svfprintf_r+0xe78>
  404cd2:	3608      	adds	r6, #8
  404cd4:	e4f0      	b.n	4046b8 <_svfprintf_r+0x440>
  404cd6:	2d00      	cmp	r5, #0
  404cd8:	bf08      	it	eq
  404cda:	2c0a      	cmpeq	r4, #10
  404cdc:	f080 8138 	bcs.w	404f50 <_svfprintf_r+0xcd8>
  404ce0:	3430      	adds	r4, #48	; 0x30
  404ce2:	af48      	add	r7, sp, #288	; 0x120
  404ce4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404ce8:	9d08      	ldr	r5, [sp, #32]
  404cea:	1bec      	subs	r4, r5, r7
  404cec:	e452      	b.n	404594 <_svfprintf_r+0x31c>
  404cee:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404cf0:	2c01      	cmp	r4, #1
  404cf2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404cf4:	f340 81d2 	ble.w	40509c <_svfprintf_r+0xe24>
  404cf8:	3401      	adds	r4, #1
  404cfa:	f10c 0301 	add.w	r3, ip, #1
  404cfe:	2201      	movs	r2, #1
  404d00:	2c07      	cmp	r4, #7
  404d02:	932d      	str	r3, [sp, #180]	; 0xb4
  404d04:	6037      	str	r7, [r6, #0]
  404d06:	942c      	str	r4, [sp, #176]	; 0xb0
  404d08:	6072      	str	r2, [r6, #4]
  404d0a:	f300 81d8 	bgt.w	4050be <_svfprintf_r+0xe46>
  404d0e:	3608      	adds	r6, #8
  404d10:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404d12:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  404d16:	3401      	adds	r4, #1
  404d18:	6035      	str	r5, [r6, #0]
  404d1a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  404d1c:	4498      	add	r8, r3
  404d1e:	2c07      	cmp	r4, #7
  404d20:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404d24:	942c      	str	r4, [sp, #176]	; 0xb0
  404d26:	6075      	str	r5, [r6, #4]
  404d28:	f300 81d5 	bgt.w	4050d6 <_svfprintf_r+0xe5e>
  404d2c:	3608      	adds	r6, #8
  404d2e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404d32:	2200      	movs	r2, #0
  404d34:	2300      	movs	r3, #0
  404d36:	f005 fa2f 	bl	40a198 <__aeabi_dcmpeq>
  404d3a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404d3c:	2800      	cmp	r0, #0
  404d3e:	f040 80b9 	bne.w	404eb4 <_svfprintf_r+0xc3c>
  404d42:	1e6b      	subs	r3, r5, #1
  404d44:	3401      	adds	r4, #1
  404d46:	3701      	adds	r7, #1
  404d48:	4498      	add	r8, r3
  404d4a:	2c07      	cmp	r4, #7
  404d4c:	942c      	str	r4, [sp, #176]	; 0xb0
  404d4e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404d52:	6037      	str	r7, [r6, #0]
  404d54:	6073      	str	r3, [r6, #4]
  404d56:	f300 80e2 	bgt.w	404f1e <_svfprintf_r+0xca6>
  404d5a:	3608      	adds	r6, #8
  404d5c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  404d60:	3401      	adds	r4, #1
  404d62:	9d19      	ldr	r5, [sp, #100]	; 0x64
  404d64:	44c4      	add	ip, r8
  404d66:	ab27      	add	r3, sp, #156	; 0x9c
  404d68:	2c07      	cmp	r4, #7
  404d6a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404d6e:	942c      	str	r4, [sp, #176]	; 0xb0
  404d70:	e886 0028 	stmia.w	r6, {r3, r5}
  404d74:	f77f acf1 	ble.w	40475a <_svfprintf_r+0x4e2>
  404d78:	980d      	ldr	r0, [sp, #52]	; 0x34
  404d7a:	990c      	ldr	r1, [sp, #48]	; 0x30
  404d7c:	aa2b      	add	r2, sp, #172	; 0xac
  404d7e:	f004 ff6b 	bl	409c58 <__ssprint_r>
  404d82:	2800      	cmp	r0, #0
  404d84:	f47f ab90 	bne.w	4044a8 <_svfprintf_r+0x230>
  404d88:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404d8c:	ae38      	add	r6, sp, #224	; 0xe0
  404d8e:	e4e5      	b.n	40475c <_svfprintf_r+0x4e4>
  404d90:	980d      	ldr	r0, [sp, #52]	; 0x34
  404d92:	990c      	ldr	r1, [sp, #48]	; 0x30
  404d94:	aa2b      	add	r2, sp, #172	; 0xac
  404d96:	f004 ff5f 	bl	409c58 <__ssprint_r>
  404d9a:	2800      	cmp	r0, #0
  404d9c:	f43f ad37 	beq.w	40480e <_svfprintf_r+0x596>
  404da0:	f7ff bb82 	b.w	4044a8 <_svfprintf_r+0x230>
  404da4:	980d      	ldr	r0, [sp, #52]	; 0x34
  404da6:	990c      	ldr	r1, [sp, #48]	; 0x30
  404da8:	aa2b      	add	r2, sp, #172	; 0xac
  404daa:	f004 ff55 	bl	409c58 <__ssprint_r>
  404dae:	2800      	cmp	r0, #0
  404db0:	f47f ab7a 	bne.w	4044a8 <_svfprintf_r+0x230>
  404db4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404db8:	ae38      	add	r6, sp, #224	; 0xe0
  404dba:	e4bf      	b.n	40473c <_svfprintf_r+0x4c4>
  404dbc:	980d      	ldr	r0, [sp, #52]	; 0x34
  404dbe:	990c      	ldr	r1, [sp, #48]	; 0x30
  404dc0:	aa2b      	add	r2, sp, #172	; 0xac
  404dc2:	f004 ff49 	bl	409c58 <__ssprint_r>
  404dc6:	2800      	cmp	r0, #0
  404dc8:	f47f ab6e 	bne.w	4044a8 <_svfprintf_r+0x230>
  404dcc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404dd0:	ae38      	add	r6, sp, #224	; 0xe0
  404dd2:	e46d      	b.n	4046b0 <_svfprintf_r+0x438>
  404dd4:	980d      	ldr	r0, [sp, #52]	; 0x34
  404dd6:	990c      	ldr	r1, [sp, #48]	; 0x30
  404dd8:	aa2b      	add	r2, sp, #172	; 0xac
  404dda:	f004 ff3d 	bl	409c58 <__ssprint_r>
  404dde:	2800      	cmp	r0, #0
  404de0:	f47f ab62 	bne.w	4044a8 <_svfprintf_r+0x230>
  404de4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404de8:	ae38      	add	r6, sp, #224	; 0xe0
  404dea:	e450      	b.n	40468e <_svfprintf_r+0x416>
  404dec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404dee:	af38      	add	r7, sp, #224	; 0xe0
  404df0:	f7ff bbd0 	b.w	404594 <_svfprintf_r+0x31c>
  404df4:	2302      	movs	r3, #2
  404df6:	f7ff bba9 	b.w	40454c <_svfprintf_r+0x2d4>
  404dfa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404dfc:	2b00      	cmp	r3, #0
  404dfe:	f340 81dd 	ble.w	4051bc <_svfprintf_r+0xf44>
  404e02:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404e04:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e06:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  404e0a:	42ac      	cmp	r4, r5
  404e0c:	bfa8      	it	ge
  404e0e:	462c      	movge	r4, r5
  404e10:	2c00      	cmp	r4, #0
  404e12:	44ba      	add	sl, r7
  404e14:	dd0b      	ble.n	404e2e <_svfprintf_r+0xbb6>
  404e16:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404e18:	44a4      	add	ip, r4
  404e1a:	3301      	adds	r3, #1
  404e1c:	2b07      	cmp	r3, #7
  404e1e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404e22:	6037      	str	r7, [r6, #0]
  404e24:	6074      	str	r4, [r6, #4]
  404e26:	932c      	str	r3, [sp, #176]	; 0xb0
  404e28:	f300 831e 	bgt.w	405468 <_svfprintf_r+0x11f0>
  404e2c:	3608      	adds	r6, #8
  404e2e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404e30:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  404e34:	1b2c      	subs	r4, r5, r4
  404e36:	2c00      	cmp	r4, #0
  404e38:	f340 80d7 	ble.w	404fea <_svfprintf_r+0xd72>
  404e3c:	2c10      	cmp	r4, #16
  404e3e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404e40:	4d07      	ldr	r5, [pc, #28]	; (404e60 <_svfprintf_r+0xbe8>)
  404e42:	f340 81a3 	ble.w	40518c <_svfprintf_r+0xf14>
  404e46:	970a      	str	r7, [sp, #40]	; 0x28
  404e48:	f04f 0810 	mov.w	r8, #16
  404e4c:	462f      	mov	r7, r5
  404e4e:	4662      	mov	r2, ip
  404e50:	4625      	mov	r5, r4
  404e52:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  404e56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404e58:	e009      	b.n	404e6e <_svfprintf_r+0xbf6>
  404e5a:	bf00      	nop
  404e5c:	0040a990 	.word	0x0040a990
  404e60:	0040a940 	.word	0x0040a940
  404e64:	3608      	adds	r6, #8
  404e66:	3d10      	subs	r5, #16
  404e68:	2d10      	cmp	r5, #16
  404e6a:	f340 818b 	ble.w	405184 <_svfprintf_r+0xf0c>
  404e6e:	3301      	adds	r3, #1
  404e70:	3210      	adds	r2, #16
  404e72:	2b07      	cmp	r3, #7
  404e74:	922d      	str	r2, [sp, #180]	; 0xb4
  404e76:	932c      	str	r3, [sp, #176]	; 0xb0
  404e78:	e886 0180 	stmia.w	r6, {r7, r8}
  404e7c:	ddf2      	ble.n	404e64 <_svfprintf_r+0xbec>
  404e7e:	4658      	mov	r0, fp
  404e80:	4621      	mov	r1, r4
  404e82:	aa2b      	add	r2, sp, #172	; 0xac
  404e84:	f004 fee8 	bl	409c58 <__ssprint_r>
  404e88:	2800      	cmp	r0, #0
  404e8a:	f47f ab0d 	bne.w	4044a8 <_svfprintf_r+0x230>
  404e8e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404e90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404e92:	ae38      	add	r6, sp, #224	; 0xe0
  404e94:	e7e7      	b.n	404e66 <_svfprintf_r+0xbee>
  404e96:	980d      	ldr	r0, [sp, #52]	; 0x34
  404e98:	990c      	ldr	r1, [sp, #48]	; 0x30
  404e9a:	aa2b      	add	r2, sp, #172	; 0xac
  404e9c:	f004 fedc 	bl	409c58 <__ssprint_r>
  404ea0:	2800      	cmp	r0, #0
  404ea2:	f47f ab01 	bne.w	4044a8 <_svfprintf_r+0x230>
  404ea6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404eaa:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404eae:	ae38      	add	r6, sp, #224	; 0xe0
  404eb0:	f7ff bbda 	b.w	404668 <_svfprintf_r+0x3f0>
  404eb4:	1e6f      	subs	r7, r5, #1
  404eb6:	2f00      	cmp	r7, #0
  404eb8:	f77f af50 	ble.w	404d5c <_svfprintf_r+0xae4>
  404ebc:	2f10      	cmp	r7, #16
  404ebe:	4dae      	ldr	r5, [pc, #696]	; (405178 <_svfprintf_r+0xf00>)
  404ec0:	dd23      	ble.n	404f0a <_svfprintf_r+0xc92>
  404ec2:	4643      	mov	r3, r8
  404ec4:	f04f 0a10 	mov.w	sl, #16
  404ec8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404ecc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404ed0:	e004      	b.n	404edc <_svfprintf_r+0xc64>
  404ed2:	3f10      	subs	r7, #16
  404ed4:	2f10      	cmp	r7, #16
  404ed6:	f106 0608 	add.w	r6, r6, #8
  404eda:	dd15      	ble.n	404f08 <_svfprintf_r+0xc90>
  404edc:	3401      	adds	r4, #1
  404ede:	3310      	adds	r3, #16
  404ee0:	2c07      	cmp	r4, #7
  404ee2:	932d      	str	r3, [sp, #180]	; 0xb4
  404ee4:	942c      	str	r4, [sp, #176]	; 0xb0
  404ee6:	e886 0420 	stmia.w	r6, {r5, sl}
  404eea:	ddf2      	ble.n	404ed2 <_svfprintf_r+0xc5a>
  404eec:	4640      	mov	r0, r8
  404eee:	4659      	mov	r1, fp
  404ef0:	aa2b      	add	r2, sp, #172	; 0xac
  404ef2:	f004 feb1 	bl	409c58 <__ssprint_r>
  404ef6:	2800      	cmp	r0, #0
  404ef8:	f47f aad6 	bne.w	4044a8 <_svfprintf_r+0x230>
  404efc:	3f10      	subs	r7, #16
  404efe:	2f10      	cmp	r7, #16
  404f00:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  404f02:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404f04:	ae38      	add	r6, sp, #224	; 0xe0
  404f06:	dce9      	bgt.n	404edc <_svfprintf_r+0xc64>
  404f08:	4698      	mov	r8, r3
  404f0a:	3401      	adds	r4, #1
  404f0c:	44b8      	add	r8, r7
  404f0e:	2c07      	cmp	r4, #7
  404f10:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404f14:	942c      	str	r4, [sp, #176]	; 0xb0
  404f16:	e886 00a0 	stmia.w	r6, {r5, r7}
  404f1a:	f77f af1e 	ble.w	404d5a <_svfprintf_r+0xae2>
  404f1e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404f20:	990c      	ldr	r1, [sp, #48]	; 0x30
  404f22:	aa2b      	add	r2, sp, #172	; 0xac
  404f24:	f004 fe98 	bl	409c58 <__ssprint_r>
  404f28:	2800      	cmp	r0, #0
  404f2a:	f47f aabd 	bne.w	4044a8 <_svfprintf_r+0x230>
  404f2e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  404f32:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404f34:	ae38      	add	r6, sp, #224	; 0xe0
  404f36:	e711      	b.n	404d5c <_svfprintf_r+0xae4>
  404f38:	4694      	mov	ip, r2
  404f3a:	3301      	adds	r3, #1
  404f3c:	44a4      	add	ip, r4
  404f3e:	2b07      	cmp	r3, #7
  404f40:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404f44:	932c      	str	r3, [sp, #176]	; 0xb0
  404f46:	6035      	str	r5, [r6, #0]
  404f48:	6074      	str	r4, [r6, #4]
  404f4a:	f77f ac06 	ble.w	40475a <_svfprintf_r+0x4e2>
  404f4e:	e713      	b.n	404d78 <_svfprintf_r+0xb00>
  404f50:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  404f54:	4620      	mov	r0, r4
  404f56:	4629      	mov	r1, r5
  404f58:	220a      	movs	r2, #10
  404f5a:	2300      	movs	r3, #0
  404f5c:	f005 f996 	bl	40a28c <__aeabi_uldivmod>
  404f60:	3230      	adds	r2, #48	; 0x30
  404f62:	f88b 2000 	strb.w	r2, [fp]
  404f66:	4620      	mov	r0, r4
  404f68:	4629      	mov	r1, r5
  404f6a:	220a      	movs	r2, #10
  404f6c:	2300      	movs	r3, #0
  404f6e:	f005 f98d 	bl	40a28c <__aeabi_uldivmod>
  404f72:	4604      	mov	r4, r0
  404f74:	460d      	mov	r5, r1
  404f76:	ea54 0c05 	orrs.w	ip, r4, r5
  404f7a:	465f      	mov	r7, fp
  404f7c:	f10b 3bff 	add.w	fp, fp, #4294967295
  404f80:	d1e8      	bne.n	404f54 <_svfprintf_r+0xcdc>
  404f82:	9d08      	ldr	r5, [sp, #32]
  404f84:	1bec      	subs	r4, r5, r7
  404f86:	f7ff bb05 	b.w	404594 <_svfprintf_r+0x31c>
  404f8a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404f8c:	2301      	movs	r3, #1
  404f8e:	682c      	ldr	r4, [r5, #0]
  404f90:	3504      	adds	r5, #4
  404f92:	9510      	str	r5, [sp, #64]	; 0x40
  404f94:	2500      	movs	r5, #0
  404f96:	f7ff bad9 	b.w	40454c <_svfprintf_r+0x2d4>
  404f9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404f9c:	682c      	ldr	r4, [r5, #0]
  404f9e:	3504      	adds	r5, #4
  404fa0:	9510      	str	r5, [sp, #64]	; 0x40
  404fa2:	2500      	movs	r5, #0
  404fa4:	f7ff bad2 	b.w	40454c <_svfprintf_r+0x2d4>
  404fa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404faa:	682c      	ldr	r4, [r5, #0]
  404fac:	3504      	adds	r5, #4
  404fae:	9510      	str	r5, [sp, #64]	; 0x40
  404fb0:	17e5      	asrs	r5, r4, #31
  404fb2:	4622      	mov	r2, r4
  404fb4:	462b      	mov	r3, r5
  404fb6:	2a00      	cmp	r2, #0
  404fb8:	f173 0c00 	sbcs.w	ip, r3, #0
  404fbc:	f6bf ac6c 	bge.w	404898 <_svfprintf_r+0x620>
  404fc0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404fc4:	4264      	negs	r4, r4
  404fc6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404fca:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404fce:	2301      	movs	r3, #1
  404fd0:	f7ff bac0 	b.w	404554 <_svfprintf_r+0x2dc>
  404fd4:	980d      	ldr	r0, [sp, #52]	; 0x34
  404fd6:	990c      	ldr	r1, [sp, #48]	; 0x30
  404fd8:	aa2b      	add	r2, sp, #172	; 0xac
  404fda:	f004 fe3d 	bl	409c58 <__ssprint_r>
  404fde:	2800      	cmp	r0, #0
  404fe0:	f47f aa62 	bne.w	4044a8 <_svfprintf_r+0x230>
  404fe4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404fe8:	ae38      	add	r6, sp, #224	; 0xe0
  404fea:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404fec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404fee:	442f      	add	r7, r5
  404ff0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404ff2:	42ac      	cmp	r4, r5
  404ff4:	db42      	blt.n	40507c <_svfprintf_r+0xe04>
  404ff6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404ff8:	07e9      	lsls	r1, r5, #31
  404ffa:	d43f      	bmi.n	40507c <_svfprintf_r+0xe04>
  404ffc:	9811      	ldr	r0, [sp, #68]	; 0x44
  404ffe:	ebc7 050a 	rsb	r5, r7, sl
  405002:	1b04      	subs	r4, r0, r4
  405004:	42ac      	cmp	r4, r5
  405006:	bfb8      	it	lt
  405008:	4625      	movlt	r5, r4
  40500a:	2d00      	cmp	r5, #0
  40500c:	dd0b      	ble.n	405026 <_svfprintf_r+0xdae>
  40500e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405010:	44ac      	add	ip, r5
  405012:	3301      	adds	r3, #1
  405014:	2b07      	cmp	r3, #7
  405016:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40501a:	6037      	str	r7, [r6, #0]
  40501c:	6075      	str	r5, [r6, #4]
  40501e:	932c      	str	r3, [sp, #176]	; 0xb0
  405020:	f300 824c 	bgt.w	4054bc <_svfprintf_r+0x1244>
  405024:	3608      	adds	r6, #8
  405026:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40502a:	1b64      	subs	r4, r4, r5
  40502c:	2c00      	cmp	r4, #0
  40502e:	f77f ab95 	ble.w	40475c <_svfprintf_r+0x4e4>
  405032:	2c10      	cmp	r4, #16
  405034:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405036:	4d50      	ldr	r5, [pc, #320]	; (405178 <_svfprintf_r+0xf00>)
  405038:	f77f af7f 	ble.w	404f3a <_svfprintf_r+0xcc2>
  40503c:	2710      	movs	r7, #16
  40503e:	4662      	mov	r2, ip
  405040:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405044:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405048:	e004      	b.n	405054 <_svfprintf_r+0xddc>
  40504a:	3608      	adds	r6, #8
  40504c:	3c10      	subs	r4, #16
  40504e:	2c10      	cmp	r4, #16
  405050:	f77f af72 	ble.w	404f38 <_svfprintf_r+0xcc0>
  405054:	3301      	adds	r3, #1
  405056:	3210      	adds	r2, #16
  405058:	2b07      	cmp	r3, #7
  40505a:	922d      	str	r2, [sp, #180]	; 0xb4
  40505c:	932c      	str	r3, [sp, #176]	; 0xb0
  40505e:	e886 00a0 	stmia.w	r6, {r5, r7}
  405062:	ddf2      	ble.n	40504a <_svfprintf_r+0xdd2>
  405064:	4640      	mov	r0, r8
  405066:	4651      	mov	r1, sl
  405068:	aa2b      	add	r2, sp, #172	; 0xac
  40506a:	f004 fdf5 	bl	409c58 <__ssprint_r>
  40506e:	2800      	cmp	r0, #0
  405070:	f47f aa1a 	bne.w	4044a8 <_svfprintf_r+0x230>
  405074:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  405076:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405078:	ae38      	add	r6, sp, #224	; 0xe0
  40507a:	e7e7      	b.n	40504c <_svfprintf_r+0xdd4>
  40507c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40507e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405080:	44ac      	add	ip, r5
  405082:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405084:	3301      	adds	r3, #1
  405086:	6035      	str	r5, [r6, #0]
  405088:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40508a:	2b07      	cmp	r3, #7
  40508c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405090:	6075      	str	r5, [r6, #4]
  405092:	932c      	str	r3, [sp, #176]	; 0xb0
  405094:	f300 81f4 	bgt.w	405480 <_svfprintf_r+0x1208>
  405098:	3608      	adds	r6, #8
  40509a:	e7af      	b.n	404ffc <_svfprintf_r+0xd84>
  40509c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40509e:	07ea      	lsls	r2, r5, #31
  4050a0:	f53f ae2a 	bmi.w	404cf8 <_svfprintf_r+0xa80>
  4050a4:	3401      	adds	r4, #1
  4050a6:	f10c 0801 	add.w	r8, ip, #1
  4050aa:	2301      	movs	r3, #1
  4050ac:	2c07      	cmp	r4, #7
  4050ae:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4050b2:	942c      	str	r4, [sp, #176]	; 0xb0
  4050b4:	6037      	str	r7, [r6, #0]
  4050b6:	6073      	str	r3, [r6, #4]
  4050b8:	f77f ae4f 	ble.w	404d5a <_svfprintf_r+0xae2>
  4050bc:	e72f      	b.n	404f1e <_svfprintf_r+0xca6>
  4050be:	980d      	ldr	r0, [sp, #52]	; 0x34
  4050c0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050c2:	aa2b      	add	r2, sp, #172	; 0xac
  4050c4:	f004 fdc8 	bl	409c58 <__ssprint_r>
  4050c8:	2800      	cmp	r0, #0
  4050ca:	f47f a9ed 	bne.w	4044a8 <_svfprintf_r+0x230>
  4050ce:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4050d0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4050d2:	ae38      	add	r6, sp, #224	; 0xe0
  4050d4:	e61c      	b.n	404d10 <_svfprintf_r+0xa98>
  4050d6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4050d8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050da:	aa2b      	add	r2, sp, #172	; 0xac
  4050dc:	f004 fdbc 	bl	409c58 <__ssprint_r>
  4050e0:	2800      	cmp	r0, #0
  4050e2:	f47f a9e1 	bne.w	4044a8 <_svfprintf_r+0x230>
  4050e6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4050ea:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4050ec:	ae38      	add	r6, sp, #224	; 0xe0
  4050ee:	e61e      	b.n	404d2e <_svfprintf_r+0xab6>
  4050f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4050f2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050f4:	aa2b      	add	r2, sp, #172	; 0xac
  4050f6:	f004 fdaf 	bl	409c58 <__ssprint_r>
  4050fa:	2800      	cmp	r0, #0
  4050fc:	f47f a9d4 	bne.w	4044a8 <_svfprintf_r+0x230>
  405100:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405104:	ae38      	add	r6, sp, #224	; 0xe0
  405106:	f7ff bad7 	b.w	4046b8 <_svfprintf_r+0x440>
  40510a:	f004 fc9b 	bl	409a44 <__fpclassifyd>
  40510e:	2800      	cmp	r0, #0
  405110:	f040 80bb 	bne.w	40528a <_svfprintf_r+0x1012>
  405114:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405116:	4f19      	ldr	r7, [pc, #100]	; (40517c <_svfprintf_r+0xf04>)
  405118:	4b19      	ldr	r3, [pc, #100]	; (405180 <_svfprintf_r+0xf08>)
  40511a:	f04f 0c03 	mov.w	ip, #3
  40511e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  405122:	9409      	str	r4, [sp, #36]	; 0x24
  405124:	900a      	str	r0, [sp, #40]	; 0x28
  405126:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40512a:	9014      	str	r0, [sp, #80]	; 0x50
  40512c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405130:	bfd8      	it	le
  405132:	461f      	movle	r7, r3
  405134:	4664      	mov	r4, ip
  405136:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40513a:	f7ff ba34 	b.w	4045a6 <_svfprintf_r+0x32e>
  40513e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405140:	0664      	lsls	r4, r4, #25
  405142:	f140 8150 	bpl.w	4053e6 <_svfprintf_r+0x116e>
  405146:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40514a:	2500      	movs	r5, #0
  40514c:	f8bc 4000 	ldrh.w	r4, [ip]
  405150:	f10c 0c04 	add.w	ip, ip, #4
  405154:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405158:	f7ff b9e4 	b.w	404524 <_svfprintf_r+0x2ac>
  40515c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405160:	f01c 0f10 	tst.w	ip, #16
  405164:	f000 8146 	beq.w	4053f4 <_svfprintf_r+0x117c>
  405168:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40516a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40516c:	6823      	ldr	r3, [r4, #0]
  40516e:	3404      	adds	r4, #4
  405170:	9410      	str	r4, [sp, #64]	; 0x40
  405172:	601d      	str	r5, [r3, #0]
  405174:	f7ff b8a6 	b.w	4042c4 <_svfprintf_r+0x4c>
  405178:	0040a940 	.word	0x0040a940
  40517c:	0040a95c 	.word	0x0040a95c
  405180:	0040a958 	.word	0x0040a958
  405184:	462c      	mov	r4, r5
  405186:	463d      	mov	r5, r7
  405188:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40518a:	4694      	mov	ip, r2
  40518c:	3301      	adds	r3, #1
  40518e:	44a4      	add	ip, r4
  405190:	2b07      	cmp	r3, #7
  405192:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405196:	932c      	str	r3, [sp, #176]	; 0xb0
  405198:	6035      	str	r5, [r6, #0]
  40519a:	6074      	str	r4, [r6, #4]
  40519c:	f73f af1a 	bgt.w	404fd4 <_svfprintf_r+0xd5c>
  4051a0:	3608      	adds	r6, #8
  4051a2:	e722      	b.n	404fea <_svfprintf_r+0xd72>
  4051a4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4051a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4051a8:	aa2b      	add	r2, sp, #172	; 0xac
  4051aa:	f004 fd55 	bl	409c58 <__ssprint_r>
  4051ae:	2800      	cmp	r0, #0
  4051b0:	f47f a97a 	bne.w	4044a8 <_svfprintf_r+0x230>
  4051b4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4051b8:	ae38      	add	r6, sp, #224	; 0xe0
  4051ba:	e507      	b.n	404bcc <_svfprintf_r+0x954>
  4051bc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4051be:	49b7      	ldr	r1, [pc, #732]	; (40549c <_svfprintf_r+0x1224>)
  4051c0:	3201      	adds	r2, #1
  4051c2:	f10c 0c01 	add.w	ip, ip, #1
  4051c6:	2001      	movs	r0, #1
  4051c8:	2a07      	cmp	r2, #7
  4051ca:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4051ce:	922c      	str	r2, [sp, #176]	; 0xb0
  4051d0:	6031      	str	r1, [r6, #0]
  4051d2:	6070      	str	r0, [r6, #4]
  4051d4:	f300 80f7 	bgt.w	4053c6 <_svfprintf_r+0x114e>
  4051d8:	3608      	adds	r6, #8
  4051da:	461c      	mov	r4, r3
  4051dc:	b92c      	cbnz	r4, 4051ea <_svfprintf_r+0xf72>
  4051de:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4051e0:	b91d      	cbnz	r5, 4051ea <_svfprintf_r+0xf72>
  4051e2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4051e4:	07e8      	lsls	r0, r5, #31
  4051e6:	f57f aab9 	bpl.w	40475c <_svfprintf_r+0x4e4>
  4051ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4051ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4051ee:	9918      	ldr	r1, [sp, #96]	; 0x60
  4051f0:	3301      	adds	r3, #1
  4051f2:	6035      	str	r5, [r6, #0]
  4051f4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4051f6:	4461      	add	r1, ip
  4051f8:	2b07      	cmp	r3, #7
  4051fa:	912d      	str	r1, [sp, #180]	; 0xb4
  4051fc:	6075      	str	r5, [r6, #4]
  4051fe:	932c      	str	r3, [sp, #176]	; 0xb0
  405200:	f300 81de 	bgt.w	4055c0 <_svfprintf_r+0x1348>
  405204:	f106 0208 	add.w	r2, r6, #8
  405208:	4264      	negs	r4, r4
  40520a:	2c00      	cmp	r4, #0
  40520c:	f340 810b 	ble.w	405426 <_svfprintf_r+0x11ae>
  405210:	2c10      	cmp	r4, #16
  405212:	4da3      	ldr	r5, [pc, #652]	; (4054a0 <_svfprintf_r+0x1228>)
  405214:	f340 8148 	ble.w	4054a8 <_svfprintf_r+0x1230>
  405218:	46a3      	mov	fp, r4
  40521a:	2610      	movs	r6, #16
  40521c:	460c      	mov	r4, r1
  40521e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405222:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405226:	e006      	b.n	405236 <_svfprintf_r+0xfbe>
  405228:	3208      	adds	r2, #8
  40522a:	f1ab 0b10 	sub.w	fp, fp, #16
  40522e:	f1bb 0f10 	cmp.w	fp, #16
  405232:	f340 8137 	ble.w	4054a4 <_svfprintf_r+0x122c>
  405236:	3301      	adds	r3, #1
  405238:	3410      	adds	r4, #16
  40523a:	2b07      	cmp	r3, #7
  40523c:	942d      	str	r4, [sp, #180]	; 0xb4
  40523e:	932c      	str	r3, [sp, #176]	; 0xb0
  405240:	e882 0060 	stmia.w	r2, {r5, r6}
  405244:	ddf0      	ble.n	405228 <_svfprintf_r+0xfb0>
  405246:	4640      	mov	r0, r8
  405248:	4651      	mov	r1, sl
  40524a:	aa2b      	add	r2, sp, #172	; 0xac
  40524c:	f004 fd04 	bl	409c58 <__ssprint_r>
  405250:	2800      	cmp	r0, #0
  405252:	f47f a929 	bne.w	4044a8 <_svfprintf_r+0x230>
  405256:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  405258:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40525a:	aa38      	add	r2, sp, #224	; 0xe0
  40525c:	e7e5      	b.n	40522a <_svfprintf_r+0xfb2>
  40525e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405260:	f109 0901 	add.w	r9, r9, #1
  405264:	f044 0420 	orr.w	r4, r4, #32
  405268:	9409      	str	r4, [sp, #36]	; 0x24
  40526a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40526e:	f7ff b85f 	b.w	404330 <_svfprintf_r+0xb8>
  405272:	980d      	ldr	r0, [sp, #52]	; 0x34
  405274:	990c      	ldr	r1, [sp, #48]	; 0x30
  405276:	aa2b      	add	r2, sp, #172	; 0xac
  405278:	f004 fcee 	bl	409c58 <__ssprint_r>
  40527c:	2800      	cmp	r0, #0
  40527e:	f47f a913 	bne.w	4044a8 <_svfprintf_r+0x230>
  405282:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405286:	ae38      	add	r6, sp, #224	; 0xe0
  405288:	e4b6      	b.n	404bf8 <_svfprintf_r+0x980>
  40528a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40528c:	f028 0a20 	bic.w	sl, r8, #32
  405290:	3501      	adds	r5, #1
  405292:	f000 80a5 	beq.w	4053e0 <_svfprintf_r+0x1168>
  405296:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40529a:	d104      	bne.n	4052a6 <_svfprintf_r+0x102e>
  40529c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40529e:	2d00      	cmp	r5, #0
  4052a0:	bf08      	it	eq
  4052a2:	2501      	moveq	r5, #1
  4052a4:	950a      	str	r5, [sp, #40]	; 0x28
  4052a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4052aa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4052ae:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4052b2:	2b00      	cmp	r3, #0
  4052b4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4052b8:	f2c0 819c 	blt.w	4055f4 <_svfprintf_r+0x137c>
  4052bc:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4052c0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4052c4:	f04f 0b00 	mov.w	fp, #0
  4052c8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4052cc:	f000 819b 	beq.w	405606 <_svfprintf_r+0x138e>
  4052d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  4052d4:	f000 81a9 	beq.w	40562a <_svfprintf_r+0x13b2>
  4052d8:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  4052dc:	bf0a      	itet	eq
  4052de:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  4052e0:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4052e2:	1c65      	addeq	r5, r4, #1
  4052e4:	2002      	movs	r0, #2
  4052e6:	a925      	add	r1, sp, #148	; 0x94
  4052e8:	aa26      	add	r2, sp, #152	; 0x98
  4052ea:	ab29      	add	r3, sp, #164	; 0xa4
  4052ec:	e88d 0021 	stmia.w	sp, {r0, r5}
  4052f0:	9203      	str	r2, [sp, #12]
  4052f2:	9304      	str	r3, [sp, #16]
  4052f4:	9102      	str	r1, [sp, #8]
  4052f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052f8:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4052fc:	f001 f9dc 	bl	4066b8 <_dtoa_r>
  405300:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405304:	4607      	mov	r7, r0
  405306:	d002      	beq.n	40530e <_svfprintf_r+0x1096>
  405308:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40530c:	d105      	bne.n	40531a <_svfprintf_r+0x10a2>
  40530e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405312:	f01c 0f01 	tst.w	ip, #1
  405316:	f000 819c 	beq.w	405652 <_svfprintf_r+0x13da>
  40531a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40531e:	eb07 0405 	add.w	r4, r7, r5
  405322:	f000 811c 	beq.w	40555e <_svfprintf_r+0x12e6>
  405326:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40532a:	2200      	movs	r2, #0
  40532c:	2300      	movs	r3, #0
  40532e:	f004 ff33 	bl	40a198 <__aeabi_dcmpeq>
  405332:	2800      	cmp	r0, #0
  405334:	f040 8105 	bne.w	405542 <_svfprintf_r+0x12ca>
  405338:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40533a:	429c      	cmp	r4, r3
  40533c:	d906      	bls.n	40534c <_svfprintf_r+0x10d4>
  40533e:	2130      	movs	r1, #48	; 0x30
  405340:	1c5a      	adds	r2, r3, #1
  405342:	9229      	str	r2, [sp, #164]	; 0xa4
  405344:	7019      	strb	r1, [r3, #0]
  405346:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405348:	429c      	cmp	r4, r3
  40534a:	d8f9      	bhi.n	405340 <_svfprintf_r+0x10c8>
  40534c:	1bdb      	subs	r3, r3, r7
  40534e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  405352:	9311      	str	r3, [sp, #68]	; 0x44
  405354:	f000 80ed 	beq.w	405532 <_svfprintf_r+0x12ba>
  405358:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40535c:	f340 81f2 	ble.w	405744 <_svfprintf_r+0x14cc>
  405360:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405364:	f000 8168 	beq.w	405638 <_svfprintf_r+0x13c0>
  405368:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40536a:	9414      	str	r4, [sp, #80]	; 0x50
  40536c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40536e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405370:	42ac      	cmp	r4, r5
  405372:	f300 8132 	bgt.w	4055da <_svfprintf_r+0x1362>
  405376:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40537a:	f01c 0f01 	tst.w	ip, #1
  40537e:	f040 81ad 	bne.w	4056dc <_svfprintf_r+0x1464>
  405382:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  405386:	462c      	mov	r4, r5
  405388:	f04f 0867 	mov.w	r8, #103	; 0x67
  40538c:	f1bb 0f00 	cmp.w	fp, #0
  405390:	f040 80b2 	bne.w	4054f8 <_svfprintf_r+0x1280>
  405394:	9d12      	ldr	r5, [sp, #72]	; 0x48
  405396:	930b      	str	r3, [sp, #44]	; 0x2c
  405398:	9509      	str	r5, [sp, #36]	; 0x24
  40539a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40539e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4053a2:	f7ff b900 	b.w	4045a6 <_svfprintf_r+0x32e>
  4053a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053a8:	2140      	movs	r1, #64	; 0x40
  4053aa:	f003 f957 	bl	40865c <_malloc_r>
  4053ae:	6020      	str	r0, [r4, #0]
  4053b0:	6120      	str	r0, [r4, #16]
  4053b2:	2800      	cmp	r0, #0
  4053b4:	f000 81bf 	beq.w	405736 <_svfprintf_r+0x14be>
  4053b8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4053bc:	2340      	movs	r3, #64	; 0x40
  4053be:	f8cc 3014 	str.w	r3, [ip, #20]
  4053c2:	f7fe bf6f 	b.w	4042a4 <_svfprintf_r+0x2c>
  4053c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053ca:	aa2b      	add	r2, sp, #172	; 0xac
  4053cc:	f004 fc44 	bl	409c58 <__ssprint_r>
  4053d0:	2800      	cmp	r0, #0
  4053d2:	f47f a869 	bne.w	4044a8 <_svfprintf_r+0x230>
  4053d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053d8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4053dc:	ae38      	add	r6, sp, #224	; 0xe0
  4053de:	e6fd      	b.n	4051dc <_svfprintf_r+0xf64>
  4053e0:	2406      	movs	r4, #6
  4053e2:	940a      	str	r4, [sp, #40]	; 0x28
  4053e4:	e75f      	b.n	4052a6 <_svfprintf_r+0x102e>
  4053e6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4053e8:	682c      	ldr	r4, [r5, #0]
  4053ea:	3504      	adds	r5, #4
  4053ec:	9510      	str	r5, [sp, #64]	; 0x40
  4053ee:	2500      	movs	r5, #0
  4053f0:	f7ff b898 	b.w	404524 <_svfprintf_r+0x2ac>
  4053f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4053f8:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4053fc:	f000 8087 	beq.w	40550e <_svfprintf_r+0x1296>
  405400:	9c10      	ldr	r4, [sp, #64]	; 0x40
  405402:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405404:	6823      	ldr	r3, [r4, #0]
  405406:	3404      	adds	r4, #4
  405408:	9410      	str	r4, [sp, #64]	; 0x40
  40540a:	801d      	strh	r5, [r3, #0]
  40540c:	f7fe bf5a 	b.w	4042c4 <_svfprintf_r+0x4c>
  405410:	980d      	ldr	r0, [sp, #52]	; 0x34
  405412:	990c      	ldr	r1, [sp, #48]	; 0x30
  405414:	aa2b      	add	r2, sp, #172	; 0xac
  405416:	f004 fc1f 	bl	409c58 <__ssprint_r>
  40541a:	2800      	cmp	r0, #0
  40541c:	f47f a844 	bne.w	4044a8 <_svfprintf_r+0x230>
  405420:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405422:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405424:	aa38      	add	r2, sp, #224	; 0xe0
  405426:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40542a:	3301      	adds	r3, #1
  40542c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40542e:	448c      	add	ip, r1
  405430:	2b07      	cmp	r3, #7
  405432:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405436:	932c      	str	r3, [sp, #176]	; 0xb0
  405438:	6017      	str	r7, [r2, #0]
  40543a:	6054      	str	r4, [r2, #4]
  40543c:	f73f ac9c 	bgt.w	404d78 <_svfprintf_r+0xb00>
  405440:	f102 0608 	add.w	r6, r2, #8
  405444:	f7ff b98a 	b.w	40475c <_svfprintf_r+0x4e4>
  405448:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40544c:	f004 fb7a 	bl	409b44 <strlen>
  405450:	9510      	str	r5, [sp, #64]	; 0x40
  405452:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405454:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  405458:	4604      	mov	r4, r0
  40545a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40545e:	9514      	str	r5, [sp, #80]	; 0x50
  405460:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405464:	f7ff b89f 	b.w	4045a6 <_svfprintf_r+0x32e>
  405468:	980d      	ldr	r0, [sp, #52]	; 0x34
  40546a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40546c:	aa2b      	add	r2, sp, #172	; 0xac
  40546e:	f004 fbf3 	bl	409c58 <__ssprint_r>
  405472:	2800      	cmp	r0, #0
  405474:	f47f a818 	bne.w	4044a8 <_svfprintf_r+0x230>
  405478:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40547c:	ae38      	add	r6, sp, #224	; 0xe0
  40547e:	e4d6      	b.n	404e2e <_svfprintf_r+0xbb6>
  405480:	980d      	ldr	r0, [sp, #52]	; 0x34
  405482:	990c      	ldr	r1, [sp, #48]	; 0x30
  405484:	aa2b      	add	r2, sp, #172	; 0xac
  405486:	f004 fbe7 	bl	409c58 <__ssprint_r>
  40548a:	2800      	cmp	r0, #0
  40548c:	f47f a80c 	bne.w	4044a8 <_svfprintf_r+0x230>
  405490:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405492:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405496:	ae38      	add	r6, sp, #224	; 0xe0
  405498:	e5b0      	b.n	404ffc <_svfprintf_r+0xd84>
  40549a:	bf00      	nop
  40549c:	0040a990 	.word	0x0040a990
  4054a0:	0040a940 	.word	0x0040a940
  4054a4:	4621      	mov	r1, r4
  4054a6:	465c      	mov	r4, fp
  4054a8:	3301      	adds	r3, #1
  4054aa:	4421      	add	r1, r4
  4054ac:	2b07      	cmp	r3, #7
  4054ae:	912d      	str	r1, [sp, #180]	; 0xb4
  4054b0:	932c      	str	r3, [sp, #176]	; 0xb0
  4054b2:	6015      	str	r5, [r2, #0]
  4054b4:	6054      	str	r4, [r2, #4]
  4054b6:	dcab      	bgt.n	405410 <_svfprintf_r+0x1198>
  4054b8:	3208      	adds	r2, #8
  4054ba:	e7b4      	b.n	405426 <_svfprintf_r+0x11ae>
  4054bc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4054be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4054c0:	aa2b      	add	r2, sp, #172	; 0xac
  4054c2:	f004 fbc9 	bl	409c58 <__ssprint_r>
  4054c6:	2800      	cmp	r0, #0
  4054c8:	f47e afee 	bne.w	4044a8 <_svfprintf_r+0x230>
  4054cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054ce:	9911      	ldr	r1, [sp, #68]	; 0x44
  4054d0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4054d4:	1b0c      	subs	r4, r1, r4
  4054d6:	ae38      	add	r6, sp, #224	; 0xe0
  4054d8:	e5a5      	b.n	405026 <_svfprintf_r+0xdae>
  4054da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4054dc:	46ba      	mov	sl, r7
  4054de:	2c06      	cmp	r4, #6
  4054e0:	bf28      	it	cs
  4054e2:	2406      	movcs	r4, #6
  4054e4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4054e8:	970a      	str	r7, [sp, #40]	; 0x28
  4054ea:	9714      	str	r7, [sp, #80]	; 0x50
  4054ec:	9510      	str	r5, [sp, #64]	; 0x40
  4054ee:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4054f2:	4f97      	ldr	r7, [pc, #604]	; (405750 <_svfprintf_r+0x14d8>)
  4054f4:	f7ff b857 	b.w	4045a6 <_svfprintf_r+0x32e>
  4054f8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4054fa:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4054fe:	9509      	str	r5, [sp, #36]	; 0x24
  405500:	2500      	movs	r5, #0
  405502:	930b      	str	r3, [sp, #44]	; 0x2c
  405504:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405508:	950a      	str	r5, [sp, #40]	; 0x28
  40550a:	f7ff b84f 	b.w	4045ac <_svfprintf_r+0x334>
  40550e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405512:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405514:	f8dc 3000 	ldr.w	r3, [ip]
  405518:	f10c 0c04 	add.w	ip, ip, #4
  40551c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405520:	601c      	str	r4, [r3, #0]
  405522:	f7fe becf 	b.w	4042c4 <_svfprintf_r+0x4c>
  405526:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40552a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40552e:	f7ff ba99 	b.w	404a64 <_svfprintf_r+0x7ec>
  405532:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405534:	1cdc      	adds	r4, r3, #3
  405536:	db19      	blt.n	40556c <_svfprintf_r+0x12f4>
  405538:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40553a:	429c      	cmp	r4, r3
  40553c:	db16      	blt.n	40556c <_svfprintf_r+0x12f4>
  40553e:	9314      	str	r3, [sp, #80]	; 0x50
  405540:	e714      	b.n	40536c <_svfprintf_r+0x10f4>
  405542:	4623      	mov	r3, r4
  405544:	e702      	b.n	40534c <_svfprintf_r+0x10d4>
  405546:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40554a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40554e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405550:	9510      	str	r5, [sp, #64]	; 0x40
  405552:	900a      	str	r0, [sp, #40]	; 0x28
  405554:	9014      	str	r0, [sp, #80]	; 0x50
  405556:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40555a:	f7ff b824 	b.w	4045a6 <_svfprintf_r+0x32e>
  40555e:	783b      	ldrb	r3, [r7, #0]
  405560:	2b30      	cmp	r3, #48	; 0x30
  405562:	f000 80ad 	beq.w	4056c0 <_svfprintf_r+0x1448>
  405566:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405568:	442c      	add	r4, r5
  40556a:	e6dc      	b.n	405326 <_svfprintf_r+0x10ae>
  40556c:	f1a8 0802 	sub.w	r8, r8, #2
  405570:	1e59      	subs	r1, r3, #1
  405572:	2900      	cmp	r1, #0
  405574:	9125      	str	r1, [sp, #148]	; 0x94
  405576:	bfba      	itte	lt
  405578:	4249      	neglt	r1, r1
  40557a:	232d      	movlt	r3, #45	; 0x2d
  40557c:	232b      	movge	r3, #43	; 0x2b
  40557e:	2909      	cmp	r1, #9
  405580:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  405584:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  405588:	dc65      	bgt.n	405656 <_svfprintf_r+0x13de>
  40558a:	2330      	movs	r3, #48	; 0x30
  40558c:	3130      	adds	r1, #48	; 0x30
  40558e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  405592:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  405596:	ab28      	add	r3, sp, #160	; 0xa0
  405598:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40559a:	aa27      	add	r2, sp, #156	; 0x9c
  40559c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40559e:	1a9a      	subs	r2, r3, r2
  4055a0:	2d01      	cmp	r5, #1
  4055a2:	9219      	str	r2, [sp, #100]	; 0x64
  4055a4:	4414      	add	r4, r2
  4055a6:	f340 80b7 	ble.w	405718 <_svfprintf_r+0x14a0>
  4055aa:	3401      	adds	r4, #1
  4055ac:	2500      	movs	r5, #0
  4055ae:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4055b2:	9514      	str	r5, [sp, #80]	; 0x50
  4055b4:	e6ea      	b.n	40538c <_svfprintf_r+0x1114>
  4055b6:	2400      	movs	r4, #0
  4055b8:	4681      	mov	r9, r0
  4055ba:	940a      	str	r4, [sp, #40]	; 0x28
  4055bc:	f7fe beba 	b.w	404334 <_svfprintf_r+0xbc>
  4055c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4055c2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4055c4:	aa2b      	add	r2, sp, #172	; 0xac
  4055c6:	f004 fb47 	bl	409c58 <__ssprint_r>
  4055ca:	2800      	cmp	r0, #0
  4055cc:	f47e af6c 	bne.w	4044a8 <_svfprintf_r+0x230>
  4055d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4055d2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4055d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055d6:	aa38      	add	r2, sp, #224	; 0xe0
  4055d8:	e616      	b.n	405208 <_svfprintf_r+0xf90>
  4055da:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4055dc:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4055de:	2c00      	cmp	r4, #0
  4055e0:	bfd4      	ite	le
  4055e2:	f1c4 0402 	rsble	r4, r4, #2
  4055e6:	2401      	movgt	r4, #1
  4055e8:	442c      	add	r4, r5
  4055ea:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4055ee:	f04f 0867 	mov.w	r8, #103	; 0x67
  4055f2:	e6cb      	b.n	40538c <_svfprintf_r+0x1114>
  4055f4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4055f6:	9816      	ldr	r0, [sp, #88]	; 0x58
  4055f8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4055fc:	9020      	str	r0, [sp, #128]	; 0x80
  4055fe:	9121      	str	r1, [sp, #132]	; 0x84
  405600:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  405604:	e660      	b.n	4052c8 <_svfprintf_r+0x1050>
  405606:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405608:	2003      	movs	r0, #3
  40560a:	a925      	add	r1, sp, #148	; 0x94
  40560c:	aa26      	add	r2, sp, #152	; 0x98
  40560e:	ab29      	add	r3, sp, #164	; 0xa4
  405610:	9501      	str	r5, [sp, #4]
  405612:	9000      	str	r0, [sp, #0]
  405614:	9203      	str	r2, [sp, #12]
  405616:	9304      	str	r3, [sp, #16]
  405618:	9102      	str	r1, [sp, #8]
  40561a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40561c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405620:	f001 f84a 	bl	4066b8 <_dtoa_r>
  405624:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405626:	4607      	mov	r7, r0
  405628:	e677      	b.n	40531a <_svfprintf_r+0x10a2>
  40562a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40562c:	2003      	movs	r0, #3
  40562e:	a925      	add	r1, sp, #148	; 0x94
  405630:	aa26      	add	r2, sp, #152	; 0x98
  405632:	ab29      	add	r3, sp, #164	; 0xa4
  405634:	9401      	str	r4, [sp, #4]
  405636:	e7ec      	b.n	405612 <_svfprintf_r+0x139a>
  405638:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40563a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40563c:	2d00      	cmp	r5, #0
  40563e:	9514      	str	r5, [sp, #80]	; 0x50
  405640:	dd63      	ble.n	40570a <_svfprintf_r+0x1492>
  405642:	bbb4      	cbnz	r4, 4056b2 <_svfprintf_r+0x143a>
  405644:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405646:	07e8      	lsls	r0, r5, #31
  405648:	d433      	bmi.n	4056b2 <_svfprintf_r+0x143a>
  40564a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40564c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405650:	e69c      	b.n	40538c <_svfprintf_r+0x1114>
  405652:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405654:	e67a      	b.n	40534c <_svfprintf_r+0x10d4>
  405656:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40565a:	4d3e      	ldr	r5, [pc, #248]	; (405754 <_svfprintf_r+0x14dc>)
  40565c:	17cb      	asrs	r3, r1, #31
  40565e:	fb85 5001 	smull	r5, r0, r5, r1
  405662:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  405666:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40566a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40566e:	2809      	cmp	r0, #9
  405670:	4613      	mov	r3, r2
  405672:	f101 0230 	add.w	r2, r1, #48	; 0x30
  405676:	701a      	strb	r2, [r3, #0]
  405678:	4601      	mov	r1, r0
  40567a:	f103 32ff 	add.w	r2, r3, #4294967295
  40567e:	dcec      	bgt.n	40565a <_svfprintf_r+0x13e2>
  405680:	f100 0130 	add.w	r1, r0, #48	; 0x30
  405684:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  405688:	b2c9      	uxtb	r1, r1
  40568a:	4294      	cmp	r4, r2
  40568c:	f803 1c01 	strb.w	r1, [r3, #-1]
  405690:	d95a      	bls.n	405748 <_svfprintf_r+0x14d0>
  405692:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  405696:	461a      	mov	r2, r3
  405698:	e001      	b.n	40569e <_svfprintf_r+0x1426>
  40569a:	f812 1b01 	ldrb.w	r1, [r2], #1
  40569e:	42a2      	cmp	r2, r4
  4056a0:	f800 1f01 	strb.w	r1, [r0, #1]!
  4056a4:	d1f9      	bne.n	40569a <_svfprintf_r+0x1422>
  4056a6:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  4056aa:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  4056ae:	3bf6      	subs	r3, #246	; 0xf6
  4056b0:	e772      	b.n	405598 <_svfprintf_r+0x1320>
  4056b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4056b4:	1c6c      	adds	r4, r5, #1
  4056b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4056b8:	442c      	add	r4, r5
  4056ba:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4056be:	e665      	b.n	40538c <_svfprintf_r+0x1114>
  4056c0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  4056c4:	2200      	movs	r2, #0
  4056c6:	2300      	movs	r3, #0
  4056c8:	f004 fd66 	bl	40a198 <__aeabi_dcmpeq>
  4056cc:	2800      	cmp	r0, #0
  4056ce:	f47f af4a 	bne.w	405566 <_svfprintf_r+0x12ee>
  4056d2:	f1c5 0501 	rsb	r5, r5, #1
  4056d6:	9525      	str	r5, [sp, #148]	; 0x94
  4056d8:	442c      	add	r4, r5
  4056da:	e624      	b.n	405326 <_svfprintf_r+0x10ae>
  4056dc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4056de:	f04f 0867 	mov.w	r8, #103	; 0x67
  4056e2:	1c6c      	adds	r4, r5, #1
  4056e4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4056e8:	e650      	b.n	40538c <_svfprintf_r+0x1114>
  4056ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4056ec:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4056f0:	682d      	ldr	r5, [r5, #0]
  4056f2:	f10c 0304 	add.w	r3, ip, #4
  4056f6:	2d00      	cmp	r5, #0
  4056f8:	f899 8001 	ldrb.w	r8, [r9, #1]
  4056fc:	950a      	str	r5, [sp, #40]	; 0x28
  4056fe:	9310      	str	r3, [sp, #64]	; 0x40
  405700:	4681      	mov	r9, r0
  405702:	f6be ae15 	bge.w	404330 <_svfprintf_r+0xb8>
  405706:	f7fe be10 	b.w	40432a <_svfprintf_r+0xb2>
  40570a:	b97c      	cbnz	r4, 40572c <_svfprintf_r+0x14b4>
  40570c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40570e:	07e9      	lsls	r1, r5, #31
  405710:	d40c      	bmi.n	40572c <_svfprintf_r+0x14b4>
  405712:	2301      	movs	r3, #1
  405714:	461c      	mov	r4, r3
  405716:	e639      	b.n	40538c <_svfprintf_r+0x1114>
  405718:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40571c:	f01c 0301 	ands.w	r3, ip, #1
  405720:	f47f af43 	bne.w	4055aa <_svfprintf_r+0x1332>
  405724:	9314      	str	r3, [sp, #80]	; 0x50
  405726:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40572a:	e62f      	b.n	40538c <_svfprintf_r+0x1114>
  40572c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40572e:	1cac      	adds	r4, r5, #2
  405730:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405734:	e62a      	b.n	40538c <_svfprintf_r+0x1114>
  405736:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  405738:	230c      	movs	r3, #12
  40573a:	602b      	str	r3, [r5, #0]
  40573c:	f04f 30ff 	mov.w	r0, #4294967295
  405740:	f7fe beba 	b.w	4044b8 <_svfprintf_r+0x240>
  405744:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405746:	e713      	b.n	405570 <_svfprintf_r+0x12f8>
  405748:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40574c:	e724      	b.n	405598 <_svfprintf_r+0x1320>
  40574e:	bf00      	nop
  405750:	0040a988 	.word	0x0040a988
  405754:	66666667 	.word	0x66666667

00405758 <__sprint_r.part.0>:
  405758:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40575a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40575e:	049c      	lsls	r4, r3, #18
  405760:	460e      	mov	r6, r1
  405762:	4680      	mov	r8, r0
  405764:	4691      	mov	r9, r2
  405766:	d52a      	bpl.n	4057be <__sprint_r.part.0+0x66>
  405768:	6893      	ldr	r3, [r2, #8]
  40576a:	6812      	ldr	r2, [r2, #0]
  40576c:	f102 0a08 	add.w	sl, r2, #8
  405770:	b31b      	cbz	r3, 4057ba <__sprint_r.part.0+0x62>
  405772:	e91a 00a0 	ldmdb	sl, {r5, r7}
  405776:	08bf      	lsrs	r7, r7, #2
  405778:	d017      	beq.n	4057aa <__sprint_r.part.0+0x52>
  40577a:	3d04      	subs	r5, #4
  40577c:	2400      	movs	r4, #0
  40577e:	e001      	b.n	405784 <__sprint_r.part.0+0x2c>
  405780:	42a7      	cmp	r7, r4
  405782:	d010      	beq.n	4057a6 <__sprint_r.part.0+0x4e>
  405784:	4640      	mov	r0, r8
  405786:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40578a:	4632      	mov	r2, r6
  40578c:	f002 f806 	bl	40779c <_fputwc_r>
  405790:	1c43      	adds	r3, r0, #1
  405792:	f104 0401 	add.w	r4, r4, #1
  405796:	d1f3      	bne.n	405780 <__sprint_r.part.0+0x28>
  405798:	2300      	movs	r3, #0
  40579a:	f8c9 3008 	str.w	r3, [r9, #8]
  40579e:	f8c9 3004 	str.w	r3, [r9, #4]
  4057a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057a6:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4057aa:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  4057ae:	f8c9 3008 	str.w	r3, [r9, #8]
  4057b2:	f10a 0a08 	add.w	sl, sl, #8
  4057b6:	2b00      	cmp	r3, #0
  4057b8:	d1db      	bne.n	405772 <__sprint_r.part.0+0x1a>
  4057ba:	2000      	movs	r0, #0
  4057bc:	e7ec      	b.n	405798 <__sprint_r.part.0+0x40>
  4057be:	f002 f967 	bl	407a90 <__sfvwrite_r>
  4057c2:	2300      	movs	r3, #0
  4057c4:	f8c9 3008 	str.w	r3, [r9, #8]
  4057c8:	f8c9 3004 	str.w	r3, [r9, #4]
  4057cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004057d0 <_vfiprintf_r>:
  4057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057d4:	b0b1      	sub	sp, #196	; 0xc4
  4057d6:	461c      	mov	r4, r3
  4057d8:	9102      	str	r1, [sp, #8]
  4057da:	4690      	mov	r8, r2
  4057dc:	9308      	str	r3, [sp, #32]
  4057de:	9006      	str	r0, [sp, #24]
  4057e0:	b118      	cbz	r0, 4057ea <_vfiprintf_r+0x1a>
  4057e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4057e4:	2b00      	cmp	r3, #0
  4057e6:	f000 80e8 	beq.w	4059ba <_vfiprintf_r+0x1ea>
  4057ea:	9d02      	ldr	r5, [sp, #8]
  4057ec:	89ab      	ldrh	r3, [r5, #12]
  4057ee:	b29a      	uxth	r2, r3
  4057f0:	0490      	lsls	r0, r2, #18
  4057f2:	d407      	bmi.n	405804 <_vfiprintf_r+0x34>
  4057f4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  4057f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4057fa:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  4057fe:	81ab      	strh	r3, [r5, #12]
  405800:	b29a      	uxth	r2, r3
  405802:	6669      	str	r1, [r5, #100]	; 0x64
  405804:	0711      	lsls	r1, r2, #28
  405806:	f140 80b7 	bpl.w	405978 <_vfiprintf_r+0x1a8>
  40580a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40580e:	f8db 3010 	ldr.w	r3, [fp, #16]
  405812:	2b00      	cmp	r3, #0
  405814:	f000 80b0 	beq.w	405978 <_vfiprintf_r+0x1a8>
  405818:	f002 021a 	and.w	r2, r2, #26
  40581c:	2a0a      	cmp	r2, #10
  40581e:	f000 80b7 	beq.w	405990 <_vfiprintf_r+0x1c0>
  405822:	2300      	movs	r3, #0
  405824:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  405828:	930a      	str	r3, [sp, #40]	; 0x28
  40582a:	9315      	str	r3, [sp, #84]	; 0x54
  40582c:	9314      	str	r3, [sp, #80]	; 0x50
  40582e:	9309      	str	r3, [sp, #36]	; 0x24
  405830:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  405834:	464e      	mov	r6, r9
  405836:	f898 3000 	ldrb.w	r3, [r8]
  40583a:	2b00      	cmp	r3, #0
  40583c:	f000 84c8 	beq.w	4061d0 <_vfiprintf_r+0xa00>
  405840:	2b25      	cmp	r3, #37	; 0x25
  405842:	f000 84c5 	beq.w	4061d0 <_vfiprintf_r+0xa00>
  405846:	f108 0201 	add.w	r2, r8, #1
  40584a:	e001      	b.n	405850 <_vfiprintf_r+0x80>
  40584c:	2b25      	cmp	r3, #37	; 0x25
  40584e:	d004      	beq.n	40585a <_vfiprintf_r+0x8a>
  405850:	7813      	ldrb	r3, [r2, #0]
  405852:	4614      	mov	r4, r2
  405854:	3201      	adds	r2, #1
  405856:	2b00      	cmp	r3, #0
  405858:	d1f8      	bne.n	40584c <_vfiprintf_r+0x7c>
  40585a:	ebc8 0504 	rsb	r5, r8, r4
  40585e:	b195      	cbz	r5, 405886 <_vfiprintf_r+0xb6>
  405860:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405862:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405864:	3301      	adds	r3, #1
  405866:	442a      	add	r2, r5
  405868:	2b07      	cmp	r3, #7
  40586a:	f8c6 8000 	str.w	r8, [r6]
  40586e:	6075      	str	r5, [r6, #4]
  405870:	9215      	str	r2, [sp, #84]	; 0x54
  405872:	9314      	str	r3, [sp, #80]	; 0x50
  405874:	dd7b      	ble.n	40596e <_vfiprintf_r+0x19e>
  405876:	2a00      	cmp	r2, #0
  405878:	f040 84d5 	bne.w	406226 <_vfiprintf_r+0xa56>
  40587c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40587e:	9214      	str	r2, [sp, #80]	; 0x50
  405880:	4428      	add	r0, r5
  405882:	464e      	mov	r6, r9
  405884:	9009      	str	r0, [sp, #36]	; 0x24
  405886:	7823      	ldrb	r3, [r4, #0]
  405888:	2b00      	cmp	r3, #0
  40588a:	f000 83ed 	beq.w	406068 <_vfiprintf_r+0x898>
  40588e:	2100      	movs	r1, #0
  405890:	f04f 0200 	mov.w	r2, #0
  405894:	f04f 3cff 	mov.w	ip, #4294967295
  405898:	7863      	ldrb	r3, [r4, #1]
  40589a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40589e:	9104      	str	r1, [sp, #16]
  4058a0:	468a      	mov	sl, r1
  4058a2:	f104 0801 	add.w	r8, r4, #1
  4058a6:	4608      	mov	r0, r1
  4058a8:	4665      	mov	r5, ip
  4058aa:	f108 0801 	add.w	r8, r8, #1
  4058ae:	f1a3 0220 	sub.w	r2, r3, #32
  4058b2:	2a58      	cmp	r2, #88	; 0x58
  4058b4:	f200 82d9 	bhi.w	405e6a <_vfiprintf_r+0x69a>
  4058b8:	e8df f012 	tbh	[pc, r2, lsl #1]
  4058bc:	02d702cb 	.word	0x02d702cb
  4058c0:	02d202d7 	.word	0x02d202d7
  4058c4:	02d702d7 	.word	0x02d702d7
  4058c8:	02d702d7 	.word	0x02d702d7
  4058cc:	02d702d7 	.word	0x02d702d7
  4058d0:	028f0282 	.word	0x028f0282
  4058d4:	008402d7 	.word	0x008402d7
  4058d8:	02d70293 	.word	0x02d70293
  4058dc:	0196012b 	.word	0x0196012b
  4058e0:	01960196 	.word	0x01960196
  4058e4:	01960196 	.word	0x01960196
  4058e8:	01960196 	.word	0x01960196
  4058ec:	01960196 	.word	0x01960196
  4058f0:	02d702d7 	.word	0x02d702d7
  4058f4:	02d702d7 	.word	0x02d702d7
  4058f8:	02d702d7 	.word	0x02d702d7
  4058fc:	02d702d7 	.word	0x02d702d7
  405900:	02d702d7 	.word	0x02d702d7
  405904:	02d70130 	.word	0x02d70130
  405908:	02d702d7 	.word	0x02d702d7
  40590c:	02d702d7 	.word	0x02d702d7
  405910:	02d702d7 	.word	0x02d702d7
  405914:	02d702d7 	.word	0x02d702d7
  405918:	017b02d7 	.word	0x017b02d7
  40591c:	02d702d7 	.word	0x02d702d7
  405920:	02d702d7 	.word	0x02d702d7
  405924:	01a402d7 	.word	0x01a402d7
  405928:	02d702d7 	.word	0x02d702d7
  40592c:	02d701bf 	.word	0x02d701bf
  405930:	02d702d7 	.word	0x02d702d7
  405934:	02d702d7 	.word	0x02d702d7
  405938:	02d702d7 	.word	0x02d702d7
  40593c:	02d702d7 	.word	0x02d702d7
  405940:	01e402d7 	.word	0x01e402d7
  405944:	02d701fa 	.word	0x02d701fa
  405948:	02d702d7 	.word	0x02d702d7
  40594c:	01fa0216 	.word	0x01fa0216
  405950:	02d702d7 	.word	0x02d702d7
  405954:	02d7021b 	.word	0x02d7021b
  405958:	00890228 	.word	0x00890228
  40595c:	027d0266 	.word	0x027d0266
  405960:	023a02d7 	.word	0x023a02d7
  405964:	011902d7 	.word	0x011902d7
  405968:	02d702d7 	.word	0x02d702d7
  40596c:	02af      	.short	0x02af
  40596e:	3608      	adds	r6, #8
  405970:	9809      	ldr	r0, [sp, #36]	; 0x24
  405972:	4428      	add	r0, r5
  405974:	9009      	str	r0, [sp, #36]	; 0x24
  405976:	e786      	b.n	405886 <_vfiprintf_r+0xb6>
  405978:	9806      	ldr	r0, [sp, #24]
  40597a:	9902      	ldr	r1, [sp, #8]
  40597c:	f000 fd90 	bl	4064a0 <__swsetup_r>
  405980:	b9b0      	cbnz	r0, 4059b0 <_vfiprintf_r+0x1e0>
  405982:	9d02      	ldr	r5, [sp, #8]
  405984:	89aa      	ldrh	r2, [r5, #12]
  405986:	f002 021a 	and.w	r2, r2, #26
  40598a:	2a0a      	cmp	r2, #10
  40598c:	f47f af49 	bne.w	405822 <_vfiprintf_r+0x52>
  405990:	f8dd b008 	ldr.w	fp, [sp, #8]
  405994:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405998:	2b00      	cmp	r3, #0
  40599a:	f6ff af42 	blt.w	405822 <_vfiprintf_r+0x52>
  40599e:	9806      	ldr	r0, [sp, #24]
  4059a0:	4659      	mov	r1, fp
  4059a2:	4642      	mov	r2, r8
  4059a4:	4623      	mov	r3, r4
  4059a6:	f000 fd3d 	bl	406424 <__sbprintf>
  4059aa:	b031      	add	sp, #196	; 0xc4
  4059ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059b0:	f04f 30ff 	mov.w	r0, #4294967295
  4059b4:	b031      	add	sp, #196	; 0xc4
  4059b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059ba:	f001 fe59 	bl	407670 <__sinit>
  4059be:	e714      	b.n	4057ea <_vfiprintf_r+0x1a>
  4059c0:	4240      	negs	r0, r0
  4059c2:	9308      	str	r3, [sp, #32]
  4059c4:	f04a 0a04 	orr.w	sl, sl, #4
  4059c8:	f898 3000 	ldrb.w	r3, [r8]
  4059cc:	e76d      	b.n	4058aa <_vfiprintf_r+0xda>
  4059ce:	f01a 0320 	ands.w	r3, sl, #32
  4059d2:	9004      	str	r0, [sp, #16]
  4059d4:	46ac      	mov	ip, r5
  4059d6:	f000 80f4 	beq.w	405bc2 <_vfiprintf_r+0x3f2>
  4059da:	f8dd b020 	ldr.w	fp, [sp, #32]
  4059de:	f10b 0307 	add.w	r3, fp, #7
  4059e2:	f023 0307 	bic.w	r3, r3, #7
  4059e6:	f103 0408 	add.w	r4, r3, #8
  4059ea:	9408      	str	r4, [sp, #32]
  4059ec:	e9d3 4500 	ldrd	r4, r5, [r3]
  4059f0:	2300      	movs	r3, #0
  4059f2:	f04f 0000 	mov.w	r0, #0
  4059f6:	2100      	movs	r1, #0
  4059f8:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  4059fc:	f8cd c014 	str.w	ip, [sp, #20]
  405a00:	9107      	str	r1, [sp, #28]
  405a02:	f1bc 0f00 	cmp.w	ip, #0
  405a06:	bfa8      	it	ge
  405a08:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405a0c:	ea54 0205 	orrs.w	r2, r4, r5
  405a10:	f040 80ad 	bne.w	405b6e <_vfiprintf_r+0x39e>
  405a14:	f1bc 0f00 	cmp.w	ip, #0
  405a18:	f040 80a9 	bne.w	405b6e <_vfiprintf_r+0x39e>
  405a1c:	2b00      	cmp	r3, #0
  405a1e:	f040 83c0 	bne.w	4061a2 <_vfiprintf_r+0x9d2>
  405a22:	f01a 0f01 	tst.w	sl, #1
  405a26:	f000 83bc 	beq.w	4061a2 <_vfiprintf_r+0x9d2>
  405a2a:	2330      	movs	r3, #48	; 0x30
  405a2c:	af30      	add	r7, sp, #192	; 0xc0
  405a2e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405a32:	ebc7 0409 	rsb	r4, r7, r9
  405a36:	9405      	str	r4, [sp, #20]
  405a38:	f8dd b014 	ldr.w	fp, [sp, #20]
  405a3c:	9c07      	ldr	r4, [sp, #28]
  405a3e:	45e3      	cmp	fp, ip
  405a40:	bfb8      	it	lt
  405a42:	46e3      	movlt	fp, ip
  405a44:	f8cd b00c 	str.w	fp, [sp, #12]
  405a48:	b11c      	cbz	r4, 405a52 <_vfiprintf_r+0x282>
  405a4a:	f10b 0b01 	add.w	fp, fp, #1
  405a4e:	f8cd b00c 	str.w	fp, [sp, #12]
  405a52:	f01a 0502 	ands.w	r5, sl, #2
  405a56:	9507      	str	r5, [sp, #28]
  405a58:	d005      	beq.n	405a66 <_vfiprintf_r+0x296>
  405a5a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405a5e:	f10b 0b02 	add.w	fp, fp, #2
  405a62:	f8cd b00c 	str.w	fp, [sp, #12]
  405a66:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  405a6a:	930b      	str	r3, [sp, #44]	; 0x2c
  405a6c:	f040 821b 	bne.w	405ea6 <_vfiprintf_r+0x6d6>
  405a70:	9d04      	ldr	r5, [sp, #16]
  405a72:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405a76:	ebcb 0405 	rsb	r4, fp, r5
  405a7a:	2c00      	cmp	r4, #0
  405a7c:	f340 8213 	ble.w	405ea6 <_vfiprintf_r+0x6d6>
  405a80:	2c10      	cmp	r4, #16
  405a82:	f340 8489 	ble.w	406398 <_vfiprintf_r+0xbc8>
  405a86:	4dbe      	ldr	r5, [pc, #760]	; (405d80 <_vfiprintf_r+0x5b0>)
  405a88:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405a8a:	462b      	mov	r3, r5
  405a8c:	9814      	ldr	r0, [sp, #80]	; 0x50
  405a8e:	4625      	mov	r5, r4
  405a90:	f04f 0b10 	mov.w	fp, #16
  405a94:	4664      	mov	r4, ip
  405a96:	46b4      	mov	ip, r6
  405a98:	461e      	mov	r6, r3
  405a9a:	e006      	b.n	405aaa <_vfiprintf_r+0x2da>
  405a9c:	1c83      	adds	r3, r0, #2
  405a9e:	f10c 0c08 	add.w	ip, ip, #8
  405aa2:	4608      	mov	r0, r1
  405aa4:	3d10      	subs	r5, #16
  405aa6:	2d10      	cmp	r5, #16
  405aa8:	dd11      	ble.n	405ace <_vfiprintf_r+0x2fe>
  405aaa:	1c41      	adds	r1, r0, #1
  405aac:	3210      	adds	r2, #16
  405aae:	2907      	cmp	r1, #7
  405ab0:	9215      	str	r2, [sp, #84]	; 0x54
  405ab2:	e88c 0840 	stmia.w	ip, {r6, fp}
  405ab6:	9114      	str	r1, [sp, #80]	; 0x50
  405ab8:	ddf0      	ble.n	405a9c <_vfiprintf_r+0x2cc>
  405aba:	2a00      	cmp	r2, #0
  405abc:	f040 81e6 	bne.w	405e8c <_vfiprintf_r+0x6bc>
  405ac0:	3d10      	subs	r5, #16
  405ac2:	2d10      	cmp	r5, #16
  405ac4:	f04f 0301 	mov.w	r3, #1
  405ac8:	4610      	mov	r0, r2
  405aca:	46cc      	mov	ip, r9
  405acc:	dced      	bgt.n	405aaa <_vfiprintf_r+0x2da>
  405ace:	4631      	mov	r1, r6
  405ad0:	4666      	mov	r6, ip
  405ad2:	46a4      	mov	ip, r4
  405ad4:	462c      	mov	r4, r5
  405ad6:	460d      	mov	r5, r1
  405ad8:	4422      	add	r2, r4
  405ada:	2b07      	cmp	r3, #7
  405adc:	9215      	str	r2, [sp, #84]	; 0x54
  405ade:	6035      	str	r5, [r6, #0]
  405ae0:	6074      	str	r4, [r6, #4]
  405ae2:	9314      	str	r3, [sp, #80]	; 0x50
  405ae4:	f300 836d 	bgt.w	4061c2 <_vfiprintf_r+0x9f2>
  405ae8:	3608      	adds	r6, #8
  405aea:	1c59      	adds	r1, r3, #1
  405aec:	e1de      	b.n	405eac <_vfiprintf_r+0x6dc>
  405aee:	f01a 0f20 	tst.w	sl, #32
  405af2:	9004      	str	r0, [sp, #16]
  405af4:	46ac      	mov	ip, r5
  405af6:	f000 808d 	beq.w	405c14 <_vfiprintf_r+0x444>
  405afa:	9d08      	ldr	r5, [sp, #32]
  405afc:	1deb      	adds	r3, r5, #7
  405afe:	f023 0307 	bic.w	r3, r3, #7
  405b02:	f103 0b08 	add.w	fp, r3, #8
  405b06:	e9d3 4500 	ldrd	r4, r5, [r3]
  405b0a:	f8cd b020 	str.w	fp, [sp, #32]
  405b0e:	2301      	movs	r3, #1
  405b10:	e76f      	b.n	4059f2 <_vfiprintf_r+0x222>
  405b12:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  405b16:	f898 3000 	ldrb.w	r3, [r8]
  405b1a:	e6c6      	b.n	4058aa <_vfiprintf_r+0xda>
  405b1c:	f04a 0a10 	orr.w	sl, sl, #16
  405b20:	f01a 0f20 	tst.w	sl, #32
  405b24:	9004      	str	r0, [sp, #16]
  405b26:	46ac      	mov	ip, r5
  405b28:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405b2c:	f000 80c8 	beq.w	405cc0 <_vfiprintf_r+0x4f0>
  405b30:	9c08      	ldr	r4, [sp, #32]
  405b32:	1de1      	adds	r1, r4, #7
  405b34:	f021 0107 	bic.w	r1, r1, #7
  405b38:	e9d1 2300 	ldrd	r2, r3, [r1]
  405b3c:	3108      	adds	r1, #8
  405b3e:	9108      	str	r1, [sp, #32]
  405b40:	4614      	mov	r4, r2
  405b42:	461d      	mov	r5, r3
  405b44:	2a00      	cmp	r2, #0
  405b46:	f173 0b00 	sbcs.w	fp, r3, #0
  405b4a:	f2c0 83ce 	blt.w	4062ea <_vfiprintf_r+0xb1a>
  405b4e:	f1bc 0f00 	cmp.w	ip, #0
  405b52:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405b56:	bfa8      	it	ge
  405b58:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405b5c:	ea54 0205 	orrs.w	r2, r4, r5
  405b60:	9007      	str	r0, [sp, #28]
  405b62:	f8cd c014 	str.w	ip, [sp, #20]
  405b66:	f04f 0301 	mov.w	r3, #1
  405b6a:	f43f af53 	beq.w	405a14 <_vfiprintf_r+0x244>
  405b6e:	2b01      	cmp	r3, #1
  405b70:	f000 8319 	beq.w	4061a6 <_vfiprintf_r+0x9d6>
  405b74:	2b02      	cmp	r3, #2
  405b76:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  405b7a:	f040 824c 	bne.w	406016 <_vfiprintf_r+0x846>
  405b7e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405b82:	4619      	mov	r1, r3
  405b84:	f004 000f 	and.w	r0, r4, #15
  405b88:	0922      	lsrs	r2, r4, #4
  405b8a:	f81b 0000 	ldrb.w	r0, [fp, r0]
  405b8e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405b92:	092b      	lsrs	r3, r5, #4
  405b94:	7008      	strb	r0, [r1, #0]
  405b96:	ea52 0003 	orrs.w	r0, r2, r3
  405b9a:	460f      	mov	r7, r1
  405b9c:	4614      	mov	r4, r2
  405b9e:	461d      	mov	r5, r3
  405ba0:	f101 31ff 	add.w	r1, r1, #4294967295
  405ba4:	d1ee      	bne.n	405b84 <_vfiprintf_r+0x3b4>
  405ba6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405baa:	ebc7 0309 	rsb	r3, r7, r9
  405bae:	9305      	str	r3, [sp, #20]
  405bb0:	e742      	b.n	405a38 <_vfiprintf_r+0x268>
  405bb2:	f04a 0a10 	orr.w	sl, sl, #16
  405bb6:	f01a 0320 	ands.w	r3, sl, #32
  405bba:	9004      	str	r0, [sp, #16]
  405bbc:	46ac      	mov	ip, r5
  405bbe:	f47f af0c 	bne.w	4059da <_vfiprintf_r+0x20a>
  405bc2:	f01a 0210 	ands.w	r2, sl, #16
  405bc6:	f040 8311 	bne.w	4061ec <_vfiprintf_r+0xa1c>
  405bca:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  405bce:	f000 830d 	beq.w	4061ec <_vfiprintf_r+0xa1c>
  405bd2:	f8dd b020 	ldr.w	fp, [sp, #32]
  405bd6:	4613      	mov	r3, r2
  405bd8:	f8bb 4000 	ldrh.w	r4, [fp]
  405bdc:	f10b 0b04 	add.w	fp, fp, #4
  405be0:	2500      	movs	r5, #0
  405be2:	f8cd b020 	str.w	fp, [sp, #32]
  405be6:	e704      	b.n	4059f2 <_vfiprintf_r+0x222>
  405be8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405bec:	2000      	movs	r0, #0
  405bee:	f818 3b01 	ldrb.w	r3, [r8], #1
  405bf2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  405bf6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  405bfa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405bfe:	2a09      	cmp	r2, #9
  405c00:	d9f5      	bls.n	405bee <_vfiprintf_r+0x41e>
  405c02:	e654      	b.n	4058ae <_vfiprintf_r+0xde>
  405c04:	f04a 0a10 	orr.w	sl, sl, #16
  405c08:	f01a 0f20 	tst.w	sl, #32
  405c0c:	9004      	str	r0, [sp, #16]
  405c0e:	46ac      	mov	ip, r5
  405c10:	f47f af73 	bne.w	405afa <_vfiprintf_r+0x32a>
  405c14:	f01a 0f10 	tst.w	sl, #16
  405c18:	f040 82ef 	bne.w	4061fa <_vfiprintf_r+0xa2a>
  405c1c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405c20:	f000 82eb 	beq.w	4061fa <_vfiprintf_r+0xa2a>
  405c24:	f8dd b020 	ldr.w	fp, [sp, #32]
  405c28:	2500      	movs	r5, #0
  405c2a:	f8bb 4000 	ldrh.w	r4, [fp]
  405c2e:	f10b 0b04 	add.w	fp, fp, #4
  405c32:	2301      	movs	r3, #1
  405c34:	f8cd b020 	str.w	fp, [sp, #32]
  405c38:	e6db      	b.n	4059f2 <_vfiprintf_r+0x222>
  405c3a:	46ac      	mov	ip, r5
  405c3c:	4d51      	ldr	r5, [pc, #324]	; (405d84 <_vfiprintf_r+0x5b4>)
  405c3e:	f01a 0f20 	tst.w	sl, #32
  405c42:	9004      	str	r0, [sp, #16]
  405c44:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405c48:	950a      	str	r5, [sp, #40]	; 0x28
  405c4a:	f000 80f0 	beq.w	405e2e <_vfiprintf_r+0x65e>
  405c4e:	9d08      	ldr	r5, [sp, #32]
  405c50:	1dea      	adds	r2, r5, #7
  405c52:	f022 0207 	bic.w	r2, r2, #7
  405c56:	f102 0b08 	add.w	fp, r2, #8
  405c5a:	f8cd b020 	str.w	fp, [sp, #32]
  405c5e:	e9d2 4500 	ldrd	r4, r5, [r2]
  405c62:	f01a 0f01 	tst.w	sl, #1
  405c66:	f000 82aa 	beq.w	4061be <_vfiprintf_r+0x9ee>
  405c6a:	ea54 0b05 	orrs.w	fp, r4, r5
  405c6e:	f000 82a6 	beq.w	4061be <_vfiprintf_r+0x9ee>
  405c72:	2230      	movs	r2, #48	; 0x30
  405c74:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405c78:	f04a 0a02 	orr.w	sl, sl, #2
  405c7c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405c80:	2302      	movs	r3, #2
  405c82:	e6b6      	b.n	4059f2 <_vfiprintf_r+0x222>
  405c84:	9b08      	ldr	r3, [sp, #32]
  405c86:	f8dd b020 	ldr.w	fp, [sp, #32]
  405c8a:	681b      	ldr	r3, [r3, #0]
  405c8c:	2401      	movs	r4, #1
  405c8e:	f04f 0500 	mov.w	r5, #0
  405c92:	f10b 0b04 	add.w	fp, fp, #4
  405c96:	9004      	str	r0, [sp, #16]
  405c98:	9403      	str	r4, [sp, #12]
  405c9a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  405c9e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405ca2:	f8cd b020 	str.w	fp, [sp, #32]
  405ca6:	9405      	str	r4, [sp, #20]
  405ca8:	af16      	add	r7, sp, #88	; 0x58
  405caa:	f04f 0c00 	mov.w	ip, #0
  405cae:	e6d0      	b.n	405a52 <_vfiprintf_r+0x282>
  405cb0:	f01a 0f20 	tst.w	sl, #32
  405cb4:	9004      	str	r0, [sp, #16]
  405cb6:	46ac      	mov	ip, r5
  405cb8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405cbc:	f47f af38 	bne.w	405b30 <_vfiprintf_r+0x360>
  405cc0:	f01a 0f10 	tst.w	sl, #16
  405cc4:	f040 82a7 	bne.w	406216 <_vfiprintf_r+0xa46>
  405cc8:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405ccc:	f000 82a3 	beq.w	406216 <_vfiprintf_r+0xa46>
  405cd0:	f8dd b020 	ldr.w	fp, [sp, #32]
  405cd4:	f9bb 4000 	ldrsh.w	r4, [fp]
  405cd8:	f10b 0b04 	add.w	fp, fp, #4
  405cdc:	17e5      	asrs	r5, r4, #31
  405cde:	4622      	mov	r2, r4
  405ce0:	462b      	mov	r3, r5
  405ce2:	f8cd b020 	str.w	fp, [sp, #32]
  405ce6:	e72d      	b.n	405b44 <_vfiprintf_r+0x374>
  405ce8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  405cec:	f898 3000 	ldrb.w	r3, [r8]
  405cf0:	e5db      	b.n	4058aa <_vfiprintf_r+0xda>
  405cf2:	f898 3000 	ldrb.w	r3, [r8]
  405cf6:	4642      	mov	r2, r8
  405cf8:	2b6c      	cmp	r3, #108	; 0x6c
  405cfa:	bf03      	ittte	eq
  405cfc:	f108 0801 	addeq.w	r8, r8, #1
  405d00:	f04a 0a20 	orreq.w	sl, sl, #32
  405d04:	7853      	ldrbeq	r3, [r2, #1]
  405d06:	f04a 0a10 	orrne.w	sl, sl, #16
  405d0a:	e5ce      	b.n	4058aa <_vfiprintf_r+0xda>
  405d0c:	f01a 0f20 	tst.w	sl, #32
  405d10:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405d14:	f000 82f7 	beq.w	406306 <_vfiprintf_r+0xb36>
  405d18:	9c08      	ldr	r4, [sp, #32]
  405d1a:	6821      	ldr	r1, [r4, #0]
  405d1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405d1e:	17e5      	asrs	r5, r4, #31
  405d20:	462b      	mov	r3, r5
  405d22:	9d08      	ldr	r5, [sp, #32]
  405d24:	4622      	mov	r2, r4
  405d26:	3504      	adds	r5, #4
  405d28:	9508      	str	r5, [sp, #32]
  405d2a:	e9c1 2300 	strd	r2, r3, [r1]
  405d2e:	e582      	b.n	405836 <_vfiprintf_r+0x66>
  405d30:	9c08      	ldr	r4, [sp, #32]
  405d32:	46ac      	mov	ip, r5
  405d34:	6827      	ldr	r7, [r4, #0]
  405d36:	f04f 0500 	mov.w	r5, #0
  405d3a:	9004      	str	r0, [sp, #16]
  405d3c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  405d40:	3404      	adds	r4, #4
  405d42:	2f00      	cmp	r7, #0
  405d44:	f000 8332 	beq.w	4063ac <_vfiprintf_r+0xbdc>
  405d48:	f1bc 0f00 	cmp.w	ip, #0
  405d4c:	4638      	mov	r0, r7
  405d4e:	f2c0 8307 	blt.w	406360 <_vfiprintf_r+0xb90>
  405d52:	4662      	mov	r2, ip
  405d54:	2100      	movs	r1, #0
  405d56:	f8cd c004 	str.w	ip, [sp, #4]
  405d5a:	f002 ff1b 	bl	408b94 <memchr>
  405d5e:	f8dd c004 	ldr.w	ip, [sp, #4]
  405d62:	2800      	cmp	r0, #0
  405d64:	f000 833a 	beq.w	4063dc <_vfiprintf_r+0xc0c>
  405d68:	1bc0      	subs	r0, r0, r7
  405d6a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  405d6e:	4560      	cmp	r0, ip
  405d70:	bfa8      	it	ge
  405d72:	4660      	movge	r0, ip
  405d74:	9005      	str	r0, [sp, #20]
  405d76:	9408      	str	r4, [sp, #32]
  405d78:	9507      	str	r5, [sp, #28]
  405d7a:	f04f 0c00 	mov.w	ip, #0
  405d7e:	e65b      	b.n	405a38 <_vfiprintf_r+0x268>
  405d80:	0040a9b4 	.word	0x0040a9b4
  405d84:	0040a960 	.word	0x0040a960
  405d88:	9b08      	ldr	r3, [sp, #32]
  405d8a:	f8dd b020 	ldr.w	fp, [sp, #32]
  405d8e:	9004      	str	r0, [sp, #16]
  405d90:	48b2      	ldr	r0, [pc, #712]	; (40605c <_vfiprintf_r+0x88c>)
  405d92:	681c      	ldr	r4, [r3, #0]
  405d94:	2230      	movs	r2, #48	; 0x30
  405d96:	2378      	movs	r3, #120	; 0x78
  405d98:	f10b 0b04 	add.w	fp, fp, #4
  405d9c:	46ac      	mov	ip, r5
  405d9e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405da2:	f04a 0a02 	orr.w	sl, sl, #2
  405da6:	f8cd b020 	str.w	fp, [sp, #32]
  405daa:	2500      	movs	r5, #0
  405dac:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405db0:	900a      	str	r0, [sp, #40]	; 0x28
  405db2:	2302      	movs	r3, #2
  405db4:	e61d      	b.n	4059f2 <_vfiprintf_r+0x222>
  405db6:	f04a 0a20 	orr.w	sl, sl, #32
  405dba:	f898 3000 	ldrb.w	r3, [r8]
  405dbe:	e574      	b.n	4058aa <_vfiprintf_r+0xda>
  405dc0:	f8dd b020 	ldr.w	fp, [sp, #32]
  405dc4:	f8db 0000 	ldr.w	r0, [fp]
  405dc8:	f10b 0304 	add.w	r3, fp, #4
  405dcc:	2800      	cmp	r0, #0
  405dce:	f6ff adf7 	blt.w	4059c0 <_vfiprintf_r+0x1f0>
  405dd2:	9308      	str	r3, [sp, #32]
  405dd4:	f898 3000 	ldrb.w	r3, [r8]
  405dd8:	e567      	b.n	4058aa <_vfiprintf_r+0xda>
  405dda:	f898 3000 	ldrb.w	r3, [r8]
  405dde:	212b      	movs	r1, #43	; 0x2b
  405de0:	e563      	b.n	4058aa <_vfiprintf_r+0xda>
  405de2:	f898 3000 	ldrb.w	r3, [r8]
  405de6:	f108 0401 	add.w	r4, r8, #1
  405dea:	2b2a      	cmp	r3, #42	; 0x2a
  405dec:	f000 8305 	beq.w	4063fa <_vfiprintf_r+0xc2a>
  405df0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405df4:	2a09      	cmp	r2, #9
  405df6:	bf98      	it	ls
  405df8:	2500      	movls	r5, #0
  405dfa:	f200 82fa 	bhi.w	4063f2 <_vfiprintf_r+0xc22>
  405dfe:	f814 3b01 	ldrb.w	r3, [r4], #1
  405e02:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  405e06:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405e0a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405e0e:	2a09      	cmp	r2, #9
  405e10:	d9f5      	bls.n	405dfe <_vfiprintf_r+0x62e>
  405e12:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  405e16:	46a0      	mov	r8, r4
  405e18:	e549      	b.n	4058ae <_vfiprintf_r+0xde>
  405e1a:	4c90      	ldr	r4, [pc, #576]	; (40605c <_vfiprintf_r+0x88c>)
  405e1c:	f01a 0f20 	tst.w	sl, #32
  405e20:	9004      	str	r0, [sp, #16]
  405e22:	46ac      	mov	ip, r5
  405e24:	940a      	str	r4, [sp, #40]	; 0x28
  405e26:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405e2a:	f47f af10 	bne.w	405c4e <_vfiprintf_r+0x47e>
  405e2e:	f01a 0f10 	tst.w	sl, #16
  405e32:	f040 81ea 	bne.w	40620a <_vfiprintf_r+0xa3a>
  405e36:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405e3a:	f000 81e6 	beq.w	40620a <_vfiprintf_r+0xa3a>
  405e3e:	f8dd b020 	ldr.w	fp, [sp, #32]
  405e42:	2500      	movs	r5, #0
  405e44:	f8bb 4000 	ldrh.w	r4, [fp]
  405e48:	f10b 0b04 	add.w	fp, fp, #4
  405e4c:	f8cd b020 	str.w	fp, [sp, #32]
  405e50:	e707      	b.n	405c62 <_vfiprintf_r+0x492>
  405e52:	f898 3000 	ldrb.w	r3, [r8]
  405e56:	2900      	cmp	r1, #0
  405e58:	f47f ad27 	bne.w	4058aa <_vfiprintf_r+0xda>
  405e5c:	2120      	movs	r1, #32
  405e5e:	e524      	b.n	4058aa <_vfiprintf_r+0xda>
  405e60:	f04a 0a01 	orr.w	sl, sl, #1
  405e64:	f898 3000 	ldrb.w	r3, [r8]
  405e68:	e51f      	b.n	4058aa <_vfiprintf_r+0xda>
  405e6a:	9004      	str	r0, [sp, #16]
  405e6c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405e70:	2b00      	cmp	r3, #0
  405e72:	f000 80f9 	beq.w	406068 <_vfiprintf_r+0x898>
  405e76:	2501      	movs	r5, #1
  405e78:	f04f 0b00 	mov.w	fp, #0
  405e7c:	9503      	str	r5, [sp, #12]
  405e7e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405e82:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  405e86:	9505      	str	r5, [sp, #20]
  405e88:	af16      	add	r7, sp, #88	; 0x58
  405e8a:	e70e      	b.n	405caa <_vfiprintf_r+0x4da>
  405e8c:	9806      	ldr	r0, [sp, #24]
  405e8e:	9902      	ldr	r1, [sp, #8]
  405e90:	aa13      	add	r2, sp, #76	; 0x4c
  405e92:	f7ff fc61 	bl	405758 <__sprint_r.part.0>
  405e96:	2800      	cmp	r0, #0
  405e98:	f040 80ed 	bne.w	406076 <_vfiprintf_r+0x8a6>
  405e9c:	9814      	ldr	r0, [sp, #80]	; 0x50
  405e9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405ea0:	1c43      	adds	r3, r0, #1
  405ea2:	46cc      	mov	ip, r9
  405ea4:	e5fe      	b.n	405aa4 <_vfiprintf_r+0x2d4>
  405ea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405ea8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405eaa:	1c59      	adds	r1, r3, #1
  405eac:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405eb0:	b168      	cbz	r0, 405ece <_vfiprintf_r+0x6fe>
  405eb2:	3201      	adds	r2, #1
  405eb4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  405eb8:	2301      	movs	r3, #1
  405eba:	2907      	cmp	r1, #7
  405ebc:	9215      	str	r2, [sp, #84]	; 0x54
  405ebe:	9114      	str	r1, [sp, #80]	; 0x50
  405ec0:	e886 0009 	stmia.w	r6, {r0, r3}
  405ec4:	f300 8160 	bgt.w	406188 <_vfiprintf_r+0x9b8>
  405ec8:	460b      	mov	r3, r1
  405eca:	3608      	adds	r6, #8
  405ecc:	3101      	adds	r1, #1
  405ece:	9c07      	ldr	r4, [sp, #28]
  405ed0:	b164      	cbz	r4, 405eec <_vfiprintf_r+0x71c>
  405ed2:	3202      	adds	r2, #2
  405ed4:	a812      	add	r0, sp, #72	; 0x48
  405ed6:	2302      	movs	r3, #2
  405ed8:	2907      	cmp	r1, #7
  405eda:	9215      	str	r2, [sp, #84]	; 0x54
  405edc:	9114      	str	r1, [sp, #80]	; 0x50
  405ede:	e886 0009 	stmia.w	r6, {r0, r3}
  405ee2:	f300 8157 	bgt.w	406194 <_vfiprintf_r+0x9c4>
  405ee6:	460b      	mov	r3, r1
  405ee8:	3608      	adds	r6, #8
  405eea:	3101      	adds	r1, #1
  405eec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405eee:	2d80      	cmp	r5, #128	; 0x80
  405ef0:	f000 8101 	beq.w	4060f6 <_vfiprintf_r+0x926>
  405ef4:	9d05      	ldr	r5, [sp, #20]
  405ef6:	ebc5 040c 	rsb	r4, r5, ip
  405efa:	2c00      	cmp	r4, #0
  405efc:	dd2f      	ble.n	405f5e <_vfiprintf_r+0x78e>
  405efe:	2c10      	cmp	r4, #16
  405f00:	4d57      	ldr	r5, [pc, #348]	; (406060 <_vfiprintf_r+0x890>)
  405f02:	dd22      	ble.n	405f4a <_vfiprintf_r+0x77a>
  405f04:	4630      	mov	r0, r6
  405f06:	f04f 0b10 	mov.w	fp, #16
  405f0a:	462e      	mov	r6, r5
  405f0c:	4625      	mov	r5, r4
  405f0e:	9c06      	ldr	r4, [sp, #24]
  405f10:	e006      	b.n	405f20 <_vfiprintf_r+0x750>
  405f12:	f103 0c02 	add.w	ip, r3, #2
  405f16:	3008      	adds	r0, #8
  405f18:	460b      	mov	r3, r1
  405f1a:	3d10      	subs	r5, #16
  405f1c:	2d10      	cmp	r5, #16
  405f1e:	dd10      	ble.n	405f42 <_vfiprintf_r+0x772>
  405f20:	1c59      	adds	r1, r3, #1
  405f22:	3210      	adds	r2, #16
  405f24:	2907      	cmp	r1, #7
  405f26:	9215      	str	r2, [sp, #84]	; 0x54
  405f28:	e880 0840 	stmia.w	r0, {r6, fp}
  405f2c:	9114      	str	r1, [sp, #80]	; 0x50
  405f2e:	ddf0      	ble.n	405f12 <_vfiprintf_r+0x742>
  405f30:	2a00      	cmp	r2, #0
  405f32:	d163      	bne.n	405ffc <_vfiprintf_r+0x82c>
  405f34:	3d10      	subs	r5, #16
  405f36:	2d10      	cmp	r5, #16
  405f38:	f04f 0c01 	mov.w	ip, #1
  405f3c:	4613      	mov	r3, r2
  405f3e:	4648      	mov	r0, r9
  405f40:	dcee      	bgt.n	405f20 <_vfiprintf_r+0x750>
  405f42:	462c      	mov	r4, r5
  405f44:	4661      	mov	r1, ip
  405f46:	4635      	mov	r5, r6
  405f48:	4606      	mov	r6, r0
  405f4a:	4422      	add	r2, r4
  405f4c:	2907      	cmp	r1, #7
  405f4e:	9215      	str	r2, [sp, #84]	; 0x54
  405f50:	6035      	str	r5, [r6, #0]
  405f52:	6074      	str	r4, [r6, #4]
  405f54:	9114      	str	r1, [sp, #80]	; 0x50
  405f56:	f300 80c1 	bgt.w	4060dc <_vfiprintf_r+0x90c>
  405f5a:	3608      	adds	r6, #8
  405f5c:	3101      	adds	r1, #1
  405f5e:	9d05      	ldr	r5, [sp, #20]
  405f60:	2907      	cmp	r1, #7
  405f62:	442a      	add	r2, r5
  405f64:	9215      	str	r2, [sp, #84]	; 0x54
  405f66:	6037      	str	r7, [r6, #0]
  405f68:	6075      	str	r5, [r6, #4]
  405f6a:	9114      	str	r1, [sp, #80]	; 0x50
  405f6c:	f340 80c1 	ble.w	4060f2 <_vfiprintf_r+0x922>
  405f70:	2a00      	cmp	r2, #0
  405f72:	f040 8130 	bne.w	4061d6 <_vfiprintf_r+0xa06>
  405f76:	9214      	str	r2, [sp, #80]	; 0x50
  405f78:	464e      	mov	r6, r9
  405f7a:	f01a 0f04 	tst.w	sl, #4
  405f7e:	f000 808b 	beq.w	406098 <_vfiprintf_r+0x8c8>
  405f82:	9d04      	ldr	r5, [sp, #16]
  405f84:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405f88:	ebcb 0405 	rsb	r4, fp, r5
  405f8c:	2c00      	cmp	r4, #0
  405f8e:	f340 8083 	ble.w	406098 <_vfiprintf_r+0x8c8>
  405f92:	2c10      	cmp	r4, #16
  405f94:	f340 821e 	ble.w	4063d4 <_vfiprintf_r+0xc04>
  405f98:	9914      	ldr	r1, [sp, #80]	; 0x50
  405f9a:	4d32      	ldr	r5, [pc, #200]	; (406064 <_vfiprintf_r+0x894>)
  405f9c:	2710      	movs	r7, #16
  405f9e:	f8dd a018 	ldr.w	sl, [sp, #24]
  405fa2:	f8dd b008 	ldr.w	fp, [sp, #8]
  405fa6:	e005      	b.n	405fb4 <_vfiprintf_r+0x7e4>
  405fa8:	1c88      	adds	r0, r1, #2
  405faa:	3608      	adds	r6, #8
  405fac:	4619      	mov	r1, r3
  405fae:	3c10      	subs	r4, #16
  405fb0:	2c10      	cmp	r4, #16
  405fb2:	dd10      	ble.n	405fd6 <_vfiprintf_r+0x806>
  405fb4:	1c4b      	adds	r3, r1, #1
  405fb6:	3210      	adds	r2, #16
  405fb8:	2b07      	cmp	r3, #7
  405fba:	9215      	str	r2, [sp, #84]	; 0x54
  405fbc:	e886 00a0 	stmia.w	r6, {r5, r7}
  405fc0:	9314      	str	r3, [sp, #80]	; 0x50
  405fc2:	ddf1      	ble.n	405fa8 <_vfiprintf_r+0x7d8>
  405fc4:	2a00      	cmp	r2, #0
  405fc6:	d17d      	bne.n	4060c4 <_vfiprintf_r+0x8f4>
  405fc8:	3c10      	subs	r4, #16
  405fca:	2c10      	cmp	r4, #16
  405fcc:	f04f 0001 	mov.w	r0, #1
  405fd0:	4611      	mov	r1, r2
  405fd2:	464e      	mov	r6, r9
  405fd4:	dcee      	bgt.n	405fb4 <_vfiprintf_r+0x7e4>
  405fd6:	4422      	add	r2, r4
  405fd8:	2807      	cmp	r0, #7
  405fda:	9215      	str	r2, [sp, #84]	; 0x54
  405fdc:	6035      	str	r5, [r6, #0]
  405fde:	6074      	str	r4, [r6, #4]
  405fe0:	9014      	str	r0, [sp, #80]	; 0x50
  405fe2:	dd59      	ble.n	406098 <_vfiprintf_r+0x8c8>
  405fe4:	2a00      	cmp	r2, #0
  405fe6:	d14f      	bne.n	406088 <_vfiprintf_r+0x8b8>
  405fe8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405fea:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405fee:	9d04      	ldr	r5, [sp, #16]
  405ff0:	45ab      	cmp	fp, r5
  405ff2:	bfac      	ite	ge
  405ff4:	445c      	addge	r4, fp
  405ff6:	1964      	addlt	r4, r4, r5
  405ff8:	9409      	str	r4, [sp, #36]	; 0x24
  405ffa:	e05e      	b.n	4060ba <_vfiprintf_r+0x8ea>
  405ffc:	4620      	mov	r0, r4
  405ffe:	9902      	ldr	r1, [sp, #8]
  406000:	aa13      	add	r2, sp, #76	; 0x4c
  406002:	f7ff fba9 	bl	405758 <__sprint_r.part.0>
  406006:	2800      	cmp	r0, #0
  406008:	d135      	bne.n	406076 <_vfiprintf_r+0x8a6>
  40600a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40600c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40600e:	f103 0c01 	add.w	ip, r3, #1
  406012:	4648      	mov	r0, r9
  406014:	e781      	b.n	405f1a <_vfiprintf_r+0x74a>
  406016:	08e0      	lsrs	r0, r4, #3
  406018:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40601c:	f004 0207 	and.w	r2, r4, #7
  406020:	08e9      	lsrs	r1, r5, #3
  406022:	3230      	adds	r2, #48	; 0x30
  406024:	ea50 0b01 	orrs.w	fp, r0, r1
  406028:	461f      	mov	r7, r3
  40602a:	701a      	strb	r2, [r3, #0]
  40602c:	4604      	mov	r4, r0
  40602e:	460d      	mov	r5, r1
  406030:	f103 33ff 	add.w	r3, r3, #4294967295
  406034:	d1ef      	bne.n	406016 <_vfiprintf_r+0x846>
  406036:	f01a 0f01 	tst.w	sl, #1
  40603a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40603e:	4639      	mov	r1, r7
  406040:	f000 80b9 	beq.w	4061b6 <_vfiprintf_r+0x9e6>
  406044:	2a30      	cmp	r2, #48	; 0x30
  406046:	f43f acf4 	beq.w	405a32 <_vfiprintf_r+0x262>
  40604a:	461f      	mov	r7, r3
  40604c:	ebc7 0509 	rsb	r5, r7, r9
  406050:	2330      	movs	r3, #48	; 0x30
  406052:	9505      	str	r5, [sp, #20]
  406054:	f801 3c01 	strb.w	r3, [r1, #-1]
  406058:	e4ee      	b.n	405a38 <_vfiprintf_r+0x268>
  40605a:	bf00      	nop
  40605c:	0040a974 	.word	0x0040a974
  406060:	0040a9a4 	.word	0x0040a9a4
  406064:	0040a9b4 	.word	0x0040a9b4
  406068:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40606a:	b123      	cbz	r3, 406076 <_vfiprintf_r+0x8a6>
  40606c:	9806      	ldr	r0, [sp, #24]
  40606e:	9902      	ldr	r1, [sp, #8]
  406070:	aa13      	add	r2, sp, #76	; 0x4c
  406072:	f7ff fb71 	bl	405758 <__sprint_r.part.0>
  406076:	9c02      	ldr	r4, [sp, #8]
  406078:	89a3      	ldrh	r3, [r4, #12]
  40607a:	065b      	lsls	r3, r3, #25
  40607c:	f53f ac98 	bmi.w	4059b0 <_vfiprintf_r+0x1e0>
  406080:	9809      	ldr	r0, [sp, #36]	; 0x24
  406082:	b031      	add	sp, #196	; 0xc4
  406084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406088:	9806      	ldr	r0, [sp, #24]
  40608a:	9902      	ldr	r1, [sp, #8]
  40608c:	aa13      	add	r2, sp, #76	; 0x4c
  40608e:	f7ff fb63 	bl	405758 <__sprint_r.part.0>
  406092:	2800      	cmp	r0, #0
  406094:	d1ef      	bne.n	406076 <_vfiprintf_r+0x8a6>
  406096:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406098:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40609a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40609e:	9d04      	ldr	r5, [sp, #16]
  4060a0:	45ab      	cmp	fp, r5
  4060a2:	bfac      	ite	ge
  4060a4:	445c      	addge	r4, fp
  4060a6:	1964      	addlt	r4, r4, r5
  4060a8:	9409      	str	r4, [sp, #36]	; 0x24
  4060aa:	b132      	cbz	r2, 4060ba <_vfiprintf_r+0x8ea>
  4060ac:	9806      	ldr	r0, [sp, #24]
  4060ae:	9902      	ldr	r1, [sp, #8]
  4060b0:	aa13      	add	r2, sp, #76	; 0x4c
  4060b2:	f7ff fb51 	bl	405758 <__sprint_r.part.0>
  4060b6:	2800      	cmp	r0, #0
  4060b8:	d1dd      	bne.n	406076 <_vfiprintf_r+0x8a6>
  4060ba:	2000      	movs	r0, #0
  4060bc:	9014      	str	r0, [sp, #80]	; 0x50
  4060be:	464e      	mov	r6, r9
  4060c0:	f7ff bbb9 	b.w	405836 <_vfiprintf_r+0x66>
  4060c4:	4650      	mov	r0, sl
  4060c6:	4659      	mov	r1, fp
  4060c8:	aa13      	add	r2, sp, #76	; 0x4c
  4060ca:	f7ff fb45 	bl	405758 <__sprint_r.part.0>
  4060ce:	2800      	cmp	r0, #0
  4060d0:	d1d1      	bne.n	406076 <_vfiprintf_r+0x8a6>
  4060d2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4060d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4060d6:	1c48      	adds	r0, r1, #1
  4060d8:	464e      	mov	r6, r9
  4060da:	e768      	b.n	405fae <_vfiprintf_r+0x7de>
  4060dc:	2a00      	cmp	r2, #0
  4060de:	f040 80f7 	bne.w	4062d0 <_vfiprintf_r+0xb00>
  4060e2:	9c05      	ldr	r4, [sp, #20]
  4060e4:	2301      	movs	r3, #1
  4060e6:	9720      	str	r7, [sp, #128]	; 0x80
  4060e8:	9421      	str	r4, [sp, #132]	; 0x84
  4060ea:	9415      	str	r4, [sp, #84]	; 0x54
  4060ec:	4622      	mov	r2, r4
  4060ee:	9314      	str	r3, [sp, #80]	; 0x50
  4060f0:	464e      	mov	r6, r9
  4060f2:	3608      	adds	r6, #8
  4060f4:	e741      	b.n	405f7a <_vfiprintf_r+0x7aa>
  4060f6:	9d04      	ldr	r5, [sp, #16]
  4060f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4060fc:	ebcb 0405 	rsb	r4, fp, r5
  406100:	2c00      	cmp	r4, #0
  406102:	f77f aef7 	ble.w	405ef4 <_vfiprintf_r+0x724>
  406106:	2c10      	cmp	r4, #16
  406108:	4da6      	ldr	r5, [pc, #664]	; (4063a4 <_vfiprintf_r+0xbd4>)
  40610a:	f340 8170 	ble.w	4063ee <_vfiprintf_r+0xc1e>
  40610e:	4629      	mov	r1, r5
  406110:	f04f 0b10 	mov.w	fp, #16
  406114:	4625      	mov	r5, r4
  406116:	4664      	mov	r4, ip
  406118:	46b4      	mov	ip, r6
  40611a:	460e      	mov	r6, r1
  40611c:	e006      	b.n	40612c <_vfiprintf_r+0x95c>
  40611e:	1c98      	adds	r0, r3, #2
  406120:	f10c 0c08 	add.w	ip, ip, #8
  406124:	460b      	mov	r3, r1
  406126:	3d10      	subs	r5, #16
  406128:	2d10      	cmp	r5, #16
  40612a:	dd0f      	ble.n	40614c <_vfiprintf_r+0x97c>
  40612c:	1c59      	adds	r1, r3, #1
  40612e:	3210      	adds	r2, #16
  406130:	2907      	cmp	r1, #7
  406132:	9215      	str	r2, [sp, #84]	; 0x54
  406134:	e88c 0840 	stmia.w	ip, {r6, fp}
  406138:	9114      	str	r1, [sp, #80]	; 0x50
  40613a:	ddf0      	ble.n	40611e <_vfiprintf_r+0x94e>
  40613c:	b9ba      	cbnz	r2, 40616e <_vfiprintf_r+0x99e>
  40613e:	3d10      	subs	r5, #16
  406140:	2d10      	cmp	r5, #16
  406142:	f04f 0001 	mov.w	r0, #1
  406146:	4613      	mov	r3, r2
  406148:	46cc      	mov	ip, r9
  40614a:	dcef      	bgt.n	40612c <_vfiprintf_r+0x95c>
  40614c:	4633      	mov	r3, r6
  40614e:	4666      	mov	r6, ip
  406150:	46a4      	mov	ip, r4
  406152:	462c      	mov	r4, r5
  406154:	461d      	mov	r5, r3
  406156:	4422      	add	r2, r4
  406158:	2807      	cmp	r0, #7
  40615a:	9215      	str	r2, [sp, #84]	; 0x54
  40615c:	6035      	str	r5, [r6, #0]
  40615e:	6074      	str	r4, [r6, #4]
  406160:	9014      	str	r0, [sp, #80]	; 0x50
  406162:	f300 80af 	bgt.w	4062c4 <_vfiprintf_r+0xaf4>
  406166:	3608      	adds	r6, #8
  406168:	1c41      	adds	r1, r0, #1
  40616a:	4603      	mov	r3, r0
  40616c:	e6c2      	b.n	405ef4 <_vfiprintf_r+0x724>
  40616e:	9806      	ldr	r0, [sp, #24]
  406170:	9902      	ldr	r1, [sp, #8]
  406172:	aa13      	add	r2, sp, #76	; 0x4c
  406174:	f7ff faf0 	bl	405758 <__sprint_r.part.0>
  406178:	2800      	cmp	r0, #0
  40617a:	f47f af7c 	bne.w	406076 <_vfiprintf_r+0x8a6>
  40617e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406180:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406182:	1c58      	adds	r0, r3, #1
  406184:	46cc      	mov	ip, r9
  406186:	e7ce      	b.n	406126 <_vfiprintf_r+0x956>
  406188:	2a00      	cmp	r2, #0
  40618a:	d179      	bne.n	406280 <_vfiprintf_r+0xab0>
  40618c:	4619      	mov	r1, r3
  40618e:	464e      	mov	r6, r9
  406190:	4613      	mov	r3, r2
  406192:	e69c      	b.n	405ece <_vfiprintf_r+0x6fe>
  406194:	2a00      	cmp	r2, #0
  406196:	f040 8084 	bne.w	4062a2 <_vfiprintf_r+0xad2>
  40619a:	2101      	movs	r1, #1
  40619c:	4613      	mov	r3, r2
  40619e:	464e      	mov	r6, r9
  4061a0:	e6a4      	b.n	405eec <_vfiprintf_r+0x71c>
  4061a2:	464f      	mov	r7, r9
  4061a4:	e448      	b.n	405a38 <_vfiprintf_r+0x268>
  4061a6:	2d00      	cmp	r5, #0
  4061a8:	bf08      	it	eq
  4061aa:	2c0a      	cmpeq	r4, #10
  4061ac:	d246      	bcs.n	40623c <_vfiprintf_r+0xa6c>
  4061ae:	3430      	adds	r4, #48	; 0x30
  4061b0:	af30      	add	r7, sp, #192	; 0xc0
  4061b2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4061b6:	ebc7 0309 	rsb	r3, r7, r9
  4061ba:	9305      	str	r3, [sp, #20]
  4061bc:	e43c      	b.n	405a38 <_vfiprintf_r+0x268>
  4061be:	2302      	movs	r3, #2
  4061c0:	e417      	b.n	4059f2 <_vfiprintf_r+0x222>
  4061c2:	2a00      	cmp	r2, #0
  4061c4:	f040 80af 	bne.w	406326 <_vfiprintf_r+0xb56>
  4061c8:	4613      	mov	r3, r2
  4061ca:	2101      	movs	r1, #1
  4061cc:	464e      	mov	r6, r9
  4061ce:	e66d      	b.n	405eac <_vfiprintf_r+0x6dc>
  4061d0:	4644      	mov	r4, r8
  4061d2:	f7ff bb58 	b.w	405886 <_vfiprintf_r+0xb6>
  4061d6:	9806      	ldr	r0, [sp, #24]
  4061d8:	9902      	ldr	r1, [sp, #8]
  4061da:	aa13      	add	r2, sp, #76	; 0x4c
  4061dc:	f7ff fabc 	bl	405758 <__sprint_r.part.0>
  4061e0:	2800      	cmp	r0, #0
  4061e2:	f47f af48 	bne.w	406076 <_vfiprintf_r+0x8a6>
  4061e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4061e8:	464e      	mov	r6, r9
  4061ea:	e6c6      	b.n	405f7a <_vfiprintf_r+0x7aa>
  4061ec:	9d08      	ldr	r5, [sp, #32]
  4061ee:	682c      	ldr	r4, [r5, #0]
  4061f0:	3504      	adds	r5, #4
  4061f2:	9508      	str	r5, [sp, #32]
  4061f4:	2500      	movs	r5, #0
  4061f6:	f7ff bbfc 	b.w	4059f2 <_vfiprintf_r+0x222>
  4061fa:	9d08      	ldr	r5, [sp, #32]
  4061fc:	2301      	movs	r3, #1
  4061fe:	682c      	ldr	r4, [r5, #0]
  406200:	3504      	adds	r5, #4
  406202:	9508      	str	r5, [sp, #32]
  406204:	2500      	movs	r5, #0
  406206:	f7ff bbf4 	b.w	4059f2 <_vfiprintf_r+0x222>
  40620a:	9d08      	ldr	r5, [sp, #32]
  40620c:	682c      	ldr	r4, [r5, #0]
  40620e:	3504      	adds	r5, #4
  406210:	9508      	str	r5, [sp, #32]
  406212:	2500      	movs	r5, #0
  406214:	e525      	b.n	405c62 <_vfiprintf_r+0x492>
  406216:	9d08      	ldr	r5, [sp, #32]
  406218:	682c      	ldr	r4, [r5, #0]
  40621a:	3504      	adds	r5, #4
  40621c:	9508      	str	r5, [sp, #32]
  40621e:	17e5      	asrs	r5, r4, #31
  406220:	4622      	mov	r2, r4
  406222:	462b      	mov	r3, r5
  406224:	e48e      	b.n	405b44 <_vfiprintf_r+0x374>
  406226:	9806      	ldr	r0, [sp, #24]
  406228:	9902      	ldr	r1, [sp, #8]
  40622a:	aa13      	add	r2, sp, #76	; 0x4c
  40622c:	f7ff fa94 	bl	405758 <__sprint_r.part.0>
  406230:	2800      	cmp	r0, #0
  406232:	f47f af20 	bne.w	406076 <_vfiprintf_r+0x8a6>
  406236:	464e      	mov	r6, r9
  406238:	f7ff bb9a 	b.w	405970 <_vfiprintf_r+0x1a0>
  40623c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  406240:	9603      	str	r6, [sp, #12]
  406242:	465e      	mov	r6, fp
  406244:	46e3      	mov	fp, ip
  406246:	4620      	mov	r0, r4
  406248:	4629      	mov	r1, r5
  40624a:	220a      	movs	r2, #10
  40624c:	2300      	movs	r3, #0
  40624e:	f004 f81d 	bl	40a28c <__aeabi_uldivmod>
  406252:	3230      	adds	r2, #48	; 0x30
  406254:	7032      	strb	r2, [r6, #0]
  406256:	4620      	mov	r0, r4
  406258:	4629      	mov	r1, r5
  40625a:	220a      	movs	r2, #10
  40625c:	2300      	movs	r3, #0
  40625e:	f004 f815 	bl	40a28c <__aeabi_uldivmod>
  406262:	4604      	mov	r4, r0
  406264:	460d      	mov	r5, r1
  406266:	ea54 0005 	orrs.w	r0, r4, r5
  40626a:	4637      	mov	r7, r6
  40626c:	f106 36ff 	add.w	r6, r6, #4294967295
  406270:	d1e9      	bne.n	406246 <_vfiprintf_r+0xa76>
  406272:	ebc7 0309 	rsb	r3, r7, r9
  406276:	46dc      	mov	ip, fp
  406278:	9e03      	ldr	r6, [sp, #12]
  40627a:	9305      	str	r3, [sp, #20]
  40627c:	f7ff bbdc 	b.w	405a38 <_vfiprintf_r+0x268>
  406280:	9806      	ldr	r0, [sp, #24]
  406282:	9902      	ldr	r1, [sp, #8]
  406284:	aa13      	add	r2, sp, #76	; 0x4c
  406286:	f8cd c004 	str.w	ip, [sp, #4]
  40628a:	f7ff fa65 	bl	405758 <__sprint_r.part.0>
  40628e:	f8dd c004 	ldr.w	ip, [sp, #4]
  406292:	2800      	cmp	r0, #0
  406294:	f47f aeef 	bne.w	406076 <_vfiprintf_r+0x8a6>
  406298:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40629a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40629c:	1c59      	adds	r1, r3, #1
  40629e:	464e      	mov	r6, r9
  4062a0:	e615      	b.n	405ece <_vfiprintf_r+0x6fe>
  4062a2:	9806      	ldr	r0, [sp, #24]
  4062a4:	9902      	ldr	r1, [sp, #8]
  4062a6:	aa13      	add	r2, sp, #76	; 0x4c
  4062a8:	f8cd c004 	str.w	ip, [sp, #4]
  4062ac:	f7ff fa54 	bl	405758 <__sprint_r.part.0>
  4062b0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4062b4:	2800      	cmp	r0, #0
  4062b6:	f47f aede 	bne.w	406076 <_vfiprintf_r+0x8a6>
  4062ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4062be:	1c59      	adds	r1, r3, #1
  4062c0:	464e      	mov	r6, r9
  4062c2:	e613      	b.n	405eec <_vfiprintf_r+0x71c>
  4062c4:	2a00      	cmp	r2, #0
  4062c6:	d156      	bne.n	406376 <_vfiprintf_r+0xba6>
  4062c8:	2101      	movs	r1, #1
  4062ca:	4613      	mov	r3, r2
  4062cc:	464e      	mov	r6, r9
  4062ce:	e611      	b.n	405ef4 <_vfiprintf_r+0x724>
  4062d0:	9806      	ldr	r0, [sp, #24]
  4062d2:	9902      	ldr	r1, [sp, #8]
  4062d4:	aa13      	add	r2, sp, #76	; 0x4c
  4062d6:	f7ff fa3f 	bl	405758 <__sprint_r.part.0>
  4062da:	2800      	cmp	r0, #0
  4062dc:	f47f aecb 	bne.w	406076 <_vfiprintf_r+0x8a6>
  4062e0:	9914      	ldr	r1, [sp, #80]	; 0x50
  4062e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4062e4:	3101      	adds	r1, #1
  4062e6:	464e      	mov	r6, r9
  4062e8:	e639      	b.n	405f5e <_vfiprintf_r+0x78e>
  4062ea:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  4062ee:	4264      	negs	r4, r4
  4062f0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4062f4:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  4062f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4062fc:	f8cd c014 	str.w	ip, [sp, #20]
  406300:	2301      	movs	r3, #1
  406302:	f7ff bb7e 	b.w	405a02 <_vfiprintf_r+0x232>
  406306:	f01a 0f10 	tst.w	sl, #16
  40630a:	d11d      	bne.n	406348 <_vfiprintf_r+0xb78>
  40630c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406310:	d058      	beq.n	4063c4 <_vfiprintf_r+0xbf4>
  406312:	9d08      	ldr	r5, [sp, #32]
  406314:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406318:	682b      	ldr	r3, [r5, #0]
  40631a:	3504      	adds	r5, #4
  40631c:	9508      	str	r5, [sp, #32]
  40631e:	f8a3 b000 	strh.w	fp, [r3]
  406322:	f7ff ba88 	b.w	405836 <_vfiprintf_r+0x66>
  406326:	9806      	ldr	r0, [sp, #24]
  406328:	9902      	ldr	r1, [sp, #8]
  40632a:	aa13      	add	r2, sp, #76	; 0x4c
  40632c:	f8cd c004 	str.w	ip, [sp, #4]
  406330:	f7ff fa12 	bl	405758 <__sprint_r.part.0>
  406334:	f8dd c004 	ldr.w	ip, [sp, #4]
  406338:	2800      	cmp	r0, #0
  40633a:	f47f ae9c 	bne.w	406076 <_vfiprintf_r+0x8a6>
  40633e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406340:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406342:	1c59      	adds	r1, r3, #1
  406344:	464e      	mov	r6, r9
  406346:	e5b1      	b.n	405eac <_vfiprintf_r+0x6dc>
  406348:	f8dd b020 	ldr.w	fp, [sp, #32]
  40634c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40634e:	f8db 3000 	ldr.w	r3, [fp]
  406352:	f10b 0b04 	add.w	fp, fp, #4
  406356:	f8cd b020 	str.w	fp, [sp, #32]
  40635a:	601c      	str	r4, [r3, #0]
  40635c:	f7ff ba6b 	b.w	405836 <_vfiprintf_r+0x66>
  406360:	9408      	str	r4, [sp, #32]
  406362:	f003 fbef 	bl	409b44 <strlen>
  406366:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40636a:	9005      	str	r0, [sp, #20]
  40636c:	9407      	str	r4, [sp, #28]
  40636e:	f04f 0c00 	mov.w	ip, #0
  406372:	f7ff bb61 	b.w	405a38 <_vfiprintf_r+0x268>
  406376:	9806      	ldr	r0, [sp, #24]
  406378:	9902      	ldr	r1, [sp, #8]
  40637a:	aa13      	add	r2, sp, #76	; 0x4c
  40637c:	f8cd c004 	str.w	ip, [sp, #4]
  406380:	f7ff f9ea 	bl	405758 <__sprint_r.part.0>
  406384:	f8dd c004 	ldr.w	ip, [sp, #4]
  406388:	2800      	cmp	r0, #0
  40638a:	f47f ae74 	bne.w	406076 <_vfiprintf_r+0x8a6>
  40638e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406390:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406392:	1c59      	adds	r1, r3, #1
  406394:	464e      	mov	r6, r9
  406396:	e5ad      	b.n	405ef4 <_vfiprintf_r+0x724>
  406398:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40639a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40639c:	3301      	adds	r3, #1
  40639e:	4d02      	ldr	r5, [pc, #8]	; (4063a8 <_vfiprintf_r+0xbd8>)
  4063a0:	f7ff bb9a 	b.w	405ad8 <_vfiprintf_r+0x308>
  4063a4:	0040a9a4 	.word	0x0040a9a4
  4063a8:	0040a9b4 	.word	0x0040a9b4
  4063ac:	f1bc 0f06 	cmp.w	ip, #6
  4063b0:	bf34      	ite	cc
  4063b2:	4663      	movcc	r3, ip
  4063b4:	2306      	movcs	r3, #6
  4063b6:	9408      	str	r4, [sp, #32]
  4063b8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4063bc:	9305      	str	r3, [sp, #20]
  4063be:	9403      	str	r4, [sp, #12]
  4063c0:	4f16      	ldr	r7, [pc, #88]	; (40641c <_vfiprintf_r+0xc4c>)
  4063c2:	e472      	b.n	405caa <_vfiprintf_r+0x4da>
  4063c4:	9c08      	ldr	r4, [sp, #32]
  4063c6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4063c8:	6823      	ldr	r3, [r4, #0]
  4063ca:	3404      	adds	r4, #4
  4063cc:	9408      	str	r4, [sp, #32]
  4063ce:	601d      	str	r5, [r3, #0]
  4063d0:	f7ff ba31 	b.w	405836 <_vfiprintf_r+0x66>
  4063d4:	9814      	ldr	r0, [sp, #80]	; 0x50
  4063d6:	4d12      	ldr	r5, [pc, #72]	; (406420 <_vfiprintf_r+0xc50>)
  4063d8:	3001      	adds	r0, #1
  4063da:	e5fc      	b.n	405fd6 <_vfiprintf_r+0x806>
  4063dc:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  4063e0:	f8cd c014 	str.w	ip, [sp, #20]
  4063e4:	9507      	str	r5, [sp, #28]
  4063e6:	9408      	str	r4, [sp, #32]
  4063e8:	4684      	mov	ip, r0
  4063ea:	f7ff bb25 	b.w	405a38 <_vfiprintf_r+0x268>
  4063ee:	4608      	mov	r0, r1
  4063f0:	e6b1      	b.n	406156 <_vfiprintf_r+0x986>
  4063f2:	46a0      	mov	r8, r4
  4063f4:	2500      	movs	r5, #0
  4063f6:	f7ff ba5a 	b.w	4058ae <_vfiprintf_r+0xde>
  4063fa:	f8dd b020 	ldr.w	fp, [sp, #32]
  4063fe:	f898 3001 	ldrb.w	r3, [r8, #1]
  406402:	f8db 5000 	ldr.w	r5, [fp]
  406406:	f10b 0204 	add.w	r2, fp, #4
  40640a:	2d00      	cmp	r5, #0
  40640c:	9208      	str	r2, [sp, #32]
  40640e:	46a0      	mov	r8, r4
  406410:	f6bf aa4b 	bge.w	4058aa <_vfiprintf_r+0xda>
  406414:	f04f 35ff 	mov.w	r5, #4294967295
  406418:	f7ff ba47 	b.w	4058aa <_vfiprintf_r+0xda>
  40641c:	0040a988 	.word	0x0040a988
  406420:	0040a9b4 	.word	0x0040a9b4

00406424 <__sbprintf>:
  406424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406428:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40642a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40642e:	4688      	mov	r8, r1
  406430:	9719      	str	r7, [sp, #100]	; 0x64
  406432:	f8d8 701c 	ldr.w	r7, [r8, #28]
  406436:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40643a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40643e:	9707      	str	r7, [sp, #28]
  406440:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  406444:	ac1a      	add	r4, sp, #104	; 0x68
  406446:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40644a:	f02a 0a02 	bic.w	sl, sl, #2
  40644e:	2600      	movs	r6, #0
  406450:	4669      	mov	r1, sp
  406452:	9400      	str	r4, [sp, #0]
  406454:	9404      	str	r4, [sp, #16]
  406456:	9502      	str	r5, [sp, #8]
  406458:	9505      	str	r5, [sp, #20]
  40645a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40645e:	f8ad 900e 	strh.w	r9, [sp, #14]
  406462:	9709      	str	r7, [sp, #36]	; 0x24
  406464:	9606      	str	r6, [sp, #24]
  406466:	4605      	mov	r5, r0
  406468:	f7ff f9b2 	bl	4057d0 <_vfiprintf_r>
  40646c:	1e04      	subs	r4, r0, #0
  40646e:	db07      	blt.n	406480 <__sbprintf+0x5c>
  406470:	4628      	mov	r0, r5
  406472:	4669      	mov	r1, sp
  406474:	f001 f8e0 	bl	407638 <_fflush_r>
  406478:	42b0      	cmp	r0, r6
  40647a:	bf18      	it	ne
  40647c:	f04f 34ff 	movne.w	r4, #4294967295
  406480:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  406484:	065b      	lsls	r3, r3, #25
  406486:	d505      	bpl.n	406494 <__sbprintf+0x70>
  406488:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40648c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406490:	f8a8 300c 	strh.w	r3, [r8, #12]
  406494:	4620      	mov	r0, r4
  406496:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40649a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40649e:	bf00      	nop

004064a0 <__swsetup_r>:
  4064a0:	4b2f      	ldr	r3, [pc, #188]	; (406560 <__swsetup_r+0xc0>)
  4064a2:	b570      	push	{r4, r5, r6, lr}
  4064a4:	4606      	mov	r6, r0
  4064a6:	6818      	ldr	r0, [r3, #0]
  4064a8:	460c      	mov	r4, r1
  4064aa:	b110      	cbz	r0, 4064b2 <__swsetup_r+0x12>
  4064ac:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4064ae:	2a00      	cmp	r2, #0
  4064b0:	d036      	beq.n	406520 <__swsetup_r+0x80>
  4064b2:	89a5      	ldrh	r5, [r4, #12]
  4064b4:	b2ab      	uxth	r3, r5
  4064b6:	0719      	lsls	r1, r3, #28
  4064b8:	d50c      	bpl.n	4064d4 <__swsetup_r+0x34>
  4064ba:	6922      	ldr	r2, [r4, #16]
  4064bc:	b1aa      	cbz	r2, 4064ea <__swsetup_r+0x4a>
  4064be:	f013 0101 	ands.w	r1, r3, #1
  4064c2:	d01e      	beq.n	406502 <__swsetup_r+0x62>
  4064c4:	6963      	ldr	r3, [r4, #20]
  4064c6:	2100      	movs	r1, #0
  4064c8:	425b      	negs	r3, r3
  4064ca:	61a3      	str	r3, [r4, #24]
  4064cc:	60a1      	str	r1, [r4, #8]
  4064ce:	b1f2      	cbz	r2, 40650e <__swsetup_r+0x6e>
  4064d0:	2000      	movs	r0, #0
  4064d2:	bd70      	pop	{r4, r5, r6, pc}
  4064d4:	06da      	lsls	r2, r3, #27
  4064d6:	d53a      	bpl.n	40654e <__swsetup_r+0xae>
  4064d8:	075b      	lsls	r3, r3, #29
  4064da:	d424      	bmi.n	406526 <__swsetup_r+0x86>
  4064dc:	6922      	ldr	r2, [r4, #16]
  4064de:	f045 0308 	orr.w	r3, r5, #8
  4064e2:	81a3      	strh	r3, [r4, #12]
  4064e4:	b29b      	uxth	r3, r3
  4064e6:	2a00      	cmp	r2, #0
  4064e8:	d1e9      	bne.n	4064be <__swsetup_r+0x1e>
  4064ea:	f403 7120 	and.w	r1, r3, #640	; 0x280
  4064ee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  4064f2:	d0e4      	beq.n	4064be <__swsetup_r+0x1e>
  4064f4:	4630      	mov	r0, r6
  4064f6:	4621      	mov	r1, r4
  4064f8:	f002 f838 	bl	40856c <__smakebuf_r>
  4064fc:	89a3      	ldrh	r3, [r4, #12]
  4064fe:	6922      	ldr	r2, [r4, #16]
  406500:	e7dd      	b.n	4064be <__swsetup_r+0x1e>
  406502:	0798      	lsls	r0, r3, #30
  406504:	bf58      	it	pl
  406506:	6961      	ldrpl	r1, [r4, #20]
  406508:	60a1      	str	r1, [r4, #8]
  40650a:	2a00      	cmp	r2, #0
  40650c:	d1e0      	bne.n	4064d0 <__swsetup_r+0x30>
  40650e:	89a3      	ldrh	r3, [r4, #12]
  406510:	061a      	lsls	r2, r3, #24
  406512:	d5dd      	bpl.n	4064d0 <__swsetup_r+0x30>
  406514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406518:	81a3      	strh	r3, [r4, #12]
  40651a:	f04f 30ff 	mov.w	r0, #4294967295
  40651e:	bd70      	pop	{r4, r5, r6, pc}
  406520:	f001 f8a6 	bl	407670 <__sinit>
  406524:	e7c5      	b.n	4064b2 <__swsetup_r+0x12>
  406526:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406528:	b149      	cbz	r1, 40653e <__swsetup_r+0x9e>
  40652a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40652e:	4299      	cmp	r1, r3
  406530:	d003      	beq.n	40653a <__swsetup_r+0x9a>
  406532:	4630      	mov	r0, r6
  406534:	f001 f9e0 	bl	4078f8 <_free_r>
  406538:	89a5      	ldrh	r5, [r4, #12]
  40653a:	2300      	movs	r3, #0
  40653c:	6323      	str	r3, [r4, #48]	; 0x30
  40653e:	6922      	ldr	r2, [r4, #16]
  406540:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  406544:	2100      	movs	r1, #0
  406546:	b2ad      	uxth	r5, r5
  406548:	6022      	str	r2, [r4, #0]
  40654a:	6061      	str	r1, [r4, #4]
  40654c:	e7c7      	b.n	4064de <__swsetup_r+0x3e>
  40654e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  406552:	2309      	movs	r3, #9
  406554:	6033      	str	r3, [r6, #0]
  406556:	f04f 30ff 	mov.w	r0, #4294967295
  40655a:	81a5      	strh	r5, [r4, #12]
  40655c:	bd70      	pop	{r4, r5, r6, pc}
  40655e:	bf00      	nop
  406560:	20000520 	.word	0x20000520

00406564 <register_fini>:
  406564:	4b02      	ldr	r3, [pc, #8]	; (406570 <register_fini+0xc>)
  406566:	b113      	cbz	r3, 40656e <register_fini+0xa>
  406568:	4802      	ldr	r0, [pc, #8]	; (406574 <register_fini+0x10>)
  40656a:	f000 b805 	b.w	406578 <atexit>
  40656e:	4770      	bx	lr
  406570:	00000000 	.word	0x00000000
  406574:	0040776d 	.word	0x0040776d

00406578 <atexit>:
  406578:	4601      	mov	r1, r0
  40657a:	2000      	movs	r0, #0
  40657c:	4602      	mov	r2, r0
  40657e:	4603      	mov	r3, r0
  406580:	f003 bc88 	b.w	409e94 <__register_exitproc>

00406584 <quorem>:
  406584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406588:	6903      	ldr	r3, [r0, #16]
  40658a:	690d      	ldr	r5, [r1, #16]
  40658c:	b083      	sub	sp, #12
  40658e:	429d      	cmp	r5, r3
  406590:	4683      	mov	fp, r0
  406592:	f300 808c 	bgt.w	4066ae <quorem+0x12a>
  406596:	3d01      	subs	r5, #1
  406598:	f101 0414 	add.w	r4, r1, #20
  40659c:	f100 0a14 	add.w	sl, r0, #20
  4065a0:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  4065a4:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  4065a8:	3201      	adds	r2, #1
  4065aa:	fbb3 f8f2 	udiv	r8, r3, r2
  4065ae:	00aa      	lsls	r2, r5, #2
  4065b0:	4691      	mov	r9, r2
  4065b2:	9200      	str	r2, [sp, #0]
  4065b4:	4452      	add	r2, sl
  4065b6:	44a1      	add	r9, r4
  4065b8:	9201      	str	r2, [sp, #4]
  4065ba:	f1b8 0f00 	cmp.w	r8, #0
  4065be:	d03e      	beq.n	40663e <quorem+0xba>
  4065c0:	2600      	movs	r6, #0
  4065c2:	4630      	mov	r0, r6
  4065c4:	4622      	mov	r2, r4
  4065c6:	4653      	mov	r3, sl
  4065c8:	468c      	mov	ip, r1
  4065ca:	f852 7b04 	ldr.w	r7, [r2], #4
  4065ce:	6819      	ldr	r1, [r3, #0]
  4065d0:	fa1f fe87 	uxth.w	lr, r7
  4065d4:	0c3f      	lsrs	r7, r7, #16
  4065d6:	fb0e 6e08 	mla	lr, lr, r8, r6
  4065da:	fb07 f608 	mul.w	r6, r7, r8
  4065de:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  4065e2:	fa1f fe8e 	uxth.w	lr, lr
  4065e6:	ebce 0e00 	rsb	lr, lr, r0
  4065ea:	b28f      	uxth	r7, r1
  4065ec:	b2b0      	uxth	r0, r6
  4065ee:	4477      	add	r7, lr
  4065f0:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  4065f4:	eb00 4027 	add.w	r0, r0, r7, asr #16
  4065f8:	b2bf      	uxth	r7, r7
  4065fa:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  4065fe:	4591      	cmp	r9, r2
  406600:	f843 7b04 	str.w	r7, [r3], #4
  406604:	ea4f 4020 	mov.w	r0, r0, asr #16
  406608:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40660c:	d2dd      	bcs.n	4065ca <quorem+0x46>
  40660e:	9a00      	ldr	r2, [sp, #0]
  406610:	4661      	mov	r1, ip
  406612:	f85a 3002 	ldr.w	r3, [sl, r2]
  406616:	b993      	cbnz	r3, 40663e <quorem+0xba>
  406618:	9a01      	ldr	r2, [sp, #4]
  40661a:	1f13      	subs	r3, r2, #4
  40661c:	459a      	cmp	sl, r3
  40661e:	d20c      	bcs.n	40663a <quorem+0xb6>
  406620:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406624:	b94b      	cbnz	r3, 40663a <quorem+0xb6>
  406626:	f1a2 0308 	sub.w	r3, r2, #8
  40662a:	e002      	b.n	406632 <quorem+0xae>
  40662c:	681a      	ldr	r2, [r3, #0]
  40662e:	3b04      	subs	r3, #4
  406630:	b91a      	cbnz	r2, 40663a <quorem+0xb6>
  406632:	459a      	cmp	sl, r3
  406634:	f105 35ff 	add.w	r5, r5, #4294967295
  406638:	d3f8      	bcc.n	40662c <quorem+0xa8>
  40663a:	f8cb 5010 	str.w	r5, [fp, #16]
  40663e:	4658      	mov	r0, fp
  406640:	f002 fe3a 	bl	4092b8 <__mcmp>
  406644:	2800      	cmp	r0, #0
  406646:	db2e      	blt.n	4066a6 <quorem+0x122>
  406648:	f108 0801 	add.w	r8, r8, #1
  40664c:	4653      	mov	r3, sl
  40664e:	2200      	movs	r2, #0
  406650:	f854 6b04 	ldr.w	r6, [r4], #4
  406654:	6818      	ldr	r0, [r3, #0]
  406656:	b2b1      	uxth	r1, r6
  406658:	1a51      	subs	r1, r2, r1
  40665a:	b287      	uxth	r7, r0
  40665c:	0c36      	lsrs	r6, r6, #16
  40665e:	4439      	add	r1, r7
  406660:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  406664:	eb00 4221 	add.w	r2, r0, r1, asr #16
  406668:	b289      	uxth	r1, r1
  40666a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40666e:	45a1      	cmp	r9, r4
  406670:	f843 1b04 	str.w	r1, [r3], #4
  406674:	ea4f 4222 	mov.w	r2, r2, asr #16
  406678:	d2ea      	bcs.n	406650 <quorem+0xcc>
  40667a:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40667e:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  406682:	b982      	cbnz	r2, 4066a6 <quorem+0x122>
  406684:	1f1a      	subs	r2, r3, #4
  406686:	4592      	cmp	sl, r2
  406688:	d20b      	bcs.n	4066a2 <quorem+0x11e>
  40668a:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40668e:	b942      	cbnz	r2, 4066a2 <quorem+0x11e>
  406690:	3b08      	subs	r3, #8
  406692:	e002      	b.n	40669a <quorem+0x116>
  406694:	681a      	ldr	r2, [r3, #0]
  406696:	3b04      	subs	r3, #4
  406698:	b91a      	cbnz	r2, 4066a2 <quorem+0x11e>
  40669a:	459a      	cmp	sl, r3
  40669c:	f105 35ff 	add.w	r5, r5, #4294967295
  4066a0:	d3f8      	bcc.n	406694 <quorem+0x110>
  4066a2:	f8cb 5010 	str.w	r5, [fp, #16]
  4066a6:	4640      	mov	r0, r8
  4066a8:	b003      	add	sp, #12
  4066aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066ae:	2000      	movs	r0, #0
  4066b0:	b003      	add	sp, #12
  4066b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066b6:	bf00      	nop

004066b8 <_dtoa_r>:
  4066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4066be:	b09b      	sub	sp, #108	; 0x6c
  4066c0:	4604      	mov	r4, r0
  4066c2:	4692      	mov	sl, r2
  4066c4:	469b      	mov	fp, r3
  4066c6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  4066c8:	b141      	cbz	r1, 4066dc <_dtoa_r+0x24>
  4066ca:	6c43      	ldr	r3, [r0, #68]	; 0x44
  4066cc:	2201      	movs	r2, #1
  4066ce:	409a      	lsls	r2, r3
  4066d0:	604b      	str	r3, [r1, #4]
  4066d2:	608a      	str	r2, [r1, #8]
  4066d4:	f002 fbae 	bl	408e34 <_Bfree>
  4066d8:	2300      	movs	r3, #0
  4066da:	6423      	str	r3, [r4, #64]	; 0x40
  4066dc:	f1bb 0f00 	cmp.w	fp, #0
  4066e0:	46d9      	mov	r9, fp
  4066e2:	db33      	blt.n	40674c <_dtoa_r+0x94>
  4066e4:	2300      	movs	r3, #0
  4066e6:	602b      	str	r3, [r5, #0]
  4066e8:	4ba5      	ldr	r3, [pc, #660]	; (406980 <_dtoa_r+0x2c8>)
  4066ea:	461a      	mov	r2, r3
  4066ec:	ea09 0303 	and.w	r3, r9, r3
  4066f0:	4293      	cmp	r3, r2
  4066f2:	d014      	beq.n	40671e <_dtoa_r+0x66>
  4066f4:	4650      	mov	r0, sl
  4066f6:	4659      	mov	r1, fp
  4066f8:	2200      	movs	r2, #0
  4066fa:	2300      	movs	r3, #0
  4066fc:	f003 fd4c 	bl	40a198 <__aeabi_dcmpeq>
  406700:	4680      	mov	r8, r0
  406702:	b348      	cbz	r0, 406758 <_dtoa_r+0xa0>
  406704:	9e26      	ldr	r6, [sp, #152]	; 0x98
  406706:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406708:	2301      	movs	r3, #1
  40670a:	6033      	str	r3, [r6, #0]
  40670c:	2d00      	cmp	r5, #0
  40670e:	f000 80ca 	beq.w	4068a6 <_dtoa_r+0x1ee>
  406712:	489c      	ldr	r0, [pc, #624]	; (406984 <_dtoa_r+0x2cc>)
  406714:	6028      	str	r0, [r5, #0]
  406716:	3801      	subs	r0, #1
  406718:	b01b      	add	sp, #108	; 0x6c
  40671a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40671e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406720:	f242 730f 	movw	r3, #9999	; 0x270f
  406724:	602b      	str	r3, [r5, #0]
  406726:	f1ba 0f00 	cmp.w	sl, #0
  40672a:	f000 80a5 	beq.w	406878 <_dtoa_r+0x1c0>
  40672e:	4896      	ldr	r0, [pc, #600]	; (406988 <_dtoa_r+0x2d0>)
  406730:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406732:	2e00      	cmp	r6, #0
  406734:	d0f0      	beq.n	406718 <_dtoa_r+0x60>
  406736:	78c3      	ldrb	r3, [r0, #3]
  406738:	2b00      	cmp	r3, #0
  40673a:	f000 80b6 	beq.w	4068aa <_dtoa_r+0x1f2>
  40673e:	f100 0308 	add.w	r3, r0, #8
  406742:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406744:	602b      	str	r3, [r5, #0]
  406746:	b01b      	add	sp, #108	; 0x6c
  406748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40674c:	2301      	movs	r3, #1
  40674e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  406752:	602b      	str	r3, [r5, #0]
  406754:	46cb      	mov	fp, r9
  406756:	e7c7      	b.n	4066e8 <_dtoa_r+0x30>
  406758:	aa19      	add	r2, sp, #100	; 0x64
  40675a:	ab18      	add	r3, sp, #96	; 0x60
  40675c:	e88d 000c 	stmia.w	sp, {r2, r3}
  406760:	4620      	mov	r0, r4
  406762:	4652      	mov	r2, sl
  406764:	465b      	mov	r3, fp
  406766:	f002 feb3 	bl	4094d0 <__d2b>
  40676a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40676e:	900a      	str	r0, [sp, #40]	; 0x28
  406770:	f040 808b 	bne.w	40688a <_dtoa_r+0x1d2>
  406774:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406776:	9d19      	ldr	r5, [sp, #100]	; 0x64
  406778:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40677c:	443d      	add	r5, r7
  40677e:	429d      	cmp	r5, r3
  406780:	f2c0 8295 	blt.w	406cae <_dtoa_r+0x5f6>
  406784:	331f      	adds	r3, #31
  406786:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40678a:	1b5b      	subs	r3, r3, r5
  40678c:	fa09 f303 	lsl.w	r3, r9, r3
  406790:	fa2a f202 	lsr.w	r2, sl, r2
  406794:	ea43 0002 	orr.w	r0, r3, r2
  406798:	f7fb fe7c 	bl	402494 <__aeabi_ui2d>
  40679c:	2601      	movs	r6, #1
  40679e:	3d01      	subs	r5, #1
  4067a0:	46b8      	mov	r8, r7
  4067a2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4067a6:	9616      	str	r6, [sp, #88]	; 0x58
  4067a8:	2200      	movs	r2, #0
  4067aa:	4b78      	ldr	r3, [pc, #480]	; (40698c <_dtoa_r+0x2d4>)
  4067ac:	f7fb fd34 	bl	402218 <__aeabi_dsub>
  4067b0:	a36d      	add	r3, pc, #436	; (adr r3, 406968 <_dtoa_r+0x2b0>)
  4067b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067b6:	f7fb fee3 	bl	402580 <__aeabi_dmul>
  4067ba:	a36d      	add	r3, pc, #436	; (adr r3, 406970 <_dtoa_r+0x2b8>)
  4067bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067c0:	f7fb fd2c 	bl	40221c <__adddf3>
  4067c4:	4606      	mov	r6, r0
  4067c6:	4628      	mov	r0, r5
  4067c8:	460f      	mov	r7, r1
  4067ca:	f7fb fe73 	bl	4024b4 <__aeabi_i2d>
  4067ce:	a36a      	add	r3, pc, #424	; (adr r3, 406978 <_dtoa_r+0x2c0>)
  4067d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067d4:	f7fb fed4 	bl	402580 <__aeabi_dmul>
  4067d8:	4602      	mov	r2, r0
  4067da:	460b      	mov	r3, r1
  4067dc:	4630      	mov	r0, r6
  4067de:	4639      	mov	r1, r7
  4067e0:	f7fb fd1c 	bl	40221c <__adddf3>
  4067e4:	4606      	mov	r6, r0
  4067e6:	460f      	mov	r7, r1
  4067e8:	f003 fd08 	bl	40a1fc <__aeabi_d2iz>
  4067ec:	4639      	mov	r1, r7
  4067ee:	9007      	str	r0, [sp, #28]
  4067f0:	2200      	movs	r2, #0
  4067f2:	4630      	mov	r0, r6
  4067f4:	2300      	movs	r3, #0
  4067f6:	f003 fcd9 	bl	40a1ac <__aeabi_dcmplt>
  4067fa:	2800      	cmp	r0, #0
  4067fc:	f040 8229 	bne.w	406c52 <_dtoa_r+0x59a>
  406800:	9e07      	ldr	r6, [sp, #28]
  406802:	2e16      	cmp	r6, #22
  406804:	f200 8222 	bhi.w	406c4c <_dtoa_r+0x594>
  406808:	4961      	ldr	r1, [pc, #388]	; (406990 <_dtoa_r+0x2d8>)
  40680a:	4652      	mov	r2, sl
  40680c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  406810:	465b      	mov	r3, fp
  406812:	e9d1 0100 	ldrd	r0, r1, [r1]
  406816:	f003 fce7 	bl	40a1e8 <__aeabi_dcmpgt>
  40681a:	2800      	cmp	r0, #0
  40681c:	f000 824c 	beq.w	406cb8 <_dtoa_r+0x600>
  406820:	3e01      	subs	r6, #1
  406822:	9607      	str	r6, [sp, #28]
  406824:	2600      	movs	r6, #0
  406826:	960e      	str	r6, [sp, #56]	; 0x38
  406828:	ebc5 0508 	rsb	r5, r5, r8
  40682c:	3d01      	subs	r5, #1
  40682e:	9506      	str	r5, [sp, #24]
  406830:	f100 8226 	bmi.w	406c80 <_dtoa_r+0x5c8>
  406834:	2500      	movs	r5, #0
  406836:	9508      	str	r5, [sp, #32]
  406838:	9e07      	ldr	r6, [sp, #28]
  40683a:	2e00      	cmp	r6, #0
  40683c:	f2c0 8217 	blt.w	406c6e <_dtoa_r+0x5b6>
  406840:	9d06      	ldr	r5, [sp, #24]
  406842:	960d      	str	r6, [sp, #52]	; 0x34
  406844:	4435      	add	r5, r6
  406846:	2600      	movs	r6, #0
  406848:	9506      	str	r5, [sp, #24]
  40684a:	960c      	str	r6, [sp, #48]	; 0x30
  40684c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40684e:	2d09      	cmp	r5, #9
  406850:	d82d      	bhi.n	4068ae <_dtoa_r+0x1f6>
  406852:	2d05      	cmp	r5, #5
  406854:	bfc4      	itt	gt
  406856:	3d04      	subgt	r5, #4
  406858:	9524      	strgt	r5, [sp, #144]	; 0x90
  40685a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40685c:	bfc8      	it	gt
  40685e:	2500      	movgt	r5, #0
  406860:	f1a6 0302 	sub.w	r3, r6, #2
  406864:	bfd8      	it	le
  406866:	2501      	movle	r5, #1
  406868:	2b03      	cmp	r3, #3
  40686a:	d822      	bhi.n	4068b2 <_dtoa_r+0x1fa>
  40686c:	e8df f013 	tbh	[pc, r3, lsl #1]
  406870:	029e03b7 	.word	0x029e03b7
  406874:	049a03c0 	.word	0x049a03c0
  406878:	4a46      	ldr	r2, [pc, #280]	; (406994 <_dtoa_r+0x2dc>)
  40687a:	4b43      	ldr	r3, [pc, #268]	; (406988 <_dtoa_r+0x2d0>)
  40687c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  406880:	2800      	cmp	r0, #0
  406882:	bf0c      	ite	eq
  406884:	4610      	moveq	r0, r2
  406886:	4618      	movne	r0, r3
  406888:	e752      	b.n	406730 <_dtoa_r+0x78>
  40688a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40688e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406892:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  406896:	4650      	mov	r0, sl
  406898:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40689c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4068a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4068a4:	e780      	b.n	4067a8 <_dtoa_r+0xf0>
  4068a6:	483c      	ldr	r0, [pc, #240]	; (406998 <_dtoa_r+0x2e0>)
  4068a8:	e736      	b.n	406718 <_dtoa_r+0x60>
  4068aa:	1cc3      	adds	r3, r0, #3
  4068ac:	e749      	b.n	406742 <_dtoa_r+0x8a>
  4068ae:	2500      	movs	r5, #0
  4068b0:	9524      	str	r5, [sp, #144]	; 0x90
  4068b2:	2500      	movs	r5, #0
  4068b4:	6465      	str	r5, [r4, #68]	; 0x44
  4068b6:	4629      	mov	r1, r5
  4068b8:	4620      	mov	r0, r4
  4068ba:	f002 fa95 	bl	408de8 <_Balloc>
  4068be:	f04f 39ff 	mov.w	r9, #4294967295
  4068c2:	2601      	movs	r6, #1
  4068c4:	9009      	str	r0, [sp, #36]	; 0x24
  4068c6:	9525      	str	r5, [sp, #148]	; 0x94
  4068c8:	6420      	str	r0, [r4, #64]	; 0x40
  4068ca:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4068ce:	960b      	str	r6, [sp, #44]	; 0x2c
  4068d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4068d2:	2b00      	cmp	r3, #0
  4068d4:	f2c0 80d2 	blt.w	406a7c <_dtoa_r+0x3c4>
  4068d8:	9e07      	ldr	r6, [sp, #28]
  4068da:	2e0e      	cmp	r6, #14
  4068dc:	f300 80ce 	bgt.w	406a7c <_dtoa_r+0x3c4>
  4068e0:	4b2b      	ldr	r3, [pc, #172]	; (406990 <_dtoa_r+0x2d8>)
  4068e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4068e6:	e9d3 0100 	ldrd	r0, r1, [r3]
  4068ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4068ee:	9925      	ldr	r1, [sp, #148]	; 0x94
  4068f0:	2900      	cmp	r1, #0
  4068f2:	f2c0 8380 	blt.w	406ff6 <_dtoa_r+0x93e>
  4068f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4068fa:	4659      	mov	r1, fp
  4068fc:	4650      	mov	r0, sl
  4068fe:	f7fb ff69 	bl	4027d4 <__aeabi_ddiv>
  406902:	f003 fc7b 	bl	40a1fc <__aeabi_d2iz>
  406906:	4605      	mov	r5, r0
  406908:	f7fb fdd4 	bl	4024b4 <__aeabi_i2d>
  40690c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406910:	f7fb fe36 	bl	402580 <__aeabi_dmul>
  406914:	4602      	mov	r2, r0
  406916:	460b      	mov	r3, r1
  406918:	4650      	mov	r0, sl
  40691a:	4659      	mov	r1, fp
  40691c:	f7fb fc7c 	bl	402218 <__aeabi_dsub>
  406920:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406922:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406926:	f1b9 0f01 	cmp.w	r9, #1
  40692a:	4606      	mov	r6, r0
  40692c:	460f      	mov	r7, r1
  40692e:	7013      	strb	r3, [r2, #0]
  406930:	f102 0b01 	add.w	fp, r2, #1
  406934:	d064      	beq.n	406a00 <_dtoa_r+0x348>
  406936:	2200      	movs	r2, #0
  406938:	4b18      	ldr	r3, [pc, #96]	; (40699c <_dtoa_r+0x2e4>)
  40693a:	f7fb fe21 	bl	402580 <__aeabi_dmul>
  40693e:	2200      	movs	r2, #0
  406940:	2300      	movs	r3, #0
  406942:	4606      	mov	r6, r0
  406944:	460f      	mov	r7, r1
  406946:	f003 fc27 	bl	40a198 <__aeabi_dcmpeq>
  40694a:	2800      	cmp	r0, #0
  40694c:	f040 8081 	bne.w	406a52 <_dtoa_r+0x39a>
  406950:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  406954:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406956:	44c8      	add	r8, r9
  406958:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40695c:	f105 0902 	add.w	r9, r5, #2
  406960:	9403      	str	r4, [sp, #12]
  406962:	e028      	b.n	4069b6 <_dtoa_r+0x2fe>
  406964:	f3af 8000 	nop.w
  406968:	636f4361 	.word	0x636f4361
  40696c:	3fd287a7 	.word	0x3fd287a7
  406970:	8b60c8b3 	.word	0x8b60c8b3
  406974:	3fc68a28 	.word	0x3fc68a28
  406978:	509f79fb 	.word	0x509f79fb
  40697c:	3fd34413 	.word	0x3fd34413
  406980:	7ff00000 	.word	0x7ff00000
  406984:	0040a991 	.word	0x0040a991
  406988:	0040a9d0 	.word	0x0040a9d0
  40698c:	3ff80000 	.word	0x3ff80000
  406990:	0040aae0 	.word	0x0040aae0
  406994:	0040a9c4 	.word	0x0040a9c4
  406998:	0040a990 	.word	0x0040a990
  40699c:	40240000 	.word	0x40240000
  4069a0:	f7fb fdee 	bl	402580 <__aeabi_dmul>
  4069a4:	2200      	movs	r2, #0
  4069a6:	2300      	movs	r3, #0
  4069a8:	4606      	mov	r6, r0
  4069aa:	460f      	mov	r7, r1
  4069ac:	f003 fbf4 	bl	40a198 <__aeabi_dcmpeq>
  4069b0:	2800      	cmp	r0, #0
  4069b2:	f040 83c1 	bne.w	407138 <_dtoa_r+0xa80>
  4069b6:	4652      	mov	r2, sl
  4069b8:	465b      	mov	r3, fp
  4069ba:	4630      	mov	r0, r6
  4069bc:	4639      	mov	r1, r7
  4069be:	f7fb ff09 	bl	4027d4 <__aeabi_ddiv>
  4069c2:	f003 fc1b 	bl	40a1fc <__aeabi_d2iz>
  4069c6:	4605      	mov	r5, r0
  4069c8:	f7fb fd74 	bl	4024b4 <__aeabi_i2d>
  4069cc:	4652      	mov	r2, sl
  4069ce:	465b      	mov	r3, fp
  4069d0:	f7fb fdd6 	bl	402580 <__aeabi_dmul>
  4069d4:	4602      	mov	r2, r0
  4069d6:	460b      	mov	r3, r1
  4069d8:	4630      	mov	r0, r6
  4069da:	4639      	mov	r1, r7
  4069dc:	f7fb fc1c 	bl	402218 <__aeabi_dsub>
  4069e0:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  4069e4:	45c1      	cmp	r9, r8
  4069e6:	f809 ec01 	strb.w	lr, [r9, #-1]
  4069ea:	464c      	mov	r4, r9
  4069ec:	4606      	mov	r6, r0
  4069ee:	460f      	mov	r7, r1
  4069f0:	f04f 0200 	mov.w	r2, #0
  4069f4:	4ba7      	ldr	r3, [pc, #668]	; (406c94 <_dtoa_r+0x5dc>)
  4069f6:	f109 0901 	add.w	r9, r9, #1
  4069fa:	d1d1      	bne.n	4069a0 <_dtoa_r+0x2e8>
  4069fc:	46a3      	mov	fp, r4
  4069fe:	9c03      	ldr	r4, [sp, #12]
  406a00:	4632      	mov	r2, r6
  406a02:	463b      	mov	r3, r7
  406a04:	4630      	mov	r0, r6
  406a06:	4639      	mov	r1, r7
  406a08:	f7fb fc08 	bl	40221c <__adddf3>
  406a0c:	4606      	mov	r6, r0
  406a0e:	460f      	mov	r7, r1
  406a10:	4632      	mov	r2, r6
  406a12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406a16:	463b      	mov	r3, r7
  406a18:	f003 fbc8 	bl	40a1ac <__aeabi_dcmplt>
  406a1c:	b940      	cbnz	r0, 406a30 <_dtoa_r+0x378>
  406a1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406a22:	4632      	mov	r2, r6
  406a24:	463b      	mov	r3, r7
  406a26:	f003 fbb7 	bl	40a198 <__aeabi_dcmpeq>
  406a2a:	b190      	cbz	r0, 406a52 <_dtoa_r+0x39a>
  406a2c:	07eb      	lsls	r3, r5, #31
  406a2e:	d510      	bpl.n	406a52 <_dtoa_r+0x39a>
  406a30:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  406a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406a36:	e005      	b.n	406a44 <_dtoa_r+0x38c>
  406a38:	429a      	cmp	r2, r3
  406a3a:	f000 8429 	beq.w	407290 <_dtoa_r+0xbd8>
  406a3e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  406a42:	469b      	mov	fp, r3
  406a44:	2d39      	cmp	r5, #57	; 0x39
  406a46:	f10b 33ff 	add.w	r3, fp, #4294967295
  406a4a:	d0f5      	beq.n	406a38 <_dtoa_r+0x380>
  406a4c:	1c6a      	adds	r2, r5, #1
  406a4e:	b2d2      	uxtb	r2, r2
  406a50:	701a      	strb	r2, [r3, #0]
  406a52:	4620      	mov	r0, r4
  406a54:	990a      	ldr	r1, [sp, #40]	; 0x28
  406a56:	f002 f9ed 	bl	408e34 <_Bfree>
  406a5a:	9e07      	ldr	r6, [sp, #28]
  406a5c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406a5e:	1c73      	adds	r3, r6, #1
  406a60:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406a62:	2200      	movs	r2, #0
  406a64:	f88b 2000 	strb.w	r2, [fp]
  406a68:	602b      	str	r3, [r5, #0]
  406a6a:	2e00      	cmp	r6, #0
  406a6c:	f000 8325 	beq.w	4070ba <_dtoa_r+0xa02>
  406a70:	9809      	ldr	r0, [sp, #36]	; 0x24
  406a72:	f8c6 b000 	str.w	fp, [r6]
  406a76:	b01b      	add	sp, #108	; 0x6c
  406a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406a7e:	2d00      	cmp	r5, #0
  406a80:	f000 8103 	beq.w	406c8a <_dtoa_r+0x5d2>
  406a84:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406a86:	2e01      	cmp	r6, #1
  406a88:	f340 82dc 	ble.w	407044 <_dtoa_r+0x98c>
  406a8c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  406a8e:	f109 37ff 	add.w	r7, r9, #4294967295
  406a92:	42be      	cmp	r6, r7
  406a94:	f2c0 8389 	blt.w	4071aa <_dtoa_r+0xaf2>
  406a98:	1bf7      	subs	r7, r6, r7
  406a9a:	f1b9 0f00 	cmp.w	r9, #0
  406a9e:	f2c0 8487 	blt.w	4073b0 <_dtoa_r+0xcf8>
  406aa2:	9d08      	ldr	r5, [sp, #32]
  406aa4:	464b      	mov	r3, r9
  406aa6:	9e08      	ldr	r6, [sp, #32]
  406aa8:	4620      	mov	r0, r4
  406aaa:	441e      	add	r6, r3
  406aac:	9608      	str	r6, [sp, #32]
  406aae:	9e06      	ldr	r6, [sp, #24]
  406ab0:	2101      	movs	r1, #1
  406ab2:	441e      	add	r6, r3
  406ab4:	9606      	str	r6, [sp, #24]
  406ab6:	f002 faab 	bl	409010 <__i2b>
  406aba:	4606      	mov	r6, r0
  406abc:	b165      	cbz	r5, 406ad8 <_dtoa_r+0x420>
  406abe:	9806      	ldr	r0, [sp, #24]
  406ac0:	2800      	cmp	r0, #0
  406ac2:	dd09      	ble.n	406ad8 <_dtoa_r+0x420>
  406ac4:	4603      	mov	r3, r0
  406ac6:	9908      	ldr	r1, [sp, #32]
  406ac8:	42ab      	cmp	r3, r5
  406aca:	bfa8      	it	ge
  406acc:	462b      	movge	r3, r5
  406ace:	1ac9      	subs	r1, r1, r3
  406ad0:	1ac0      	subs	r0, r0, r3
  406ad2:	9108      	str	r1, [sp, #32]
  406ad4:	1aed      	subs	r5, r5, r3
  406ad6:	9006      	str	r0, [sp, #24]
  406ad8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406ada:	2a00      	cmp	r2, #0
  406adc:	dd1d      	ble.n	406b1a <_dtoa_r+0x462>
  406ade:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406ae0:	2b00      	cmp	r3, #0
  406ae2:	f000 8358 	beq.w	407196 <_dtoa_r+0xade>
  406ae6:	2f00      	cmp	r7, #0
  406ae8:	dd11      	ble.n	406b0e <_dtoa_r+0x456>
  406aea:	4631      	mov	r1, r6
  406aec:	463a      	mov	r2, r7
  406aee:	4620      	mov	r0, r4
  406af0:	f002 fb36 	bl	409160 <__pow5mult>
  406af4:	4606      	mov	r6, r0
  406af6:	4631      	mov	r1, r6
  406af8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406afa:	4620      	mov	r0, r4
  406afc:	f002 fa92 	bl	409024 <__multiply>
  406b00:	990a      	ldr	r1, [sp, #40]	; 0x28
  406b02:	4680      	mov	r8, r0
  406b04:	4620      	mov	r0, r4
  406b06:	f002 f995 	bl	408e34 <_Bfree>
  406b0a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  406b0e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  406b12:	ebbe 0207 	subs.w	r2, lr, r7
  406b16:	f040 828f 	bne.w	407038 <_dtoa_r+0x980>
  406b1a:	4620      	mov	r0, r4
  406b1c:	2101      	movs	r1, #1
  406b1e:	f002 fa77 	bl	409010 <__i2b>
  406b22:	4680      	mov	r8, r0
  406b24:	980d      	ldr	r0, [sp, #52]	; 0x34
  406b26:	2800      	cmp	r0, #0
  406b28:	dd05      	ble.n	406b36 <_dtoa_r+0x47e>
  406b2a:	4641      	mov	r1, r8
  406b2c:	4620      	mov	r0, r4
  406b2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406b30:	f002 fb16 	bl	409160 <__pow5mult>
  406b34:	4680      	mov	r8, r0
  406b36:	9924      	ldr	r1, [sp, #144]	; 0x90
  406b38:	2901      	cmp	r1, #1
  406b3a:	f340 82c1 	ble.w	4070c0 <_dtoa_r+0xa08>
  406b3e:	2700      	movs	r7, #0
  406b40:	980d      	ldr	r0, [sp, #52]	; 0x34
  406b42:	2800      	cmp	r0, #0
  406b44:	f040 82af 	bne.w	4070a6 <_dtoa_r+0x9ee>
  406b48:	2001      	movs	r0, #1
  406b4a:	9b06      	ldr	r3, [sp, #24]
  406b4c:	4403      	add	r3, r0
  406b4e:	f013 031f 	ands.w	r3, r3, #31
  406b52:	f000 80a1 	beq.w	406c98 <_dtoa_r+0x5e0>
  406b56:	f1c3 0220 	rsb	r2, r3, #32
  406b5a:	2a04      	cmp	r2, #4
  406b5c:	f340 84b7 	ble.w	4074ce <_dtoa_r+0xe16>
  406b60:	9908      	ldr	r1, [sp, #32]
  406b62:	9a06      	ldr	r2, [sp, #24]
  406b64:	f1c3 031c 	rsb	r3, r3, #28
  406b68:	4419      	add	r1, r3
  406b6a:	441a      	add	r2, r3
  406b6c:	9108      	str	r1, [sp, #32]
  406b6e:	441d      	add	r5, r3
  406b70:	9206      	str	r2, [sp, #24]
  406b72:	9908      	ldr	r1, [sp, #32]
  406b74:	2900      	cmp	r1, #0
  406b76:	dd05      	ble.n	406b84 <_dtoa_r+0x4cc>
  406b78:	990a      	ldr	r1, [sp, #40]	; 0x28
  406b7a:	9a08      	ldr	r2, [sp, #32]
  406b7c:	4620      	mov	r0, r4
  406b7e:	f002 fb3d 	bl	4091fc <__lshift>
  406b82:	900a      	str	r0, [sp, #40]	; 0x28
  406b84:	9a06      	ldr	r2, [sp, #24]
  406b86:	2a00      	cmp	r2, #0
  406b88:	dd04      	ble.n	406b94 <_dtoa_r+0x4dc>
  406b8a:	4641      	mov	r1, r8
  406b8c:	4620      	mov	r0, r4
  406b8e:	f002 fb35 	bl	4091fc <__lshift>
  406b92:	4680      	mov	r8, r0
  406b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406b96:	2b00      	cmp	r3, #0
  406b98:	f040 826a 	bne.w	407070 <_dtoa_r+0x9b8>
  406b9c:	f1b9 0f00 	cmp.w	r9, #0
  406ba0:	f340 82a6 	ble.w	4070f0 <_dtoa_r+0xa38>
  406ba4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406ba6:	2800      	cmp	r0, #0
  406ba8:	f040 8088 	bne.w	406cbc <_dtoa_r+0x604>
  406bac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406bae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406bb0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406bb4:	e006      	b.n	406bc4 <_dtoa_r+0x50c>
  406bb6:	4639      	mov	r1, r7
  406bb8:	4620      	mov	r0, r4
  406bba:	220a      	movs	r2, #10
  406bbc:	2300      	movs	r3, #0
  406bbe:	f002 f943 	bl	408e48 <__multadd>
  406bc2:	4607      	mov	r7, r0
  406bc4:	4638      	mov	r0, r7
  406bc6:	4641      	mov	r1, r8
  406bc8:	f7ff fcdc 	bl	406584 <quorem>
  406bcc:	3030      	adds	r0, #48	; 0x30
  406bce:	f80b 0005 	strb.w	r0, [fp, r5]
  406bd2:	3501      	adds	r5, #1
  406bd4:	45a9      	cmp	r9, r5
  406bd6:	dcee      	bgt.n	406bb6 <_dtoa_r+0x4fe>
  406bd8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406bdc:	4682      	mov	sl, r0
  406bde:	970a      	str	r7, [sp, #40]	; 0x28
  406be0:	f1b9 0f01 	cmp.w	r9, #1
  406be4:	bfac      	ite	ge
  406be6:	44cb      	addge	fp, r9
  406be8:	f10b 0b01 	addlt.w	fp, fp, #1
  406bec:	2500      	movs	r5, #0
  406bee:	990a      	ldr	r1, [sp, #40]	; 0x28
  406bf0:	2201      	movs	r2, #1
  406bf2:	4620      	mov	r0, r4
  406bf4:	f002 fb02 	bl	4091fc <__lshift>
  406bf8:	4641      	mov	r1, r8
  406bfa:	900a      	str	r0, [sp, #40]	; 0x28
  406bfc:	f002 fb5c 	bl	4092b8 <__mcmp>
  406c00:	2800      	cmp	r0, #0
  406c02:	f340 8309 	ble.w	407218 <_dtoa_r+0xb60>
  406c06:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  406c0a:	9909      	ldr	r1, [sp, #36]	; 0x24
  406c0c:	e005      	b.n	406c1a <_dtoa_r+0x562>
  406c0e:	4299      	cmp	r1, r3
  406c10:	f000 828b 	beq.w	40712a <_dtoa_r+0xa72>
  406c14:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  406c18:	469b      	mov	fp, r3
  406c1a:	2a39      	cmp	r2, #57	; 0x39
  406c1c:	f10b 33ff 	add.w	r3, fp, #4294967295
  406c20:	d0f5      	beq.n	406c0e <_dtoa_r+0x556>
  406c22:	3201      	adds	r2, #1
  406c24:	701a      	strb	r2, [r3, #0]
  406c26:	4641      	mov	r1, r8
  406c28:	4620      	mov	r0, r4
  406c2a:	f002 f903 	bl	408e34 <_Bfree>
  406c2e:	2e00      	cmp	r6, #0
  406c30:	f43f af0f 	beq.w	406a52 <_dtoa_r+0x39a>
  406c34:	b12d      	cbz	r5, 406c42 <_dtoa_r+0x58a>
  406c36:	42b5      	cmp	r5, r6
  406c38:	d003      	beq.n	406c42 <_dtoa_r+0x58a>
  406c3a:	4629      	mov	r1, r5
  406c3c:	4620      	mov	r0, r4
  406c3e:	f002 f8f9 	bl	408e34 <_Bfree>
  406c42:	4631      	mov	r1, r6
  406c44:	4620      	mov	r0, r4
  406c46:	f002 f8f5 	bl	408e34 <_Bfree>
  406c4a:	e702      	b.n	406a52 <_dtoa_r+0x39a>
  406c4c:	2601      	movs	r6, #1
  406c4e:	960e      	str	r6, [sp, #56]	; 0x38
  406c50:	e5ea      	b.n	406828 <_dtoa_r+0x170>
  406c52:	9807      	ldr	r0, [sp, #28]
  406c54:	f7fb fc2e 	bl	4024b4 <__aeabi_i2d>
  406c58:	4632      	mov	r2, r6
  406c5a:	463b      	mov	r3, r7
  406c5c:	f003 fa9c 	bl	40a198 <__aeabi_dcmpeq>
  406c60:	2800      	cmp	r0, #0
  406c62:	f47f adcd 	bne.w	406800 <_dtoa_r+0x148>
  406c66:	9e07      	ldr	r6, [sp, #28]
  406c68:	3e01      	subs	r6, #1
  406c6a:	9607      	str	r6, [sp, #28]
  406c6c:	e5c8      	b.n	406800 <_dtoa_r+0x148>
  406c6e:	9e07      	ldr	r6, [sp, #28]
  406c70:	9d08      	ldr	r5, [sp, #32]
  406c72:	1bad      	subs	r5, r5, r6
  406c74:	9508      	str	r5, [sp, #32]
  406c76:	4275      	negs	r5, r6
  406c78:	2600      	movs	r6, #0
  406c7a:	950c      	str	r5, [sp, #48]	; 0x30
  406c7c:	960d      	str	r6, [sp, #52]	; 0x34
  406c7e:	e5e5      	b.n	40684c <_dtoa_r+0x194>
  406c80:	426d      	negs	r5, r5
  406c82:	2600      	movs	r6, #0
  406c84:	9508      	str	r5, [sp, #32]
  406c86:	9606      	str	r6, [sp, #24]
  406c88:	e5d6      	b.n	406838 <_dtoa_r+0x180>
  406c8a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406c8c:	9d08      	ldr	r5, [sp, #32]
  406c8e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406c90:	e714      	b.n	406abc <_dtoa_r+0x404>
  406c92:	bf00      	nop
  406c94:	40240000 	.word	0x40240000
  406c98:	231c      	movs	r3, #28
  406c9a:	f8dd e020 	ldr.w	lr, [sp, #32]
  406c9e:	9806      	ldr	r0, [sp, #24]
  406ca0:	449e      	add	lr, r3
  406ca2:	4418      	add	r0, r3
  406ca4:	f8cd e020 	str.w	lr, [sp, #32]
  406ca8:	441d      	add	r5, r3
  406caa:	9006      	str	r0, [sp, #24]
  406cac:	e761      	b.n	406b72 <_dtoa_r+0x4ba>
  406cae:	48a7      	ldr	r0, [pc, #668]	; (406f4c <_dtoa_r+0x894>)
  406cb0:	1b40      	subs	r0, r0, r5
  406cb2:	fa0a f000 	lsl.w	r0, sl, r0
  406cb6:	e56f      	b.n	406798 <_dtoa_r+0xe0>
  406cb8:	900e      	str	r0, [sp, #56]	; 0x38
  406cba:	e5b5      	b.n	406828 <_dtoa_r+0x170>
  406cbc:	2d00      	cmp	r5, #0
  406cbe:	dd05      	ble.n	406ccc <_dtoa_r+0x614>
  406cc0:	4631      	mov	r1, r6
  406cc2:	462a      	mov	r2, r5
  406cc4:	4620      	mov	r0, r4
  406cc6:	f002 fa99 	bl	4091fc <__lshift>
  406cca:	4606      	mov	r6, r0
  406ccc:	2f00      	cmp	r7, #0
  406cce:	f040 82e9 	bne.w	4072a4 <_dtoa_r+0xbec>
  406cd2:	4637      	mov	r7, r6
  406cd4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406cd6:	9809      	ldr	r0, [sp, #36]	; 0x24
  406cd8:	444d      	add	r5, r9
  406cda:	9508      	str	r5, [sp, #32]
  406cdc:	f00a 0501 	and.w	r5, sl, #1
  406ce0:	950b      	str	r5, [sp, #44]	; 0x2c
  406ce2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406ce6:	1c45      	adds	r5, r0, #1
  406ce8:	e00a      	b.n	406d00 <_dtoa_r+0x648>
  406cea:	f002 f8ad 	bl	408e48 <__multadd>
  406cee:	4639      	mov	r1, r7
  406cf0:	4606      	mov	r6, r0
  406cf2:	220a      	movs	r2, #10
  406cf4:	4620      	mov	r0, r4
  406cf6:	2300      	movs	r3, #0
  406cf8:	f002 f8a6 	bl	408e48 <__multadd>
  406cfc:	4607      	mov	r7, r0
  406cfe:	3501      	adds	r5, #1
  406d00:	4641      	mov	r1, r8
  406d02:	4648      	mov	r0, r9
  406d04:	f7ff fc3e 	bl	406584 <quorem>
  406d08:	4631      	mov	r1, r6
  406d0a:	4683      	mov	fp, r0
  406d0c:	4648      	mov	r0, r9
  406d0e:	f002 fad3 	bl	4092b8 <__mcmp>
  406d12:	4641      	mov	r1, r8
  406d14:	9003      	str	r0, [sp, #12]
  406d16:	463a      	mov	r2, r7
  406d18:	4620      	mov	r0, r4
  406d1a:	f002 faf1 	bl	409300 <__mdiff>
  406d1e:	68c2      	ldr	r2, [r0, #12]
  406d20:	1e69      	subs	r1, r5, #1
  406d22:	4603      	mov	r3, r0
  406d24:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  406d28:	9106      	str	r1, [sp, #24]
  406d2a:	2a00      	cmp	r2, #0
  406d2c:	f040 8193 	bne.w	407056 <_dtoa_r+0x99e>
  406d30:	4619      	mov	r1, r3
  406d32:	4648      	mov	r0, r9
  406d34:	9302      	str	r3, [sp, #8]
  406d36:	f002 fabf 	bl	4092b8 <__mcmp>
  406d3a:	9b02      	ldr	r3, [sp, #8]
  406d3c:	4602      	mov	r2, r0
  406d3e:	4619      	mov	r1, r3
  406d40:	4620      	mov	r0, r4
  406d42:	9202      	str	r2, [sp, #8]
  406d44:	f002 f876 	bl	408e34 <_Bfree>
  406d48:	9a02      	ldr	r2, [sp, #8]
  406d4a:	b92a      	cbnz	r2, 406d58 <_dtoa_r+0x6a0>
  406d4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d4e:	b91b      	cbnz	r3, 406d58 <_dtoa_r+0x6a0>
  406d50:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406d52:	2800      	cmp	r0, #0
  406d54:	f000 8393 	beq.w	40747e <_dtoa_r+0xdc6>
  406d58:	9b03      	ldr	r3, [sp, #12]
  406d5a:	2b00      	cmp	r3, #0
  406d5c:	f2c0 8234 	blt.w	4071c8 <_dtoa_r+0xb10>
  406d60:	d105      	bne.n	406d6e <_dtoa_r+0x6b6>
  406d62:	9824      	ldr	r0, [sp, #144]	; 0x90
  406d64:	b918      	cbnz	r0, 406d6e <_dtoa_r+0x6b6>
  406d66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406d68:	2900      	cmp	r1, #0
  406d6a:	f000 822d 	beq.w	4071c8 <_dtoa_r+0xb10>
  406d6e:	2a00      	cmp	r2, #0
  406d70:	f300 82ac 	bgt.w	4072cc <_dtoa_r+0xc14>
  406d74:	f8dd e020 	ldr.w	lr, [sp, #32]
  406d78:	f805 ac01 	strb.w	sl, [r5, #-1]
  406d7c:	4575      	cmp	r5, lr
  406d7e:	46ab      	mov	fp, r5
  406d80:	f000 82b4 	beq.w	4072ec <_dtoa_r+0xc34>
  406d84:	4649      	mov	r1, r9
  406d86:	220a      	movs	r2, #10
  406d88:	2300      	movs	r3, #0
  406d8a:	4620      	mov	r0, r4
  406d8c:	f002 f85c 	bl	408e48 <__multadd>
  406d90:	42be      	cmp	r6, r7
  406d92:	4681      	mov	r9, r0
  406d94:	4631      	mov	r1, r6
  406d96:	4620      	mov	r0, r4
  406d98:	f04f 020a 	mov.w	r2, #10
  406d9c:	f04f 0300 	mov.w	r3, #0
  406da0:	d1a3      	bne.n	406cea <_dtoa_r+0x632>
  406da2:	f002 f851 	bl	408e48 <__multadd>
  406da6:	4606      	mov	r6, r0
  406da8:	4607      	mov	r7, r0
  406daa:	e7a8      	b.n	406cfe <_dtoa_r+0x646>
  406dac:	2600      	movs	r6, #0
  406dae:	960b      	str	r6, [sp, #44]	; 0x2c
  406db0:	9e07      	ldr	r6, [sp, #28]
  406db2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  406db6:	44b6      	add	lr, r6
  406db8:	f10e 0901 	add.w	r9, lr, #1
  406dbc:	f1b9 0f00 	cmp.w	r9, #0
  406dc0:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  406dc4:	464e      	mov	r6, r9
  406dc6:	f340 8150 	ble.w	40706a <_dtoa_r+0x9b2>
  406dca:	2100      	movs	r1, #0
  406dcc:	2e17      	cmp	r6, #23
  406dce:	6461      	str	r1, [r4, #68]	; 0x44
  406dd0:	d90a      	bls.n	406de8 <_dtoa_r+0x730>
  406dd2:	2201      	movs	r2, #1
  406dd4:	2304      	movs	r3, #4
  406dd6:	005b      	lsls	r3, r3, #1
  406dd8:	f103 0014 	add.w	r0, r3, #20
  406ddc:	42b0      	cmp	r0, r6
  406dde:	4611      	mov	r1, r2
  406de0:	f102 0201 	add.w	r2, r2, #1
  406de4:	d9f7      	bls.n	406dd6 <_dtoa_r+0x71e>
  406de6:	6461      	str	r1, [r4, #68]	; 0x44
  406de8:	4620      	mov	r0, r4
  406dea:	f001 fffd 	bl	408de8 <_Balloc>
  406dee:	2e0e      	cmp	r6, #14
  406df0:	9009      	str	r0, [sp, #36]	; 0x24
  406df2:	6420      	str	r0, [r4, #64]	; 0x40
  406df4:	f63f ad6c 	bhi.w	4068d0 <_dtoa_r+0x218>
  406df8:	2d00      	cmp	r5, #0
  406dfa:	f43f ad69 	beq.w	4068d0 <_dtoa_r+0x218>
  406dfe:	9d07      	ldr	r5, [sp, #28]
  406e00:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  406e04:	2d00      	cmp	r5, #0
  406e06:	f340 821c 	ble.w	407242 <_dtoa_r+0xb8a>
  406e0a:	4b51      	ldr	r3, [pc, #324]	; (406f50 <_dtoa_r+0x898>)
  406e0c:	f005 020f 	and.w	r2, r5, #15
  406e10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406e14:	112d      	asrs	r5, r5, #4
  406e16:	e9d3 6700 	ldrd	r6, r7, [r3]
  406e1a:	06eb      	lsls	r3, r5, #27
  406e1c:	f140 81cd 	bpl.w	4071ba <_dtoa_r+0xb02>
  406e20:	4b4c      	ldr	r3, [pc, #304]	; (406f54 <_dtoa_r+0x89c>)
  406e22:	4650      	mov	r0, sl
  406e24:	4659      	mov	r1, fp
  406e26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406e2a:	f7fb fcd3 	bl	4027d4 <__aeabi_ddiv>
  406e2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406e32:	f005 050f 	and.w	r5, r5, #15
  406e36:	f04f 0803 	mov.w	r8, #3
  406e3a:	b18d      	cbz	r5, 406e60 <_dtoa_r+0x7a8>
  406e3c:	f8df a114 	ldr.w	sl, [pc, #276]	; 406f54 <_dtoa_r+0x89c>
  406e40:	4630      	mov	r0, r6
  406e42:	4639      	mov	r1, r7
  406e44:	07ee      	lsls	r6, r5, #31
  406e46:	d505      	bpl.n	406e54 <_dtoa_r+0x79c>
  406e48:	e9da 2300 	ldrd	r2, r3, [sl]
  406e4c:	f108 0801 	add.w	r8, r8, #1
  406e50:	f7fb fb96 	bl	402580 <__aeabi_dmul>
  406e54:	106d      	asrs	r5, r5, #1
  406e56:	f10a 0a08 	add.w	sl, sl, #8
  406e5a:	d1f3      	bne.n	406e44 <_dtoa_r+0x78c>
  406e5c:	4606      	mov	r6, r0
  406e5e:	460f      	mov	r7, r1
  406e60:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406e64:	4632      	mov	r2, r6
  406e66:	463b      	mov	r3, r7
  406e68:	f7fb fcb4 	bl	4027d4 <__aeabi_ddiv>
  406e6c:	4682      	mov	sl, r0
  406e6e:	468b      	mov	fp, r1
  406e70:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406e72:	b145      	cbz	r5, 406e86 <_dtoa_r+0x7ce>
  406e74:	4650      	mov	r0, sl
  406e76:	4659      	mov	r1, fp
  406e78:	2200      	movs	r2, #0
  406e7a:	4b37      	ldr	r3, [pc, #220]	; (406f58 <_dtoa_r+0x8a0>)
  406e7c:	f003 f996 	bl	40a1ac <__aeabi_dcmplt>
  406e80:	2800      	cmp	r0, #0
  406e82:	f040 82aa 	bne.w	4073da <_dtoa_r+0xd22>
  406e86:	4640      	mov	r0, r8
  406e88:	f7fb fb14 	bl	4024b4 <__aeabi_i2d>
  406e8c:	4652      	mov	r2, sl
  406e8e:	465b      	mov	r3, fp
  406e90:	f7fb fb76 	bl	402580 <__aeabi_dmul>
  406e94:	2200      	movs	r2, #0
  406e96:	4b31      	ldr	r3, [pc, #196]	; (406f5c <_dtoa_r+0x8a4>)
  406e98:	f7fb f9c0 	bl	40221c <__adddf3>
  406e9c:	4606      	mov	r6, r0
  406e9e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406ea2:	f1b9 0f00 	cmp.w	r9, #0
  406ea6:	f000 815a 	beq.w	40715e <_dtoa_r+0xaa6>
  406eaa:	9d07      	ldr	r5, [sp, #28]
  406eac:	46c8      	mov	r8, r9
  406eae:	9517      	str	r5, [sp, #92]	; 0x5c
  406eb0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406eb2:	2d00      	cmp	r5, #0
  406eb4:	f000 8223 	beq.w	4072fe <_dtoa_r+0xc46>
  406eb8:	4b25      	ldr	r3, [pc, #148]	; (406f50 <_dtoa_r+0x898>)
  406eba:	2000      	movs	r0, #0
  406ebc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406ec0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406ec4:	4926      	ldr	r1, [pc, #152]	; (406f60 <_dtoa_r+0x8a8>)
  406ec6:	f7fb fc85 	bl	4027d4 <__aeabi_ddiv>
  406eca:	4632      	mov	r2, r6
  406ecc:	463b      	mov	r3, r7
  406ece:	f7fb f9a3 	bl	402218 <__aeabi_dsub>
  406ed2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406ed6:	4659      	mov	r1, fp
  406ed8:	4650      	mov	r0, sl
  406eda:	f003 f98f 	bl	40a1fc <__aeabi_d2iz>
  406ede:	4605      	mov	r5, r0
  406ee0:	f7fb fae8 	bl	4024b4 <__aeabi_i2d>
  406ee4:	4602      	mov	r2, r0
  406ee6:	460b      	mov	r3, r1
  406ee8:	4650      	mov	r0, sl
  406eea:	4659      	mov	r1, fp
  406eec:	f7fb f994 	bl	402218 <__aeabi_dsub>
  406ef0:	3530      	adds	r5, #48	; 0x30
  406ef2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406ef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406efc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406f00:	b2ed      	uxtb	r5, r5
  406f02:	7035      	strb	r5, [r6, #0]
  406f04:	f106 0b01 	add.w	fp, r6, #1
  406f08:	f003 f96e 	bl	40a1e8 <__aeabi_dcmpgt>
  406f0c:	2800      	cmp	r0, #0
  406f0e:	f040 82ab 	bne.w	407468 <_dtoa_r+0xdb0>
  406f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406f16:	2000      	movs	r0, #0
  406f18:	490f      	ldr	r1, [pc, #60]	; (406f58 <_dtoa_r+0x8a0>)
  406f1a:	f7fb f97d 	bl	402218 <__aeabi_dsub>
  406f1e:	4602      	mov	r2, r0
  406f20:	460b      	mov	r3, r1
  406f22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406f26:	f003 f95f 	bl	40a1e8 <__aeabi_dcmpgt>
  406f2a:	2800      	cmp	r0, #0
  406f2c:	f040 82a2 	bne.w	407474 <_dtoa_r+0xdbc>
  406f30:	f1b8 0f01 	cmp.w	r8, #1
  406f34:	f340 8181 	ble.w	40723a <_dtoa_r+0xb82>
  406f38:	44b0      	add	r8, r6
  406f3a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  406f3e:	46a2      	mov	sl, r4
  406f40:	46c1      	mov	r9, r8
  406f42:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  406f46:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  406f4a:	e019      	b.n	406f80 <_dtoa_r+0x8c8>
  406f4c:	fffffbee 	.word	0xfffffbee
  406f50:	0040aae0 	.word	0x0040aae0
  406f54:	0040aba8 	.word	0x0040aba8
  406f58:	3ff00000 	.word	0x3ff00000
  406f5c:	401c0000 	.word	0x401c0000
  406f60:	3fe00000 	.word	0x3fe00000
  406f64:	2000      	movs	r0, #0
  406f66:	49a8      	ldr	r1, [pc, #672]	; (407208 <_dtoa_r+0xb50>)
  406f68:	f7fb f956 	bl	402218 <__aeabi_dsub>
  406f6c:	4622      	mov	r2, r4
  406f6e:	462b      	mov	r3, r5
  406f70:	f003 f91c 	bl	40a1ac <__aeabi_dcmplt>
  406f74:	2800      	cmp	r0, #0
  406f76:	f040 827b 	bne.w	407470 <_dtoa_r+0xdb8>
  406f7a:	45cb      	cmp	fp, r9
  406f7c:	f000 815a 	beq.w	407234 <_dtoa_r+0xb7c>
  406f80:	4620      	mov	r0, r4
  406f82:	4629      	mov	r1, r5
  406f84:	2200      	movs	r2, #0
  406f86:	4ba1      	ldr	r3, [pc, #644]	; (40720c <_dtoa_r+0xb54>)
  406f88:	f7fb fafa 	bl	402580 <__aeabi_dmul>
  406f8c:	2200      	movs	r2, #0
  406f8e:	4b9f      	ldr	r3, [pc, #636]	; (40720c <_dtoa_r+0xb54>)
  406f90:	4604      	mov	r4, r0
  406f92:	460d      	mov	r5, r1
  406f94:	4630      	mov	r0, r6
  406f96:	4639      	mov	r1, r7
  406f98:	f7fb faf2 	bl	402580 <__aeabi_dmul>
  406f9c:	460f      	mov	r7, r1
  406f9e:	4606      	mov	r6, r0
  406fa0:	f003 f92c 	bl	40a1fc <__aeabi_d2iz>
  406fa4:	4680      	mov	r8, r0
  406fa6:	f7fb fa85 	bl	4024b4 <__aeabi_i2d>
  406faa:	4602      	mov	r2, r0
  406fac:	460b      	mov	r3, r1
  406fae:	4630      	mov	r0, r6
  406fb0:	4639      	mov	r1, r7
  406fb2:	f7fb f931 	bl	402218 <__aeabi_dsub>
  406fb6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406fba:	fa5f f888 	uxtb.w	r8, r8
  406fbe:	4622      	mov	r2, r4
  406fc0:	462b      	mov	r3, r5
  406fc2:	f80b 8b01 	strb.w	r8, [fp], #1
  406fc6:	4606      	mov	r6, r0
  406fc8:	460f      	mov	r7, r1
  406fca:	f003 f8ef 	bl	40a1ac <__aeabi_dcmplt>
  406fce:	4632      	mov	r2, r6
  406fd0:	463b      	mov	r3, r7
  406fd2:	2800      	cmp	r0, #0
  406fd4:	d0c6      	beq.n	406f64 <_dtoa_r+0x8ac>
  406fd6:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406fd8:	4654      	mov	r4, sl
  406fda:	9607      	str	r6, [sp, #28]
  406fdc:	e539      	b.n	406a52 <_dtoa_r+0x39a>
  406fde:	2600      	movs	r6, #0
  406fe0:	960b      	str	r6, [sp, #44]	; 0x2c
  406fe2:	9825      	ldr	r0, [sp, #148]	; 0x94
  406fe4:	2800      	cmp	r0, #0
  406fe6:	dd3c      	ble.n	407062 <_dtoa_r+0x9aa>
  406fe8:	4606      	mov	r6, r0
  406fea:	900f      	str	r0, [sp, #60]	; 0x3c
  406fec:	4681      	mov	r9, r0
  406fee:	e6ec      	b.n	406dca <_dtoa_r+0x712>
  406ff0:	2601      	movs	r6, #1
  406ff2:	960b      	str	r6, [sp, #44]	; 0x2c
  406ff4:	e7f5      	b.n	406fe2 <_dtoa_r+0x92a>
  406ff6:	f1b9 0f00 	cmp.w	r9, #0
  406ffa:	f73f ac7c 	bgt.w	4068f6 <_dtoa_r+0x23e>
  406ffe:	f040 80c6 	bne.w	40718e <_dtoa_r+0xad6>
  407002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407006:	2200      	movs	r2, #0
  407008:	4b81      	ldr	r3, [pc, #516]	; (407210 <_dtoa_r+0xb58>)
  40700a:	f7fb fab9 	bl	402580 <__aeabi_dmul>
  40700e:	4652      	mov	r2, sl
  407010:	465b      	mov	r3, fp
  407012:	f003 f8df 	bl	40a1d4 <__aeabi_dcmpge>
  407016:	46c8      	mov	r8, r9
  407018:	464e      	mov	r6, r9
  40701a:	2800      	cmp	r0, #0
  40701c:	d07c      	beq.n	407118 <_dtoa_r+0xa60>
  40701e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  407020:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407024:	43ed      	mvns	r5, r5
  407026:	9507      	str	r5, [sp, #28]
  407028:	4641      	mov	r1, r8
  40702a:	4620      	mov	r0, r4
  40702c:	f001 ff02 	bl	408e34 <_Bfree>
  407030:	2e00      	cmp	r6, #0
  407032:	f47f ae06 	bne.w	406c42 <_dtoa_r+0x58a>
  407036:	e50c      	b.n	406a52 <_dtoa_r+0x39a>
  407038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40703a:	4620      	mov	r0, r4
  40703c:	f002 f890 	bl	409160 <__pow5mult>
  407040:	900a      	str	r0, [sp, #40]	; 0x28
  407042:	e56a      	b.n	406b1a <_dtoa_r+0x462>
  407044:	9d16      	ldr	r5, [sp, #88]	; 0x58
  407046:	2d00      	cmp	r5, #0
  407048:	f000 81b8 	beq.w	4073bc <_dtoa_r+0xd04>
  40704c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407050:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407052:	9d08      	ldr	r5, [sp, #32]
  407054:	e527      	b.n	406aa6 <_dtoa_r+0x3ee>
  407056:	4601      	mov	r1, r0
  407058:	4620      	mov	r0, r4
  40705a:	f001 feeb 	bl	408e34 <_Bfree>
  40705e:	2201      	movs	r2, #1
  407060:	e67a      	b.n	406d58 <_dtoa_r+0x6a0>
  407062:	2601      	movs	r6, #1
  407064:	9625      	str	r6, [sp, #148]	; 0x94
  407066:	960f      	str	r6, [sp, #60]	; 0x3c
  407068:	46b1      	mov	r9, r6
  40706a:	2100      	movs	r1, #0
  40706c:	6461      	str	r1, [r4, #68]	; 0x44
  40706e:	e6bb      	b.n	406de8 <_dtoa_r+0x730>
  407070:	980a      	ldr	r0, [sp, #40]	; 0x28
  407072:	4641      	mov	r1, r8
  407074:	f002 f920 	bl	4092b8 <__mcmp>
  407078:	2800      	cmp	r0, #0
  40707a:	f6bf ad8f 	bge.w	406b9c <_dtoa_r+0x4e4>
  40707e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  407082:	990a      	ldr	r1, [sp, #40]	; 0x28
  407084:	f10e 3eff 	add.w	lr, lr, #4294967295
  407088:	4620      	mov	r0, r4
  40708a:	220a      	movs	r2, #10
  40708c:	2300      	movs	r3, #0
  40708e:	f8cd e01c 	str.w	lr, [sp, #28]
  407092:	f001 fed9 	bl	408e48 <__multadd>
  407096:	900a      	str	r0, [sp, #40]	; 0x28
  407098:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40709a:	2800      	cmp	r0, #0
  40709c:	f040 8209 	bne.w	4074b2 <_dtoa_r+0xdfa>
  4070a0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4070a4:	e57a      	b.n	406b9c <_dtoa_r+0x4e4>
  4070a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4070aa:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4070ae:	6918      	ldr	r0, [r3, #16]
  4070b0:	f001 ff60 	bl	408f74 <__hi0bits>
  4070b4:	f1c0 0020 	rsb	r0, r0, #32
  4070b8:	e547      	b.n	406b4a <_dtoa_r+0x492>
  4070ba:	9809      	ldr	r0, [sp, #36]	; 0x24
  4070bc:	f7ff bb2c 	b.w	406718 <_dtoa_r+0x60>
  4070c0:	f1ba 0f00 	cmp.w	sl, #0
  4070c4:	f47f ad3b 	bne.w	406b3e <_dtoa_r+0x486>
  4070c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4070cc:	2b00      	cmp	r3, #0
  4070ce:	f040 817c 	bne.w	4073ca <_dtoa_r+0xd12>
  4070d2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4070d6:	0d3f      	lsrs	r7, r7, #20
  4070d8:	053f      	lsls	r7, r7, #20
  4070da:	2f00      	cmp	r7, #0
  4070dc:	f43f ad30 	beq.w	406b40 <_dtoa_r+0x488>
  4070e0:	9a08      	ldr	r2, [sp, #32]
  4070e2:	9b06      	ldr	r3, [sp, #24]
  4070e4:	3201      	adds	r2, #1
  4070e6:	3301      	adds	r3, #1
  4070e8:	9208      	str	r2, [sp, #32]
  4070ea:	9306      	str	r3, [sp, #24]
  4070ec:	2701      	movs	r7, #1
  4070ee:	e527      	b.n	406b40 <_dtoa_r+0x488>
  4070f0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4070f2:	2902      	cmp	r1, #2
  4070f4:	f77f ad56 	ble.w	406ba4 <_dtoa_r+0x4ec>
  4070f8:	f1b9 0f00 	cmp.w	r9, #0
  4070fc:	d18f      	bne.n	40701e <_dtoa_r+0x966>
  4070fe:	4641      	mov	r1, r8
  407100:	464b      	mov	r3, r9
  407102:	2205      	movs	r2, #5
  407104:	4620      	mov	r0, r4
  407106:	f001 fe9f 	bl	408e48 <__multadd>
  40710a:	4680      	mov	r8, r0
  40710c:	4641      	mov	r1, r8
  40710e:	980a      	ldr	r0, [sp, #40]	; 0x28
  407110:	f002 f8d2 	bl	4092b8 <__mcmp>
  407114:	2800      	cmp	r0, #0
  407116:	dd82      	ble.n	40701e <_dtoa_r+0x966>
  407118:	9d07      	ldr	r5, [sp, #28]
  40711a:	2331      	movs	r3, #49	; 0x31
  40711c:	3501      	adds	r5, #1
  40711e:	9507      	str	r5, [sp, #28]
  407120:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407122:	702b      	strb	r3, [r5, #0]
  407124:	f105 0b01 	add.w	fp, r5, #1
  407128:	e77e      	b.n	407028 <_dtoa_r+0x970>
  40712a:	9807      	ldr	r0, [sp, #28]
  40712c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40712e:	2331      	movs	r3, #49	; 0x31
  407130:	3001      	adds	r0, #1
  407132:	9007      	str	r0, [sp, #28]
  407134:	700b      	strb	r3, [r1, #0]
  407136:	e576      	b.n	406c26 <_dtoa_r+0x56e>
  407138:	46a3      	mov	fp, r4
  40713a:	9c03      	ldr	r4, [sp, #12]
  40713c:	e489      	b.n	406a52 <_dtoa_r+0x39a>
  40713e:	4640      	mov	r0, r8
  407140:	f7fb f9b8 	bl	4024b4 <__aeabi_i2d>
  407144:	4602      	mov	r2, r0
  407146:	460b      	mov	r3, r1
  407148:	4650      	mov	r0, sl
  40714a:	4659      	mov	r1, fp
  40714c:	f7fb fa18 	bl	402580 <__aeabi_dmul>
  407150:	2200      	movs	r2, #0
  407152:	4b30      	ldr	r3, [pc, #192]	; (407214 <_dtoa_r+0xb5c>)
  407154:	f7fb f862 	bl	40221c <__adddf3>
  407158:	4606      	mov	r6, r0
  40715a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40715e:	4650      	mov	r0, sl
  407160:	4659      	mov	r1, fp
  407162:	2200      	movs	r2, #0
  407164:	4b2a      	ldr	r3, [pc, #168]	; (407210 <_dtoa_r+0xb58>)
  407166:	f7fb f857 	bl	402218 <__aeabi_dsub>
  40716a:	4632      	mov	r2, r6
  40716c:	463b      	mov	r3, r7
  40716e:	4682      	mov	sl, r0
  407170:	468b      	mov	fp, r1
  407172:	f003 f839 	bl	40a1e8 <__aeabi_dcmpgt>
  407176:	2800      	cmp	r0, #0
  407178:	f040 80bd 	bne.w	4072f6 <_dtoa_r+0xc3e>
  40717c:	4632      	mov	r2, r6
  40717e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  407182:	4650      	mov	r0, sl
  407184:	4659      	mov	r1, fp
  407186:	f003 f811 	bl	40a1ac <__aeabi_dcmplt>
  40718a:	2800      	cmp	r0, #0
  40718c:	d055      	beq.n	40723a <_dtoa_r+0xb82>
  40718e:	f04f 0800 	mov.w	r8, #0
  407192:	4646      	mov	r6, r8
  407194:	e743      	b.n	40701e <_dtoa_r+0x966>
  407196:	990a      	ldr	r1, [sp, #40]	; 0x28
  407198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40719a:	4620      	mov	r0, r4
  40719c:	f001 ffe0 	bl	409160 <__pow5mult>
  4071a0:	900a      	str	r0, [sp, #40]	; 0x28
  4071a2:	e4ba      	b.n	406b1a <_dtoa_r+0x462>
  4071a4:	2601      	movs	r6, #1
  4071a6:	960b      	str	r6, [sp, #44]	; 0x2c
  4071a8:	e602      	b.n	406db0 <_dtoa_r+0x6f8>
  4071aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4071ac:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4071ae:	1b7b      	subs	r3, r7, r5
  4071b0:	441e      	add	r6, r3
  4071b2:	970c      	str	r7, [sp, #48]	; 0x30
  4071b4:	960d      	str	r6, [sp, #52]	; 0x34
  4071b6:	2700      	movs	r7, #0
  4071b8:	e46f      	b.n	406a9a <_dtoa_r+0x3e2>
  4071ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4071be:	f04f 0802 	mov.w	r8, #2
  4071c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4071c6:	e638      	b.n	406e3a <_dtoa_r+0x782>
  4071c8:	2a00      	cmp	r2, #0
  4071ca:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4071ce:	46d9      	mov	r9, fp
  4071d0:	dd11      	ble.n	4071f6 <_dtoa_r+0xb3e>
  4071d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4071d4:	2201      	movs	r2, #1
  4071d6:	4620      	mov	r0, r4
  4071d8:	f002 f810 	bl	4091fc <__lshift>
  4071dc:	4641      	mov	r1, r8
  4071de:	900a      	str	r0, [sp, #40]	; 0x28
  4071e0:	f002 f86a 	bl	4092b8 <__mcmp>
  4071e4:	2800      	cmp	r0, #0
  4071e6:	f340 815d 	ble.w	4074a4 <_dtoa_r+0xdec>
  4071ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4071ee:	f000 811b 	beq.w	407428 <_dtoa_r+0xd70>
  4071f2:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  4071f6:	9b06      	ldr	r3, [sp, #24]
  4071f8:	4635      	mov	r5, r6
  4071fa:	f883 a000 	strb.w	sl, [r3]
  4071fe:	f103 0b01 	add.w	fp, r3, #1
  407202:	463e      	mov	r6, r7
  407204:	e50f      	b.n	406c26 <_dtoa_r+0x56e>
  407206:	bf00      	nop
  407208:	3ff00000 	.word	0x3ff00000
  40720c:	40240000 	.word	0x40240000
  407210:	40140000 	.word	0x40140000
  407214:	401c0000 	.word	0x401c0000
  407218:	d103      	bne.n	407222 <_dtoa_r+0xb6a>
  40721a:	f01a 0f01 	tst.w	sl, #1
  40721e:	f47f acf2 	bne.w	406c06 <_dtoa_r+0x54e>
  407222:	465b      	mov	r3, fp
  407224:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407228:	469b      	mov	fp, r3
  40722a:	2a30      	cmp	r2, #48	; 0x30
  40722c:	f103 33ff 	add.w	r3, r3, #4294967295
  407230:	d0f8      	beq.n	407224 <_dtoa_r+0xb6c>
  407232:	e4f8      	b.n	406c26 <_dtoa_r+0x56e>
  407234:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  407238:	4654      	mov	r4, sl
  40723a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40723e:	f7ff bb47 	b.w	4068d0 <_dtoa_r+0x218>
  407242:	9e07      	ldr	r6, [sp, #28]
  407244:	4275      	negs	r5, r6
  407246:	2d00      	cmp	r5, #0
  407248:	f000 80c2 	beq.w	4073d0 <_dtoa_r+0xd18>
  40724c:	4ba3      	ldr	r3, [pc, #652]	; (4074dc <_dtoa_r+0xe24>)
  40724e:	f005 020f 	and.w	r2, r5, #15
  407252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407256:	e9d3 2300 	ldrd	r2, r3, [r3]
  40725a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40725e:	f7fb f98f 	bl	402580 <__aeabi_dmul>
  407262:	112d      	asrs	r5, r5, #4
  407264:	4682      	mov	sl, r0
  407266:	468b      	mov	fp, r1
  407268:	f000 812e 	beq.w	4074c8 <_dtoa_r+0xe10>
  40726c:	4e9c      	ldr	r6, [pc, #624]	; (4074e0 <_dtoa_r+0xe28>)
  40726e:	f04f 0802 	mov.w	r8, #2
  407272:	07ea      	lsls	r2, r5, #31
  407274:	d505      	bpl.n	407282 <_dtoa_r+0xbca>
  407276:	e9d6 2300 	ldrd	r2, r3, [r6]
  40727a:	f108 0801 	add.w	r8, r8, #1
  40727e:	f7fb f97f 	bl	402580 <__aeabi_dmul>
  407282:	106d      	asrs	r5, r5, #1
  407284:	f106 0608 	add.w	r6, r6, #8
  407288:	d1f3      	bne.n	407272 <_dtoa_r+0xbba>
  40728a:	4682      	mov	sl, r0
  40728c:	468b      	mov	fp, r1
  40728e:	e5ef      	b.n	406e70 <_dtoa_r+0x7b8>
  407290:	9e07      	ldr	r6, [sp, #28]
  407292:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407294:	2230      	movs	r2, #48	; 0x30
  407296:	702a      	strb	r2, [r5, #0]
  407298:	3601      	adds	r6, #1
  40729a:	2231      	movs	r2, #49	; 0x31
  40729c:	9607      	str	r6, [sp, #28]
  40729e:	701a      	strb	r2, [r3, #0]
  4072a0:	f7ff bbd7 	b.w	406a52 <_dtoa_r+0x39a>
  4072a4:	6871      	ldr	r1, [r6, #4]
  4072a6:	4620      	mov	r0, r4
  4072a8:	f001 fd9e 	bl	408de8 <_Balloc>
  4072ac:	6933      	ldr	r3, [r6, #16]
  4072ae:	4605      	mov	r5, r0
  4072b0:	1c9a      	adds	r2, r3, #2
  4072b2:	0092      	lsls	r2, r2, #2
  4072b4:	f106 010c 	add.w	r1, r6, #12
  4072b8:	300c      	adds	r0, #12
  4072ba:	f001 fcb5 	bl	408c28 <memcpy>
  4072be:	4620      	mov	r0, r4
  4072c0:	4629      	mov	r1, r5
  4072c2:	2201      	movs	r2, #1
  4072c4:	f001 ff9a 	bl	4091fc <__lshift>
  4072c8:	4607      	mov	r7, r0
  4072ca:	e503      	b.n	406cd4 <_dtoa_r+0x61c>
  4072cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4072d0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4072d4:	f000 80a8 	beq.w	407428 <_dtoa_r+0xd70>
  4072d8:	9d06      	ldr	r5, [sp, #24]
  4072da:	f10a 0301 	add.w	r3, sl, #1
  4072de:	702b      	strb	r3, [r5, #0]
  4072e0:	4635      	mov	r5, r6
  4072e2:	9e06      	ldr	r6, [sp, #24]
  4072e4:	f106 0b01 	add.w	fp, r6, #1
  4072e8:	463e      	mov	r6, r7
  4072ea:	e49c      	b.n	406c26 <_dtoa_r+0x56e>
  4072ec:	4635      	mov	r5, r6
  4072ee:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4072f2:	463e      	mov	r6, r7
  4072f4:	e47b      	b.n	406bee <_dtoa_r+0x536>
  4072f6:	f04f 0800 	mov.w	r8, #0
  4072fa:	4646      	mov	r6, r8
  4072fc:	e70c      	b.n	407118 <_dtoa_r+0xa60>
  4072fe:	4977      	ldr	r1, [pc, #476]	; (4074dc <_dtoa_r+0xe24>)
  407300:	f108 35ff 	add.w	r5, r8, #4294967295
  407304:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  407308:	4632      	mov	r2, r6
  40730a:	463b      	mov	r3, r7
  40730c:	e9d1 0100 	ldrd	r0, r1, [r1]
  407310:	9510      	str	r5, [sp, #64]	; 0x40
  407312:	f7fb f935 	bl	402580 <__aeabi_dmul>
  407316:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40731a:	4659      	mov	r1, fp
  40731c:	4650      	mov	r0, sl
  40731e:	f002 ff6d 	bl	40a1fc <__aeabi_d2iz>
  407322:	4605      	mov	r5, r0
  407324:	f7fb f8c6 	bl	4024b4 <__aeabi_i2d>
  407328:	4602      	mov	r2, r0
  40732a:	460b      	mov	r3, r1
  40732c:	4650      	mov	r0, sl
  40732e:	4659      	mov	r1, fp
  407330:	f7fa ff72 	bl	402218 <__aeabi_dsub>
  407334:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  407338:	3530      	adds	r5, #48	; 0x30
  40733a:	f1b8 0f01 	cmp.w	r8, #1
  40733e:	4606      	mov	r6, r0
  407340:	460f      	mov	r7, r1
  407342:	f88e 5000 	strb.w	r5, [lr]
  407346:	f10e 0b01 	add.w	fp, lr, #1
  40734a:	d01e      	beq.n	40738a <_dtoa_r+0xcd2>
  40734c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40734e:	1e6b      	subs	r3, r5, #1
  407350:	eb03 0a08 	add.w	sl, r3, r8
  407354:	2200      	movs	r2, #0
  407356:	4b63      	ldr	r3, [pc, #396]	; (4074e4 <_dtoa_r+0xe2c>)
  407358:	f7fb f912 	bl	402580 <__aeabi_dmul>
  40735c:	460f      	mov	r7, r1
  40735e:	4606      	mov	r6, r0
  407360:	f002 ff4c 	bl	40a1fc <__aeabi_d2iz>
  407364:	4680      	mov	r8, r0
  407366:	f7fb f8a5 	bl	4024b4 <__aeabi_i2d>
  40736a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40736e:	4602      	mov	r2, r0
  407370:	460b      	mov	r3, r1
  407372:	4630      	mov	r0, r6
  407374:	4639      	mov	r1, r7
  407376:	f7fa ff4f 	bl	402218 <__aeabi_dsub>
  40737a:	f805 8f01 	strb.w	r8, [r5, #1]!
  40737e:	4555      	cmp	r5, sl
  407380:	d1e8      	bne.n	407354 <_dtoa_r+0xc9c>
  407382:	9d10      	ldr	r5, [sp, #64]	; 0x40
  407384:	4606      	mov	r6, r0
  407386:	460f      	mov	r7, r1
  407388:	44ab      	add	fp, r5
  40738a:	2200      	movs	r2, #0
  40738c:	4b56      	ldr	r3, [pc, #344]	; (4074e8 <_dtoa_r+0xe30>)
  40738e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  407392:	f7fa ff43 	bl	40221c <__adddf3>
  407396:	4632      	mov	r2, r6
  407398:	463b      	mov	r3, r7
  40739a:	f002 ff07 	bl	40a1ac <__aeabi_dcmplt>
  40739e:	2800      	cmp	r0, #0
  4073a0:	d04d      	beq.n	40743e <_dtoa_r+0xd86>
  4073a2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4073a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4073a6:	9607      	str	r6, [sp, #28]
  4073a8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4073ac:	f7ff bb4a 	b.w	406a44 <_dtoa_r+0x38c>
  4073b0:	9e08      	ldr	r6, [sp, #32]
  4073b2:	2300      	movs	r3, #0
  4073b4:	ebc9 0506 	rsb	r5, r9, r6
  4073b8:	f7ff bb75 	b.w	406aa6 <_dtoa_r+0x3ee>
  4073bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4073be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4073c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4073c4:	9d08      	ldr	r5, [sp, #32]
  4073c6:	f7ff bb6e 	b.w	406aa6 <_dtoa_r+0x3ee>
  4073ca:	4657      	mov	r7, sl
  4073cc:	f7ff bbb8 	b.w	406b40 <_dtoa_r+0x488>
  4073d0:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4073d4:	f04f 0802 	mov.w	r8, #2
  4073d8:	e54a      	b.n	406e70 <_dtoa_r+0x7b8>
  4073da:	f1b9 0f00 	cmp.w	r9, #0
  4073de:	f43f aeae 	beq.w	40713e <_dtoa_r+0xa86>
  4073e2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4073e4:	2e00      	cmp	r6, #0
  4073e6:	f77f af28 	ble.w	40723a <_dtoa_r+0xb82>
  4073ea:	2200      	movs	r2, #0
  4073ec:	4b3d      	ldr	r3, [pc, #244]	; (4074e4 <_dtoa_r+0xe2c>)
  4073ee:	4650      	mov	r0, sl
  4073f0:	4659      	mov	r1, fp
  4073f2:	f7fb f8c5 	bl	402580 <__aeabi_dmul>
  4073f6:	4682      	mov	sl, r0
  4073f8:	f108 0001 	add.w	r0, r8, #1
  4073fc:	468b      	mov	fp, r1
  4073fe:	f7fb f859 	bl	4024b4 <__aeabi_i2d>
  407402:	4602      	mov	r2, r0
  407404:	460b      	mov	r3, r1
  407406:	4650      	mov	r0, sl
  407408:	4659      	mov	r1, fp
  40740a:	f7fb f8b9 	bl	402580 <__aeabi_dmul>
  40740e:	2200      	movs	r2, #0
  407410:	4b36      	ldr	r3, [pc, #216]	; (4074ec <_dtoa_r+0xe34>)
  407412:	f7fa ff03 	bl	40221c <__adddf3>
  407416:	9d07      	ldr	r5, [sp, #28]
  407418:	4606      	mov	r6, r0
  40741a:	3d01      	subs	r5, #1
  40741c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407420:	9517      	str	r5, [sp, #92]	; 0x5c
  407422:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  407426:	e543      	b.n	406eb0 <_dtoa_r+0x7f8>
  407428:	4635      	mov	r5, r6
  40742a:	9b06      	ldr	r3, [sp, #24]
  40742c:	9e06      	ldr	r6, [sp, #24]
  40742e:	2239      	movs	r2, #57	; 0x39
  407430:	7032      	strb	r2, [r6, #0]
  407432:	f103 0b01 	add.w	fp, r3, #1
  407436:	463e      	mov	r6, r7
  407438:	9909      	ldr	r1, [sp, #36]	; 0x24
  40743a:	f7ff bbee 	b.w	406c1a <_dtoa_r+0x562>
  40743e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  407442:	2000      	movs	r0, #0
  407444:	4928      	ldr	r1, [pc, #160]	; (4074e8 <_dtoa_r+0xe30>)
  407446:	f7fa fee7 	bl	402218 <__aeabi_dsub>
  40744a:	4632      	mov	r2, r6
  40744c:	463b      	mov	r3, r7
  40744e:	f002 fecb 	bl	40a1e8 <__aeabi_dcmpgt>
  407452:	2800      	cmp	r0, #0
  407454:	f43f aef1 	beq.w	40723a <_dtoa_r+0xb82>
  407458:	465b      	mov	r3, fp
  40745a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40745e:	469b      	mov	fp, r3
  407460:	2a30      	cmp	r2, #48	; 0x30
  407462:	f103 33ff 	add.w	r3, r3, #4294967295
  407466:	d0f8      	beq.n	40745a <_dtoa_r+0xda2>
  407468:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40746a:	9507      	str	r5, [sp, #28]
  40746c:	f7ff baf1 	b.w	406a52 <_dtoa_r+0x39a>
  407470:	4645      	mov	r5, r8
  407472:	4654      	mov	r4, sl
  407474:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  407476:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407478:	9607      	str	r6, [sp, #28]
  40747a:	f7ff bae3 	b.w	406a44 <_dtoa_r+0x38c>
  40747e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  407482:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  407486:	d0cf      	beq.n	407428 <_dtoa_r+0xd70>
  407488:	9b03      	ldr	r3, [sp, #12]
  40748a:	4635      	mov	r5, r6
  40748c:	2b00      	cmp	r3, #0
  40748e:	9e06      	ldr	r6, [sp, #24]
  407490:	bfc8      	it	gt
  407492:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  407496:	f886 a000 	strb.w	sl, [r6]
  40749a:	f106 0b01 	add.w	fp, r6, #1
  40749e:	463e      	mov	r6, r7
  4074a0:	f7ff bbc1 	b.w	406c26 <_dtoa_r+0x56e>
  4074a4:	f47f aea7 	bne.w	4071f6 <_dtoa_r+0xb3e>
  4074a8:	f01a 0f01 	tst.w	sl, #1
  4074ac:	f43f aea3 	beq.w	4071f6 <_dtoa_r+0xb3e>
  4074b0:	e69b      	b.n	4071ea <_dtoa_r+0xb32>
  4074b2:	4631      	mov	r1, r6
  4074b4:	4620      	mov	r0, r4
  4074b6:	220a      	movs	r2, #10
  4074b8:	2300      	movs	r3, #0
  4074ba:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4074be:	f001 fcc3 	bl	408e48 <__multadd>
  4074c2:	4606      	mov	r6, r0
  4074c4:	f7ff bb6a 	b.w	406b9c <_dtoa_r+0x4e4>
  4074c8:	f04f 0802 	mov.w	r8, #2
  4074cc:	e4d0      	b.n	406e70 <_dtoa_r+0x7b8>
  4074ce:	f43f ab50 	beq.w	406b72 <_dtoa_r+0x4ba>
  4074d2:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  4074d6:	f7ff bbe0 	b.w	406c9a <_dtoa_r+0x5e2>
  4074da:	bf00      	nop
  4074dc:	0040aae0 	.word	0x0040aae0
  4074e0:	0040aba8 	.word	0x0040aba8
  4074e4:	40240000 	.word	0x40240000
  4074e8:	3fe00000 	.word	0x3fe00000
  4074ec:	401c0000 	.word	0x401c0000

004074f0 <__sflush_r>:
  4074f0:	898b      	ldrh	r3, [r1, #12]
  4074f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074f6:	b29a      	uxth	r2, r3
  4074f8:	460d      	mov	r5, r1
  4074fa:	0711      	lsls	r1, r2, #28
  4074fc:	4680      	mov	r8, r0
  4074fe:	d43c      	bmi.n	40757a <__sflush_r+0x8a>
  407500:	686a      	ldr	r2, [r5, #4]
  407502:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407506:	2a00      	cmp	r2, #0
  407508:	81ab      	strh	r3, [r5, #12]
  40750a:	dd59      	ble.n	4075c0 <__sflush_r+0xd0>
  40750c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40750e:	2c00      	cmp	r4, #0
  407510:	d04b      	beq.n	4075aa <__sflush_r+0xba>
  407512:	b29b      	uxth	r3, r3
  407514:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407518:	2100      	movs	r1, #0
  40751a:	b292      	uxth	r2, r2
  40751c:	f8d8 6000 	ldr.w	r6, [r8]
  407520:	f8c8 1000 	str.w	r1, [r8]
  407524:	2a00      	cmp	r2, #0
  407526:	d04f      	beq.n	4075c8 <__sflush_r+0xd8>
  407528:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40752a:	075f      	lsls	r7, r3, #29
  40752c:	d505      	bpl.n	40753a <__sflush_r+0x4a>
  40752e:	6869      	ldr	r1, [r5, #4]
  407530:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407532:	1a52      	subs	r2, r2, r1
  407534:	b10b      	cbz	r3, 40753a <__sflush_r+0x4a>
  407536:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407538:	1ad2      	subs	r2, r2, r3
  40753a:	4640      	mov	r0, r8
  40753c:	69e9      	ldr	r1, [r5, #28]
  40753e:	2300      	movs	r3, #0
  407540:	47a0      	blx	r4
  407542:	1c44      	adds	r4, r0, #1
  407544:	d04a      	beq.n	4075dc <__sflush_r+0xec>
  407546:	89ab      	ldrh	r3, [r5, #12]
  407548:	692a      	ldr	r2, [r5, #16]
  40754a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40754e:	b29b      	uxth	r3, r3
  407550:	2100      	movs	r1, #0
  407552:	602a      	str	r2, [r5, #0]
  407554:	04da      	lsls	r2, r3, #19
  407556:	81ab      	strh	r3, [r5, #12]
  407558:	6069      	str	r1, [r5, #4]
  40755a:	d44c      	bmi.n	4075f6 <__sflush_r+0x106>
  40755c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40755e:	f8c8 6000 	str.w	r6, [r8]
  407562:	b311      	cbz	r1, 4075aa <__sflush_r+0xba>
  407564:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407568:	4299      	cmp	r1, r3
  40756a:	d002      	beq.n	407572 <__sflush_r+0x82>
  40756c:	4640      	mov	r0, r8
  40756e:	f000 f9c3 	bl	4078f8 <_free_r>
  407572:	2000      	movs	r0, #0
  407574:	6328      	str	r0, [r5, #48]	; 0x30
  407576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40757a:	692e      	ldr	r6, [r5, #16]
  40757c:	b1ae      	cbz	r6, 4075aa <__sflush_r+0xba>
  40757e:	0791      	lsls	r1, r2, #30
  407580:	682c      	ldr	r4, [r5, #0]
  407582:	bf0c      	ite	eq
  407584:	696b      	ldreq	r3, [r5, #20]
  407586:	2300      	movne	r3, #0
  407588:	602e      	str	r6, [r5, #0]
  40758a:	1ba4      	subs	r4, r4, r6
  40758c:	60ab      	str	r3, [r5, #8]
  40758e:	e00a      	b.n	4075a6 <__sflush_r+0xb6>
  407590:	4632      	mov	r2, r6
  407592:	4623      	mov	r3, r4
  407594:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407596:	4640      	mov	r0, r8
  407598:	69e9      	ldr	r1, [r5, #28]
  40759a:	47b8      	blx	r7
  40759c:	2800      	cmp	r0, #0
  40759e:	ebc0 0404 	rsb	r4, r0, r4
  4075a2:	4406      	add	r6, r0
  4075a4:	dd04      	ble.n	4075b0 <__sflush_r+0xc0>
  4075a6:	2c00      	cmp	r4, #0
  4075a8:	dcf2      	bgt.n	407590 <__sflush_r+0xa0>
  4075aa:	2000      	movs	r0, #0
  4075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075b0:	89ab      	ldrh	r3, [r5, #12]
  4075b2:	f04f 30ff 	mov.w	r0, #4294967295
  4075b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4075ba:	81ab      	strh	r3, [r5, #12]
  4075bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075c0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4075c2:	2a00      	cmp	r2, #0
  4075c4:	dca2      	bgt.n	40750c <__sflush_r+0x1c>
  4075c6:	e7f0      	b.n	4075aa <__sflush_r+0xba>
  4075c8:	2301      	movs	r3, #1
  4075ca:	4640      	mov	r0, r8
  4075cc:	69e9      	ldr	r1, [r5, #28]
  4075ce:	47a0      	blx	r4
  4075d0:	1c43      	adds	r3, r0, #1
  4075d2:	4602      	mov	r2, r0
  4075d4:	d01e      	beq.n	407614 <__sflush_r+0x124>
  4075d6:	89ab      	ldrh	r3, [r5, #12]
  4075d8:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4075da:	e7a6      	b.n	40752a <__sflush_r+0x3a>
  4075dc:	f8d8 3000 	ldr.w	r3, [r8]
  4075e0:	b95b      	cbnz	r3, 4075fa <__sflush_r+0x10a>
  4075e2:	89aa      	ldrh	r2, [r5, #12]
  4075e4:	6929      	ldr	r1, [r5, #16]
  4075e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4075ea:	b292      	uxth	r2, r2
  4075ec:	606b      	str	r3, [r5, #4]
  4075ee:	04d3      	lsls	r3, r2, #19
  4075f0:	81aa      	strh	r2, [r5, #12]
  4075f2:	6029      	str	r1, [r5, #0]
  4075f4:	d5b2      	bpl.n	40755c <__sflush_r+0x6c>
  4075f6:	6528      	str	r0, [r5, #80]	; 0x50
  4075f8:	e7b0      	b.n	40755c <__sflush_r+0x6c>
  4075fa:	2b1d      	cmp	r3, #29
  4075fc:	d001      	beq.n	407602 <__sflush_r+0x112>
  4075fe:	2b16      	cmp	r3, #22
  407600:	d113      	bne.n	40762a <__sflush_r+0x13a>
  407602:	89a9      	ldrh	r1, [r5, #12]
  407604:	692b      	ldr	r3, [r5, #16]
  407606:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40760a:	2200      	movs	r2, #0
  40760c:	81a9      	strh	r1, [r5, #12]
  40760e:	602b      	str	r3, [r5, #0]
  407610:	606a      	str	r2, [r5, #4]
  407612:	e7a3      	b.n	40755c <__sflush_r+0x6c>
  407614:	f8d8 3000 	ldr.w	r3, [r8]
  407618:	2b00      	cmp	r3, #0
  40761a:	d0dc      	beq.n	4075d6 <__sflush_r+0xe6>
  40761c:	2b1d      	cmp	r3, #29
  40761e:	d001      	beq.n	407624 <__sflush_r+0x134>
  407620:	2b16      	cmp	r3, #22
  407622:	d1c5      	bne.n	4075b0 <__sflush_r+0xc0>
  407624:	f8c8 6000 	str.w	r6, [r8]
  407628:	e7bf      	b.n	4075aa <__sflush_r+0xba>
  40762a:	89ab      	ldrh	r3, [r5, #12]
  40762c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407630:	81ab      	strh	r3, [r5, #12]
  407632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407636:	bf00      	nop

00407638 <_fflush_r>:
  407638:	b510      	push	{r4, lr}
  40763a:	4604      	mov	r4, r0
  40763c:	b082      	sub	sp, #8
  40763e:	b108      	cbz	r0, 407644 <_fflush_r+0xc>
  407640:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407642:	b153      	cbz	r3, 40765a <_fflush_r+0x22>
  407644:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407648:	b908      	cbnz	r0, 40764e <_fflush_r+0x16>
  40764a:	b002      	add	sp, #8
  40764c:	bd10      	pop	{r4, pc}
  40764e:	4620      	mov	r0, r4
  407650:	b002      	add	sp, #8
  407652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407656:	f7ff bf4b 	b.w	4074f0 <__sflush_r>
  40765a:	9101      	str	r1, [sp, #4]
  40765c:	f000 f808 	bl	407670 <__sinit>
  407660:	9901      	ldr	r1, [sp, #4]
  407662:	e7ef      	b.n	407644 <_fflush_r+0xc>

00407664 <_cleanup_r>:
  407664:	4901      	ldr	r1, [pc, #4]	; (40766c <_cleanup_r+0x8>)
  407666:	f000 bb9f 	b.w	407da8 <_fwalk>
  40766a:	bf00      	nop
  40766c:	0040a041 	.word	0x0040a041

00407670 <__sinit>:
  407670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407674:	6b84      	ldr	r4, [r0, #56]	; 0x38
  407676:	b083      	sub	sp, #12
  407678:	4607      	mov	r7, r0
  40767a:	2c00      	cmp	r4, #0
  40767c:	d165      	bne.n	40774a <__sinit+0xda>
  40767e:	687d      	ldr	r5, [r7, #4]
  407680:	4833      	ldr	r0, [pc, #204]	; (407750 <__sinit+0xe0>)
  407682:	2304      	movs	r3, #4
  407684:	2103      	movs	r1, #3
  407686:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40768a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40768c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  407690:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  407694:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  407698:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40769c:	81ab      	strh	r3, [r5, #12]
  40769e:	602c      	str	r4, [r5, #0]
  4076a0:	606c      	str	r4, [r5, #4]
  4076a2:	60ac      	str	r4, [r5, #8]
  4076a4:	666c      	str	r4, [r5, #100]	; 0x64
  4076a6:	81ec      	strh	r4, [r5, #14]
  4076a8:	612c      	str	r4, [r5, #16]
  4076aa:	616c      	str	r4, [r5, #20]
  4076ac:	61ac      	str	r4, [r5, #24]
  4076ae:	4621      	mov	r1, r4
  4076b0:	2208      	movs	r2, #8
  4076b2:	f7fb fd01 	bl	4030b8 <memset>
  4076b6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 407754 <__sinit+0xe4>
  4076ba:	68be      	ldr	r6, [r7, #8]
  4076bc:	f8df a098 	ldr.w	sl, [pc, #152]	; 407758 <__sinit+0xe8>
  4076c0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40775c <__sinit+0xec>
  4076c4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407760 <__sinit+0xf0>
  4076c8:	2301      	movs	r3, #1
  4076ca:	2209      	movs	r2, #9
  4076cc:	61ed      	str	r5, [r5, #28]
  4076ce:	f8c5 b020 	str.w	fp, [r5, #32]
  4076d2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4076d6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4076da:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4076de:	4621      	mov	r1, r4
  4076e0:	81f3      	strh	r3, [r6, #14]
  4076e2:	81b2      	strh	r2, [r6, #12]
  4076e4:	6034      	str	r4, [r6, #0]
  4076e6:	6074      	str	r4, [r6, #4]
  4076e8:	60b4      	str	r4, [r6, #8]
  4076ea:	6674      	str	r4, [r6, #100]	; 0x64
  4076ec:	6134      	str	r4, [r6, #16]
  4076ee:	6174      	str	r4, [r6, #20]
  4076f0:	61b4      	str	r4, [r6, #24]
  4076f2:	2208      	movs	r2, #8
  4076f4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4076f8:	9301      	str	r3, [sp, #4]
  4076fa:	f7fb fcdd 	bl	4030b8 <memset>
  4076fe:	68fd      	ldr	r5, [r7, #12]
  407700:	2012      	movs	r0, #18
  407702:	2202      	movs	r2, #2
  407704:	61f6      	str	r6, [r6, #28]
  407706:	f8c6 b020 	str.w	fp, [r6, #32]
  40770a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40770e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407712:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407716:	4621      	mov	r1, r4
  407718:	81a8      	strh	r0, [r5, #12]
  40771a:	81ea      	strh	r2, [r5, #14]
  40771c:	602c      	str	r4, [r5, #0]
  40771e:	606c      	str	r4, [r5, #4]
  407720:	60ac      	str	r4, [r5, #8]
  407722:	666c      	str	r4, [r5, #100]	; 0x64
  407724:	612c      	str	r4, [r5, #16]
  407726:	616c      	str	r4, [r5, #20]
  407728:	61ac      	str	r4, [r5, #24]
  40772a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40772e:	2208      	movs	r2, #8
  407730:	f7fb fcc2 	bl	4030b8 <memset>
  407734:	9b01      	ldr	r3, [sp, #4]
  407736:	61ed      	str	r5, [r5, #28]
  407738:	f8c5 b020 	str.w	fp, [r5, #32]
  40773c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407740:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407744:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407748:	63bb      	str	r3, [r7, #56]	; 0x38
  40774a:	b003      	add	sp, #12
  40774c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407750:	00407665 	.word	0x00407665
  407754:	00409ac1 	.word	0x00409ac1
  407758:	00409ae5 	.word	0x00409ae5
  40775c:	00409b1d 	.word	0x00409b1d
  407760:	00409b3d 	.word	0x00409b3d

00407764 <__sfp_lock_acquire>:
  407764:	4770      	bx	lr
  407766:	bf00      	nop

00407768 <__sfp_lock_release>:
  407768:	4770      	bx	lr
  40776a:	bf00      	nop

0040776c <__libc_fini_array>:
  40776c:	b538      	push	{r3, r4, r5, lr}
  40776e:	4d09      	ldr	r5, [pc, #36]	; (407794 <__libc_fini_array+0x28>)
  407770:	4c09      	ldr	r4, [pc, #36]	; (407798 <__libc_fini_array+0x2c>)
  407772:	1b64      	subs	r4, r4, r5
  407774:	10a4      	asrs	r4, r4, #2
  407776:	bf18      	it	ne
  407778:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40777c:	d005      	beq.n	40778a <__libc_fini_array+0x1e>
  40777e:	3c01      	subs	r4, #1
  407780:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407784:	4798      	blx	r3
  407786:	2c00      	cmp	r4, #0
  407788:	d1f9      	bne.n	40777e <__libc_fini_array+0x12>
  40778a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40778e:	f003 ba2f 	b.w	40abf0 <_fini>
  407792:	bf00      	nop
  407794:	0040abfc 	.word	0x0040abfc
  407798:	0040ac00 	.word	0x0040ac00

0040779c <_fputwc_r>:
  40779c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077a0:	8993      	ldrh	r3, [r2, #12]
  4077a2:	460f      	mov	r7, r1
  4077a4:	0499      	lsls	r1, r3, #18
  4077a6:	b082      	sub	sp, #8
  4077a8:	4614      	mov	r4, r2
  4077aa:	4680      	mov	r8, r0
  4077ac:	d406      	bmi.n	4077bc <_fputwc_r+0x20>
  4077ae:	6e52      	ldr	r2, [r2, #100]	; 0x64
  4077b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4077b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4077b8:	81a3      	strh	r3, [r4, #12]
  4077ba:	6662      	str	r2, [r4, #100]	; 0x64
  4077bc:	f000 fecc 	bl	408558 <__locale_mb_cur_max>
  4077c0:	2801      	cmp	r0, #1
  4077c2:	d03e      	beq.n	407842 <_fputwc_r+0xa6>
  4077c4:	463a      	mov	r2, r7
  4077c6:	4640      	mov	r0, r8
  4077c8:	a901      	add	r1, sp, #4
  4077ca:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4077ce:	f002 fb17 	bl	409e00 <_wcrtomb_r>
  4077d2:	1c42      	adds	r2, r0, #1
  4077d4:	4606      	mov	r6, r0
  4077d6:	d02d      	beq.n	407834 <_fputwc_r+0x98>
  4077d8:	2800      	cmp	r0, #0
  4077da:	d03a      	beq.n	407852 <_fputwc_r+0xb6>
  4077dc:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4077e0:	2500      	movs	r5, #0
  4077e2:	e009      	b.n	4077f8 <_fputwc_r+0x5c>
  4077e4:	6823      	ldr	r3, [r4, #0]
  4077e6:	7019      	strb	r1, [r3, #0]
  4077e8:	6823      	ldr	r3, [r4, #0]
  4077ea:	3301      	adds	r3, #1
  4077ec:	6023      	str	r3, [r4, #0]
  4077ee:	3501      	adds	r5, #1
  4077f0:	42b5      	cmp	r5, r6
  4077f2:	d22e      	bcs.n	407852 <_fputwc_r+0xb6>
  4077f4:	ab01      	add	r3, sp, #4
  4077f6:	5ce9      	ldrb	r1, [r5, r3]
  4077f8:	68a3      	ldr	r3, [r4, #8]
  4077fa:	3b01      	subs	r3, #1
  4077fc:	2b00      	cmp	r3, #0
  4077fe:	60a3      	str	r3, [r4, #8]
  407800:	daf0      	bge.n	4077e4 <_fputwc_r+0x48>
  407802:	69a2      	ldr	r2, [r4, #24]
  407804:	4293      	cmp	r3, r2
  407806:	db06      	blt.n	407816 <_fputwc_r+0x7a>
  407808:	6823      	ldr	r3, [r4, #0]
  40780a:	7019      	strb	r1, [r3, #0]
  40780c:	6823      	ldr	r3, [r4, #0]
  40780e:	7819      	ldrb	r1, [r3, #0]
  407810:	3301      	adds	r3, #1
  407812:	290a      	cmp	r1, #10
  407814:	d1ea      	bne.n	4077ec <_fputwc_r+0x50>
  407816:	4640      	mov	r0, r8
  407818:	4622      	mov	r2, r4
  40781a:	f002 fa9d 	bl	409d58 <__swbuf_r>
  40781e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  407822:	4258      	negs	r0, r3
  407824:	4158      	adcs	r0, r3
  407826:	2800      	cmp	r0, #0
  407828:	d0e1      	beq.n	4077ee <_fputwc_r+0x52>
  40782a:	f04f 30ff 	mov.w	r0, #4294967295
  40782e:	b002      	add	sp, #8
  407830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407834:	89a3      	ldrh	r3, [r4, #12]
  407836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40783a:	81a3      	strh	r3, [r4, #12]
  40783c:	b002      	add	sp, #8
  40783e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407842:	1e7b      	subs	r3, r7, #1
  407844:	2bfe      	cmp	r3, #254	; 0xfe
  407846:	d8bd      	bhi.n	4077c4 <_fputwc_r+0x28>
  407848:	b2f9      	uxtb	r1, r7
  40784a:	4606      	mov	r6, r0
  40784c:	f88d 1004 	strb.w	r1, [sp, #4]
  407850:	e7c6      	b.n	4077e0 <_fputwc_r+0x44>
  407852:	4638      	mov	r0, r7
  407854:	b002      	add	sp, #8
  407856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40785a:	bf00      	nop

0040785c <_malloc_trim_r>:
  40785c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40785e:	4d23      	ldr	r5, [pc, #140]	; (4078ec <_malloc_trim_r+0x90>)
  407860:	460f      	mov	r7, r1
  407862:	4604      	mov	r4, r0
  407864:	f001 fabc 	bl	408de0 <__malloc_lock>
  407868:	68ab      	ldr	r3, [r5, #8]
  40786a:	685e      	ldr	r6, [r3, #4]
  40786c:	f026 0603 	bic.w	r6, r6, #3
  407870:	1bf1      	subs	r1, r6, r7
  407872:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  407876:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40787a:	f021 010f 	bic.w	r1, r1, #15
  40787e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  407882:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  407886:	db07      	blt.n	407898 <_malloc_trim_r+0x3c>
  407888:	4620      	mov	r0, r4
  40788a:	2100      	movs	r1, #0
  40788c:	f002 f902 	bl	409a94 <_sbrk_r>
  407890:	68ab      	ldr	r3, [r5, #8]
  407892:	4433      	add	r3, r6
  407894:	4298      	cmp	r0, r3
  407896:	d004      	beq.n	4078a2 <_malloc_trim_r+0x46>
  407898:	4620      	mov	r0, r4
  40789a:	f001 faa3 	bl	408de4 <__malloc_unlock>
  40789e:	2000      	movs	r0, #0
  4078a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078a2:	4620      	mov	r0, r4
  4078a4:	4279      	negs	r1, r7
  4078a6:	f002 f8f5 	bl	409a94 <_sbrk_r>
  4078aa:	3001      	adds	r0, #1
  4078ac:	d00d      	beq.n	4078ca <_malloc_trim_r+0x6e>
  4078ae:	4b10      	ldr	r3, [pc, #64]	; (4078f0 <_malloc_trim_r+0x94>)
  4078b0:	68aa      	ldr	r2, [r5, #8]
  4078b2:	6819      	ldr	r1, [r3, #0]
  4078b4:	1bf6      	subs	r6, r6, r7
  4078b6:	f046 0601 	orr.w	r6, r6, #1
  4078ba:	4620      	mov	r0, r4
  4078bc:	1bc9      	subs	r1, r1, r7
  4078be:	6056      	str	r6, [r2, #4]
  4078c0:	6019      	str	r1, [r3, #0]
  4078c2:	f001 fa8f 	bl	408de4 <__malloc_unlock>
  4078c6:	2001      	movs	r0, #1
  4078c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078ca:	4620      	mov	r0, r4
  4078cc:	2100      	movs	r1, #0
  4078ce:	f002 f8e1 	bl	409a94 <_sbrk_r>
  4078d2:	68ab      	ldr	r3, [r5, #8]
  4078d4:	1ac2      	subs	r2, r0, r3
  4078d6:	2a0f      	cmp	r2, #15
  4078d8:	ddde      	ble.n	407898 <_malloc_trim_r+0x3c>
  4078da:	4d06      	ldr	r5, [pc, #24]	; (4078f4 <_malloc_trim_r+0x98>)
  4078dc:	4904      	ldr	r1, [pc, #16]	; (4078f0 <_malloc_trim_r+0x94>)
  4078de:	682d      	ldr	r5, [r5, #0]
  4078e0:	f042 0201 	orr.w	r2, r2, #1
  4078e4:	1b40      	subs	r0, r0, r5
  4078e6:	605a      	str	r2, [r3, #4]
  4078e8:	6008      	str	r0, [r1, #0]
  4078ea:	e7d5      	b.n	407898 <_malloc_trim_r+0x3c>
  4078ec:	20000580 	.word	0x20000580
  4078f0:	20000a84 	.word	0x20000a84
  4078f4:	2000098c 	.word	0x2000098c

004078f8 <_free_r>:
  4078f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4078fc:	460d      	mov	r5, r1
  4078fe:	4606      	mov	r6, r0
  407900:	2900      	cmp	r1, #0
  407902:	d055      	beq.n	4079b0 <_free_r+0xb8>
  407904:	f001 fa6c 	bl	408de0 <__malloc_lock>
  407908:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40790c:	f8df c170 	ldr.w	ip, [pc, #368]	; 407a80 <_free_r+0x188>
  407910:	f1a5 0408 	sub.w	r4, r5, #8
  407914:	f021 0301 	bic.w	r3, r1, #1
  407918:	18e2      	adds	r2, r4, r3
  40791a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40791e:	6857      	ldr	r7, [r2, #4]
  407920:	4290      	cmp	r0, r2
  407922:	f027 0703 	bic.w	r7, r7, #3
  407926:	d068      	beq.n	4079fa <_free_r+0x102>
  407928:	f011 0101 	ands.w	r1, r1, #1
  40792c:	6057      	str	r7, [r2, #4]
  40792e:	d032      	beq.n	407996 <_free_r+0x9e>
  407930:	2100      	movs	r1, #0
  407932:	19d0      	adds	r0, r2, r7
  407934:	6840      	ldr	r0, [r0, #4]
  407936:	07c0      	lsls	r0, r0, #31
  407938:	d406      	bmi.n	407948 <_free_r+0x50>
  40793a:	443b      	add	r3, r7
  40793c:	6890      	ldr	r0, [r2, #8]
  40793e:	2900      	cmp	r1, #0
  407940:	d04d      	beq.n	4079de <_free_r+0xe6>
  407942:	68d2      	ldr	r2, [r2, #12]
  407944:	60c2      	str	r2, [r0, #12]
  407946:	6090      	str	r0, [r2, #8]
  407948:	f043 0201 	orr.w	r2, r3, #1
  40794c:	6062      	str	r2, [r4, #4]
  40794e:	50e3      	str	r3, [r4, r3]
  407950:	b9e1      	cbnz	r1, 40798c <_free_r+0x94>
  407952:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407956:	d32d      	bcc.n	4079b4 <_free_r+0xbc>
  407958:	0a5a      	lsrs	r2, r3, #9
  40795a:	2a04      	cmp	r2, #4
  40795c:	d869      	bhi.n	407a32 <_free_r+0x13a>
  40795e:	0998      	lsrs	r0, r3, #6
  407960:	3038      	adds	r0, #56	; 0x38
  407962:	0041      	lsls	r1, r0, #1
  407964:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  407968:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40796c:	4944      	ldr	r1, [pc, #272]	; (407a80 <_free_r+0x188>)
  40796e:	4562      	cmp	r2, ip
  407970:	d065      	beq.n	407a3e <_free_r+0x146>
  407972:	6851      	ldr	r1, [r2, #4]
  407974:	f021 0103 	bic.w	r1, r1, #3
  407978:	428b      	cmp	r3, r1
  40797a:	d202      	bcs.n	407982 <_free_r+0x8a>
  40797c:	6892      	ldr	r2, [r2, #8]
  40797e:	4594      	cmp	ip, r2
  407980:	d1f7      	bne.n	407972 <_free_r+0x7a>
  407982:	68d3      	ldr	r3, [r2, #12]
  407984:	60e3      	str	r3, [r4, #12]
  407986:	60a2      	str	r2, [r4, #8]
  407988:	609c      	str	r4, [r3, #8]
  40798a:	60d4      	str	r4, [r2, #12]
  40798c:	4630      	mov	r0, r6
  40798e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407992:	f001 ba27 	b.w	408de4 <__malloc_unlock>
  407996:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40799a:	f10c 0808 	add.w	r8, ip, #8
  40799e:	1b64      	subs	r4, r4, r5
  4079a0:	68a0      	ldr	r0, [r4, #8]
  4079a2:	442b      	add	r3, r5
  4079a4:	4540      	cmp	r0, r8
  4079a6:	d042      	beq.n	407a2e <_free_r+0x136>
  4079a8:	68e5      	ldr	r5, [r4, #12]
  4079aa:	60c5      	str	r5, [r0, #12]
  4079ac:	60a8      	str	r0, [r5, #8]
  4079ae:	e7c0      	b.n	407932 <_free_r+0x3a>
  4079b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079b4:	08db      	lsrs	r3, r3, #3
  4079b6:	109a      	asrs	r2, r3, #2
  4079b8:	2001      	movs	r0, #1
  4079ba:	4090      	lsls	r0, r2
  4079bc:	f8dc 1004 	ldr.w	r1, [ip, #4]
  4079c0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  4079c4:	689a      	ldr	r2, [r3, #8]
  4079c6:	4301      	orrs	r1, r0
  4079c8:	60a2      	str	r2, [r4, #8]
  4079ca:	60e3      	str	r3, [r4, #12]
  4079cc:	f8cc 1004 	str.w	r1, [ip, #4]
  4079d0:	4630      	mov	r0, r6
  4079d2:	609c      	str	r4, [r3, #8]
  4079d4:	60d4      	str	r4, [r2, #12]
  4079d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4079da:	f001 ba03 	b.w	408de4 <__malloc_unlock>
  4079de:	4d29      	ldr	r5, [pc, #164]	; (407a84 <_free_r+0x18c>)
  4079e0:	42a8      	cmp	r0, r5
  4079e2:	d1ae      	bne.n	407942 <_free_r+0x4a>
  4079e4:	f043 0201 	orr.w	r2, r3, #1
  4079e8:	f8cc 4014 	str.w	r4, [ip, #20]
  4079ec:	f8cc 4010 	str.w	r4, [ip, #16]
  4079f0:	60e0      	str	r0, [r4, #12]
  4079f2:	60a0      	str	r0, [r4, #8]
  4079f4:	6062      	str	r2, [r4, #4]
  4079f6:	50e3      	str	r3, [r4, r3]
  4079f8:	e7c8      	b.n	40798c <_free_r+0x94>
  4079fa:	441f      	add	r7, r3
  4079fc:	07cb      	lsls	r3, r1, #31
  4079fe:	d407      	bmi.n	407a10 <_free_r+0x118>
  407a00:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407a04:	1a64      	subs	r4, r4, r1
  407a06:	68e3      	ldr	r3, [r4, #12]
  407a08:	68a2      	ldr	r2, [r4, #8]
  407a0a:	440f      	add	r7, r1
  407a0c:	60d3      	str	r3, [r2, #12]
  407a0e:	609a      	str	r2, [r3, #8]
  407a10:	4b1d      	ldr	r3, [pc, #116]	; (407a88 <_free_r+0x190>)
  407a12:	f047 0201 	orr.w	r2, r7, #1
  407a16:	681b      	ldr	r3, [r3, #0]
  407a18:	6062      	str	r2, [r4, #4]
  407a1a:	429f      	cmp	r7, r3
  407a1c:	f8cc 4008 	str.w	r4, [ip, #8]
  407a20:	d3b4      	bcc.n	40798c <_free_r+0x94>
  407a22:	4b1a      	ldr	r3, [pc, #104]	; (407a8c <_free_r+0x194>)
  407a24:	4630      	mov	r0, r6
  407a26:	6819      	ldr	r1, [r3, #0]
  407a28:	f7ff ff18 	bl	40785c <_malloc_trim_r>
  407a2c:	e7ae      	b.n	40798c <_free_r+0x94>
  407a2e:	2101      	movs	r1, #1
  407a30:	e77f      	b.n	407932 <_free_r+0x3a>
  407a32:	2a14      	cmp	r2, #20
  407a34:	d80b      	bhi.n	407a4e <_free_r+0x156>
  407a36:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  407a3a:	0041      	lsls	r1, r0, #1
  407a3c:	e792      	b.n	407964 <_free_r+0x6c>
  407a3e:	1080      	asrs	r0, r0, #2
  407a40:	2501      	movs	r5, #1
  407a42:	4085      	lsls	r5, r0
  407a44:	6848      	ldr	r0, [r1, #4]
  407a46:	4613      	mov	r3, r2
  407a48:	4328      	orrs	r0, r5
  407a4a:	6048      	str	r0, [r1, #4]
  407a4c:	e79a      	b.n	407984 <_free_r+0x8c>
  407a4e:	2a54      	cmp	r2, #84	; 0x54
  407a50:	d803      	bhi.n	407a5a <_free_r+0x162>
  407a52:	0b18      	lsrs	r0, r3, #12
  407a54:	306e      	adds	r0, #110	; 0x6e
  407a56:	0041      	lsls	r1, r0, #1
  407a58:	e784      	b.n	407964 <_free_r+0x6c>
  407a5a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407a5e:	d803      	bhi.n	407a68 <_free_r+0x170>
  407a60:	0bd8      	lsrs	r0, r3, #15
  407a62:	3077      	adds	r0, #119	; 0x77
  407a64:	0041      	lsls	r1, r0, #1
  407a66:	e77d      	b.n	407964 <_free_r+0x6c>
  407a68:	f240 5154 	movw	r1, #1364	; 0x554
  407a6c:	428a      	cmp	r2, r1
  407a6e:	d803      	bhi.n	407a78 <_free_r+0x180>
  407a70:	0c98      	lsrs	r0, r3, #18
  407a72:	307c      	adds	r0, #124	; 0x7c
  407a74:	0041      	lsls	r1, r0, #1
  407a76:	e775      	b.n	407964 <_free_r+0x6c>
  407a78:	21fc      	movs	r1, #252	; 0xfc
  407a7a:	207e      	movs	r0, #126	; 0x7e
  407a7c:	e772      	b.n	407964 <_free_r+0x6c>
  407a7e:	bf00      	nop
  407a80:	20000580 	.word	0x20000580
  407a84:	20000588 	.word	0x20000588
  407a88:	20000988 	.word	0x20000988
  407a8c:	20000a80 	.word	0x20000a80

00407a90 <__sfvwrite_r>:
  407a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a94:	6893      	ldr	r3, [r2, #8]
  407a96:	b083      	sub	sp, #12
  407a98:	4616      	mov	r6, r2
  407a9a:	4681      	mov	r9, r0
  407a9c:	460c      	mov	r4, r1
  407a9e:	b32b      	cbz	r3, 407aec <__sfvwrite_r+0x5c>
  407aa0:	898b      	ldrh	r3, [r1, #12]
  407aa2:	0719      	lsls	r1, r3, #28
  407aa4:	d526      	bpl.n	407af4 <__sfvwrite_r+0x64>
  407aa6:	6922      	ldr	r2, [r4, #16]
  407aa8:	b322      	cbz	r2, 407af4 <__sfvwrite_r+0x64>
  407aaa:	f003 0202 	and.w	r2, r3, #2
  407aae:	b292      	uxth	r2, r2
  407ab0:	6835      	ldr	r5, [r6, #0]
  407ab2:	2a00      	cmp	r2, #0
  407ab4:	d02c      	beq.n	407b10 <__sfvwrite_r+0x80>
  407ab6:	f04f 0a00 	mov.w	sl, #0
  407aba:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 407da4 <__sfvwrite_r+0x314>
  407abe:	46d0      	mov	r8, sl
  407ac0:	45d8      	cmp	r8, fp
  407ac2:	bf34      	ite	cc
  407ac4:	4643      	movcc	r3, r8
  407ac6:	465b      	movcs	r3, fp
  407ac8:	4652      	mov	r2, sl
  407aca:	4648      	mov	r0, r9
  407acc:	f1b8 0f00 	cmp.w	r8, #0
  407ad0:	d04f      	beq.n	407b72 <__sfvwrite_r+0xe2>
  407ad2:	69e1      	ldr	r1, [r4, #28]
  407ad4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407ad6:	47b8      	blx	r7
  407ad8:	2800      	cmp	r0, #0
  407ada:	dd56      	ble.n	407b8a <__sfvwrite_r+0xfa>
  407adc:	68b3      	ldr	r3, [r6, #8]
  407ade:	4482      	add	sl, r0
  407ae0:	1a1b      	subs	r3, r3, r0
  407ae2:	ebc0 0808 	rsb	r8, r0, r8
  407ae6:	60b3      	str	r3, [r6, #8]
  407ae8:	2b00      	cmp	r3, #0
  407aea:	d1e9      	bne.n	407ac0 <__sfvwrite_r+0x30>
  407aec:	2000      	movs	r0, #0
  407aee:	b003      	add	sp, #12
  407af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407af4:	4648      	mov	r0, r9
  407af6:	4621      	mov	r1, r4
  407af8:	f7fe fcd2 	bl	4064a0 <__swsetup_r>
  407afc:	2800      	cmp	r0, #0
  407afe:	f040 8148 	bne.w	407d92 <__sfvwrite_r+0x302>
  407b02:	89a3      	ldrh	r3, [r4, #12]
  407b04:	6835      	ldr	r5, [r6, #0]
  407b06:	f003 0202 	and.w	r2, r3, #2
  407b0a:	b292      	uxth	r2, r2
  407b0c:	2a00      	cmp	r2, #0
  407b0e:	d1d2      	bne.n	407ab6 <__sfvwrite_r+0x26>
  407b10:	f013 0a01 	ands.w	sl, r3, #1
  407b14:	d142      	bne.n	407b9c <__sfvwrite_r+0x10c>
  407b16:	46d0      	mov	r8, sl
  407b18:	f1b8 0f00 	cmp.w	r8, #0
  407b1c:	d023      	beq.n	407b66 <__sfvwrite_r+0xd6>
  407b1e:	059a      	lsls	r2, r3, #22
  407b20:	68a7      	ldr	r7, [r4, #8]
  407b22:	d576      	bpl.n	407c12 <__sfvwrite_r+0x182>
  407b24:	45b8      	cmp	r8, r7
  407b26:	f0c0 80a4 	bcc.w	407c72 <__sfvwrite_r+0x1e2>
  407b2a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407b2e:	f040 80b2 	bne.w	407c96 <__sfvwrite_r+0x206>
  407b32:	6820      	ldr	r0, [r4, #0]
  407b34:	46bb      	mov	fp, r7
  407b36:	4651      	mov	r1, sl
  407b38:	465a      	mov	r2, fp
  407b3a:	f001 f8eb 	bl	408d14 <memmove>
  407b3e:	68a2      	ldr	r2, [r4, #8]
  407b40:	6821      	ldr	r1, [r4, #0]
  407b42:	1bd2      	subs	r2, r2, r7
  407b44:	eb01 030b 	add.w	r3, r1, fp
  407b48:	60a2      	str	r2, [r4, #8]
  407b4a:	6023      	str	r3, [r4, #0]
  407b4c:	4642      	mov	r2, r8
  407b4e:	68b3      	ldr	r3, [r6, #8]
  407b50:	4492      	add	sl, r2
  407b52:	1a9b      	subs	r3, r3, r2
  407b54:	ebc2 0808 	rsb	r8, r2, r8
  407b58:	60b3      	str	r3, [r6, #8]
  407b5a:	2b00      	cmp	r3, #0
  407b5c:	d0c6      	beq.n	407aec <__sfvwrite_r+0x5c>
  407b5e:	89a3      	ldrh	r3, [r4, #12]
  407b60:	f1b8 0f00 	cmp.w	r8, #0
  407b64:	d1db      	bne.n	407b1e <__sfvwrite_r+0x8e>
  407b66:	f8d5 a000 	ldr.w	sl, [r5]
  407b6a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407b6e:	3508      	adds	r5, #8
  407b70:	e7d2      	b.n	407b18 <__sfvwrite_r+0x88>
  407b72:	f8d5 a000 	ldr.w	sl, [r5]
  407b76:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407b7a:	3508      	adds	r5, #8
  407b7c:	e7a0      	b.n	407ac0 <__sfvwrite_r+0x30>
  407b7e:	4648      	mov	r0, r9
  407b80:	4621      	mov	r1, r4
  407b82:	f7ff fd59 	bl	407638 <_fflush_r>
  407b86:	2800      	cmp	r0, #0
  407b88:	d059      	beq.n	407c3e <__sfvwrite_r+0x1ae>
  407b8a:	89a3      	ldrh	r3, [r4, #12]
  407b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407b90:	f04f 30ff 	mov.w	r0, #4294967295
  407b94:	81a3      	strh	r3, [r4, #12]
  407b96:	b003      	add	sp, #12
  407b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b9c:	4692      	mov	sl, r2
  407b9e:	9201      	str	r2, [sp, #4]
  407ba0:	4693      	mov	fp, r2
  407ba2:	4690      	mov	r8, r2
  407ba4:	f1b8 0f00 	cmp.w	r8, #0
  407ba8:	d02b      	beq.n	407c02 <__sfvwrite_r+0x172>
  407baa:	9f01      	ldr	r7, [sp, #4]
  407bac:	2f00      	cmp	r7, #0
  407bae:	d064      	beq.n	407c7a <__sfvwrite_r+0x1ea>
  407bb0:	6820      	ldr	r0, [r4, #0]
  407bb2:	6921      	ldr	r1, [r4, #16]
  407bb4:	45c2      	cmp	sl, r8
  407bb6:	bf34      	ite	cc
  407bb8:	4653      	movcc	r3, sl
  407bba:	4643      	movcs	r3, r8
  407bbc:	4288      	cmp	r0, r1
  407bbe:	461f      	mov	r7, r3
  407bc0:	f8d4 c008 	ldr.w	ip, [r4, #8]
  407bc4:	6962      	ldr	r2, [r4, #20]
  407bc6:	d903      	bls.n	407bd0 <__sfvwrite_r+0x140>
  407bc8:	4494      	add	ip, r2
  407bca:	4563      	cmp	r3, ip
  407bcc:	f300 80ae 	bgt.w	407d2c <__sfvwrite_r+0x29c>
  407bd0:	4293      	cmp	r3, r2
  407bd2:	db36      	blt.n	407c42 <__sfvwrite_r+0x1b2>
  407bd4:	4613      	mov	r3, r2
  407bd6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407bd8:	4648      	mov	r0, r9
  407bda:	69e1      	ldr	r1, [r4, #28]
  407bdc:	465a      	mov	r2, fp
  407bde:	47b8      	blx	r7
  407be0:	1e07      	subs	r7, r0, #0
  407be2:	ddd2      	ble.n	407b8a <__sfvwrite_r+0xfa>
  407be4:	ebba 0a07 	subs.w	sl, sl, r7
  407be8:	d03a      	beq.n	407c60 <__sfvwrite_r+0x1d0>
  407bea:	68b3      	ldr	r3, [r6, #8]
  407bec:	44bb      	add	fp, r7
  407bee:	1bdb      	subs	r3, r3, r7
  407bf0:	ebc7 0808 	rsb	r8, r7, r8
  407bf4:	60b3      	str	r3, [r6, #8]
  407bf6:	2b00      	cmp	r3, #0
  407bf8:	f43f af78 	beq.w	407aec <__sfvwrite_r+0x5c>
  407bfc:	f1b8 0f00 	cmp.w	r8, #0
  407c00:	d1d3      	bne.n	407baa <__sfvwrite_r+0x11a>
  407c02:	2700      	movs	r7, #0
  407c04:	f8d5 b000 	ldr.w	fp, [r5]
  407c08:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407c0c:	9701      	str	r7, [sp, #4]
  407c0e:	3508      	adds	r5, #8
  407c10:	e7c8      	b.n	407ba4 <__sfvwrite_r+0x114>
  407c12:	6820      	ldr	r0, [r4, #0]
  407c14:	6923      	ldr	r3, [r4, #16]
  407c16:	4298      	cmp	r0, r3
  407c18:	d802      	bhi.n	407c20 <__sfvwrite_r+0x190>
  407c1a:	6963      	ldr	r3, [r4, #20]
  407c1c:	4598      	cmp	r8, r3
  407c1e:	d272      	bcs.n	407d06 <__sfvwrite_r+0x276>
  407c20:	45b8      	cmp	r8, r7
  407c22:	bf38      	it	cc
  407c24:	4647      	movcc	r7, r8
  407c26:	463a      	mov	r2, r7
  407c28:	4651      	mov	r1, sl
  407c2a:	f001 f873 	bl	408d14 <memmove>
  407c2e:	68a3      	ldr	r3, [r4, #8]
  407c30:	6822      	ldr	r2, [r4, #0]
  407c32:	1bdb      	subs	r3, r3, r7
  407c34:	443a      	add	r2, r7
  407c36:	60a3      	str	r3, [r4, #8]
  407c38:	6022      	str	r2, [r4, #0]
  407c3a:	2b00      	cmp	r3, #0
  407c3c:	d09f      	beq.n	407b7e <__sfvwrite_r+0xee>
  407c3e:	463a      	mov	r2, r7
  407c40:	e785      	b.n	407b4e <__sfvwrite_r+0xbe>
  407c42:	461a      	mov	r2, r3
  407c44:	4659      	mov	r1, fp
  407c46:	9300      	str	r3, [sp, #0]
  407c48:	f001 f864 	bl	408d14 <memmove>
  407c4c:	9b00      	ldr	r3, [sp, #0]
  407c4e:	68a1      	ldr	r1, [r4, #8]
  407c50:	6822      	ldr	r2, [r4, #0]
  407c52:	1ac9      	subs	r1, r1, r3
  407c54:	ebba 0a07 	subs.w	sl, sl, r7
  407c58:	4413      	add	r3, r2
  407c5a:	60a1      	str	r1, [r4, #8]
  407c5c:	6023      	str	r3, [r4, #0]
  407c5e:	d1c4      	bne.n	407bea <__sfvwrite_r+0x15a>
  407c60:	4648      	mov	r0, r9
  407c62:	4621      	mov	r1, r4
  407c64:	f7ff fce8 	bl	407638 <_fflush_r>
  407c68:	2800      	cmp	r0, #0
  407c6a:	d18e      	bne.n	407b8a <__sfvwrite_r+0xfa>
  407c6c:	f8cd a004 	str.w	sl, [sp, #4]
  407c70:	e7bb      	b.n	407bea <__sfvwrite_r+0x15a>
  407c72:	6820      	ldr	r0, [r4, #0]
  407c74:	4647      	mov	r7, r8
  407c76:	46c3      	mov	fp, r8
  407c78:	e75d      	b.n	407b36 <__sfvwrite_r+0xa6>
  407c7a:	4658      	mov	r0, fp
  407c7c:	210a      	movs	r1, #10
  407c7e:	4642      	mov	r2, r8
  407c80:	f000 ff88 	bl	408b94 <memchr>
  407c84:	2800      	cmp	r0, #0
  407c86:	d07f      	beq.n	407d88 <__sfvwrite_r+0x2f8>
  407c88:	f100 0a01 	add.w	sl, r0, #1
  407c8c:	2701      	movs	r7, #1
  407c8e:	ebcb 0a0a 	rsb	sl, fp, sl
  407c92:	9701      	str	r7, [sp, #4]
  407c94:	e78c      	b.n	407bb0 <__sfvwrite_r+0x120>
  407c96:	6822      	ldr	r2, [r4, #0]
  407c98:	6921      	ldr	r1, [r4, #16]
  407c9a:	6967      	ldr	r7, [r4, #20]
  407c9c:	ebc1 0c02 	rsb	ip, r1, r2
  407ca0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  407ca4:	f10c 0201 	add.w	r2, ip, #1
  407ca8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  407cac:	4442      	add	r2, r8
  407cae:	107f      	asrs	r7, r7, #1
  407cb0:	4297      	cmp	r7, r2
  407cb2:	bf34      	ite	cc
  407cb4:	4617      	movcc	r7, r2
  407cb6:	463a      	movcs	r2, r7
  407cb8:	055b      	lsls	r3, r3, #21
  407cba:	d54f      	bpl.n	407d5c <__sfvwrite_r+0x2cc>
  407cbc:	4611      	mov	r1, r2
  407cbe:	4648      	mov	r0, r9
  407cc0:	f8cd c000 	str.w	ip, [sp]
  407cc4:	f000 fcca 	bl	40865c <_malloc_r>
  407cc8:	f8dd c000 	ldr.w	ip, [sp]
  407ccc:	4683      	mov	fp, r0
  407cce:	2800      	cmp	r0, #0
  407cd0:	d062      	beq.n	407d98 <__sfvwrite_r+0x308>
  407cd2:	4662      	mov	r2, ip
  407cd4:	6921      	ldr	r1, [r4, #16]
  407cd6:	f8cd c000 	str.w	ip, [sp]
  407cda:	f000 ffa5 	bl	408c28 <memcpy>
  407cde:	89a2      	ldrh	r2, [r4, #12]
  407ce0:	f8dd c000 	ldr.w	ip, [sp]
  407ce4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407ce8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407cec:	81a2      	strh	r2, [r4, #12]
  407cee:	eb0b 000c 	add.w	r0, fp, ip
  407cf2:	ebcc 0207 	rsb	r2, ip, r7
  407cf6:	f8c4 b010 	str.w	fp, [r4, #16]
  407cfa:	6167      	str	r7, [r4, #20]
  407cfc:	6020      	str	r0, [r4, #0]
  407cfe:	60a2      	str	r2, [r4, #8]
  407d00:	4647      	mov	r7, r8
  407d02:	46c3      	mov	fp, r8
  407d04:	e717      	b.n	407b36 <__sfvwrite_r+0xa6>
  407d06:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  407d0a:	4590      	cmp	r8, r2
  407d0c:	bf38      	it	cc
  407d0e:	4642      	movcc	r2, r8
  407d10:	fb92 f2f3 	sdiv	r2, r2, r3
  407d14:	fb02 f303 	mul.w	r3, r2, r3
  407d18:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407d1a:	4648      	mov	r0, r9
  407d1c:	69e1      	ldr	r1, [r4, #28]
  407d1e:	4652      	mov	r2, sl
  407d20:	47b8      	blx	r7
  407d22:	2800      	cmp	r0, #0
  407d24:	f77f af31 	ble.w	407b8a <__sfvwrite_r+0xfa>
  407d28:	4602      	mov	r2, r0
  407d2a:	e710      	b.n	407b4e <__sfvwrite_r+0xbe>
  407d2c:	4662      	mov	r2, ip
  407d2e:	4659      	mov	r1, fp
  407d30:	f8cd c000 	str.w	ip, [sp]
  407d34:	f000 ffee 	bl	408d14 <memmove>
  407d38:	f8dd c000 	ldr.w	ip, [sp]
  407d3c:	6823      	ldr	r3, [r4, #0]
  407d3e:	4648      	mov	r0, r9
  407d40:	4463      	add	r3, ip
  407d42:	6023      	str	r3, [r4, #0]
  407d44:	4621      	mov	r1, r4
  407d46:	f8cd c000 	str.w	ip, [sp]
  407d4a:	f7ff fc75 	bl	407638 <_fflush_r>
  407d4e:	f8dd c000 	ldr.w	ip, [sp]
  407d52:	2800      	cmp	r0, #0
  407d54:	f47f af19 	bne.w	407b8a <__sfvwrite_r+0xfa>
  407d58:	4667      	mov	r7, ip
  407d5a:	e743      	b.n	407be4 <__sfvwrite_r+0x154>
  407d5c:	4648      	mov	r0, r9
  407d5e:	f8cd c000 	str.w	ip, [sp]
  407d62:	f001 fc8f 	bl	409684 <_realloc_r>
  407d66:	f8dd c000 	ldr.w	ip, [sp]
  407d6a:	4683      	mov	fp, r0
  407d6c:	2800      	cmp	r0, #0
  407d6e:	d1be      	bne.n	407cee <__sfvwrite_r+0x25e>
  407d70:	4648      	mov	r0, r9
  407d72:	6921      	ldr	r1, [r4, #16]
  407d74:	f7ff fdc0 	bl	4078f8 <_free_r>
  407d78:	89a3      	ldrh	r3, [r4, #12]
  407d7a:	220c      	movs	r2, #12
  407d7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407d80:	b29b      	uxth	r3, r3
  407d82:	f8c9 2000 	str.w	r2, [r9]
  407d86:	e701      	b.n	407b8c <__sfvwrite_r+0xfc>
  407d88:	2701      	movs	r7, #1
  407d8a:	f108 0a01 	add.w	sl, r8, #1
  407d8e:	9701      	str	r7, [sp, #4]
  407d90:	e70e      	b.n	407bb0 <__sfvwrite_r+0x120>
  407d92:	f04f 30ff 	mov.w	r0, #4294967295
  407d96:	e6aa      	b.n	407aee <__sfvwrite_r+0x5e>
  407d98:	230c      	movs	r3, #12
  407d9a:	f8c9 3000 	str.w	r3, [r9]
  407d9e:	89a3      	ldrh	r3, [r4, #12]
  407da0:	e6f4      	b.n	407b8c <__sfvwrite_r+0xfc>
  407da2:	bf00      	nop
  407da4:	7ffffc00 	.word	0x7ffffc00

00407da8 <_fwalk>:
  407da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407dac:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407db0:	4688      	mov	r8, r1
  407db2:	d019      	beq.n	407de8 <_fwalk+0x40>
  407db4:	2600      	movs	r6, #0
  407db6:	687d      	ldr	r5, [r7, #4]
  407db8:	68bc      	ldr	r4, [r7, #8]
  407dba:	3d01      	subs	r5, #1
  407dbc:	d40e      	bmi.n	407ddc <_fwalk+0x34>
  407dbe:	89a3      	ldrh	r3, [r4, #12]
  407dc0:	3d01      	subs	r5, #1
  407dc2:	2b01      	cmp	r3, #1
  407dc4:	d906      	bls.n	407dd4 <_fwalk+0x2c>
  407dc6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407dca:	4620      	mov	r0, r4
  407dcc:	3301      	adds	r3, #1
  407dce:	d001      	beq.n	407dd4 <_fwalk+0x2c>
  407dd0:	47c0      	blx	r8
  407dd2:	4306      	orrs	r6, r0
  407dd4:	1c6b      	adds	r3, r5, #1
  407dd6:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407dda:	d1f0      	bne.n	407dbe <_fwalk+0x16>
  407ddc:	683f      	ldr	r7, [r7, #0]
  407dde:	2f00      	cmp	r7, #0
  407de0:	d1e9      	bne.n	407db6 <_fwalk+0xe>
  407de2:	4630      	mov	r0, r6
  407de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407de8:	463e      	mov	r6, r7
  407dea:	4630      	mov	r0, r6
  407dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407df0 <rshift>:
  407df0:	6902      	ldr	r2, [r0, #16]
  407df2:	114b      	asrs	r3, r1, #5
  407df4:	4293      	cmp	r3, r2
  407df6:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  407dfa:	f100 0814 	add.w	r8, r0, #20
  407dfe:	da28      	bge.n	407e52 <rshift+0x62>
  407e00:	f011 0c1f 	ands.w	ip, r1, #31
  407e04:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  407e08:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  407e0c:	d028      	beq.n	407e60 <rshift+0x70>
  407e0e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  407e12:	1d3b      	adds	r3, r7, #4
  407e14:	429a      	cmp	r2, r3
  407e16:	fa24 f40c 	lsr.w	r4, r4, ip
  407e1a:	f1cc 0120 	rsb	r1, ip, #32
  407e1e:	d935      	bls.n	407e8c <rshift+0x9c>
  407e20:	4645      	mov	r5, r8
  407e22:	681e      	ldr	r6, [r3, #0]
  407e24:	408e      	lsls	r6, r1
  407e26:	4334      	orrs	r4, r6
  407e28:	f845 4b04 	str.w	r4, [r5], #4
  407e2c:	f853 4b04 	ldr.w	r4, [r3], #4
  407e30:	4293      	cmp	r3, r2
  407e32:	fa24 f40c 	lsr.w	r4, r4, ip
  407e36:	d3f4      	bcc.n	407e22 <rshift+0x32>
  407e38:	1bd3      	subs	r3, r2, r7
  407e3a:	3b05      	subs	r3, #5
  407e3c:	f023 0303 	bic.w	r3, r3, #3
  407e40:	3304      	adds	r3, #4
  407e42:	4443      	add	r3, r8
  407e44:	601c      	str	r4, [r3, #0]
  407e46:	b104      	cbz	r4, 407e4a <rshift+0x5a>
  407e48:	3304      	adds	r3, #4
  407e4a:	ebc8 0303 	rsb	r3, r8, r3
  407e4e:	109b      	asrs	r3, r3, #2
  407e50:	e016      	b.n	407e80 <rshift+0x90>
  407e52:	2300      	movs	r3, #0
  407e54:	6103      	str	r3, [r0, #16]
  407e56:	2300      	movs	r3, #0
  407e58:	6143      	str	r3, [r0, #20]
  407e5a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  407e5e:	4770      	bx	lr
  407e60:	42ba      	cmp	r2, r7
  407e62:	d9f6      	bls.n	407e52 <rshift+0x62>
  407e64:	4641      	mov	r1, r8
  407e66:	463b      	mov	r3, r7
  407e68:	f853 4b04 	ldr.w	r4, [r3], #4
  407e6c:	429a      	cmp	r2, r3
  407e6e:	f841 4b04 	str.w	r4, [r1], #4
  407e72:	d8f9      	bhi.n	407e68 <rshift+0x78>
  407e74:	43fb      	mvns	r3, r7
  407e76:	4413      	add	r3, r2
  407e78:	f023 0303 	bic.w	r3, r3, #3
  407e7c:	3304      	adds	r3, #4
  407e7e:	109b      	asrs	r3, r3, #2
  407e80:	6103      	str	r3, [r0, #16]
  407e82:	2b00      	cmp	r3, #0
  407e84:	d0e7      	beq.n	407e56 <rshift+0x66>
  407e86:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  407e8a:	4770      	bx	lr
  407e8c:	4643      	mov	r3, r8
  407e8e:	e7d9      	b.n	407e44 <rshift+0x54>

00407e90 <__gethex>:
  407e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e94:	b08b      	sub	sp, #44	; 0x2c
  407e96:	4688      	mov	r8, r1
  407e98:	9206      	str	r2, [sp, #24]
  407e9a:	9309      	str	r3, [sp, #36]	; 0x24
  407e9c:	9007      	str	r0, [sp, #28]
  407e9e:	f000 fb61 	bl	408564 <_localeconv_r>
  407ea2:	6800      	ldr	r0, [r0, #0]
  407ea4:	9002      	str	r0, [sp, #8]
  407ea6:	f001 fe4d 	bl	409b44 <strlen>
  407eaa:	f8d8 3000 	ldr.w	r3, [r8]
  407eae:	9902      	ldr	r1, [sp, #8]
  407eb0:	789a      	ldrb	r2, [r3, #2]
  407eb2:	4401      	add	r1, r0
  407eb4:	2a30      	cmp	r2, #48	; 0x30
  407eb6:	9003      	str	r0, [sp, #12]
  407eb8:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  407ebc:	f103 0502 	add.w	r5, r3, #2
  407ec0:	f040 81a4 	bne.w	40820c <__gethex+0x37c>
  407ec4:	3303      	adds	r3, #3
  407ec6:	2700      	movs	r7, #0
  407ec8:	461d      	mov	r5, r3
  407eca:	f813 2b01 	ldrb.w	r2, [r3], #1
  407ece:	3701      	adds	r7, #1
  407ed0:	2a30      	cmp	r2, #48	; 0x30
  407ed2:	d0f9      	beq.n	407ec8 <__gethex+0x38>
  407ed4:	4eb0      	ldr	r6, [pc, #704]	; (408198 <__gethex+0x308>)
  407ed6:	5cb4      	ldrb	r4, [r6, r2]
  407ed8:	2c00      	cmp	r4, #0
  407eda:	f000 80f3 	beq.w	4080c4 <__gethex+0x234>
  407ede:	782b      	ldrb	r3, [r5, #0]
  407ee0:	f04f 0900 	mov.w	r9, #0
  407ee4:	5cf3      	ldrb	r3, [r6, r3]
  407ee6:	46cb      	mov	fp, r9
  407ee8:	2b00      	cmp	r3, #0
  407eea:	f000 8197 	beq.w	40821c <__gethex+0x38c>
  407eee:	1c6b      	adds	r3, r5, #1
  407ef0:	781a      	ldrb	r2, [r3, #0]
  407ef2:	461c      	mov	r4, r3
  407ef4:	5cb2      	ldrb	r2, [r6, r2]
  407ef6:	3301      	adds	r3, #1
  407ef8:	2a00      	cmp	r2, #0
  407efa:	d1f9      	bne.n	407ef0 <__gethex+0x60>
  407efc:	4620      	mov	r0, r4
  407efe:	9902      	ldr	r1, [sp, #8]
  407f00:	9a03      	ldr	r2, [sp, #12]
  407f02:	f001 fe4f 	bl	409ba4 <strncmp>
  407f06:	b1e0      	cbz	r0, 407f42 <__gethex+0xb2>
  407f08:	7823      	ldrb	r3, [r4, #0]
  407f0a:	f1bb 0f00 	cmp.w	fp, #0
  407f0e:	f000 816b 	beq.w	4081e8 <__gethex+0x358>
  407f12:	ebc4 0b0b 	rsb	fp, r4, fp
  407f16:	ea4f 028b 	mov.w	r2, fp, lsl #2
  407f1a:	9204      	str	r2, [sp, #16]
  407f1c:	2b50      	cmp	r3, #80	; 0x50
  407f1e:	f000 809e 	beq.w	40805e <__gethex+0x1ce>
  407f22:	2b70      	cmp	r3, #112	; 0x70
  407f24:	f000 809b 	beq.w	40805e <__gethex+0x1ce>
  407f28:	4623      	mov	r3, r4
  407f2a:	f8c8 3000 	str.w	r3, [r8]
  407f2e:	f1b9 0f00 	cmp.w	r9, #0
  407f32:	d00c      	beq.n	407f4e <__gethex+0xbe>
  407f34:	2f00      	cmp	r7, #0
  407f36:	bf0c      	ite	eq
  407f38:	2006      	moveq	r0, #6
  407f3a:	2000      	movne	r0, #0
  407f3c:	b00b      	add	sp, #44	; 0x2c
  407f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f42:	f1bb 0f00 	cmp.w	fp, #0
  407f46:	f000 818b 	beq.w	408260 <__gethex+0x3d0>
  407f4a:	7823      	ldrb	r3, [r4, #0]
  407f4c:	e7e1      	b.n	407f12 <__gethex+0x82>
  407f4e:	1b63      	subs	r3, r4, r5
  407f50:	3b01      	subs	r3, #1
  407f52:	2b07      	cmp	r3, #7
  407f54:	4649      	mov	r1, r9
  407f56:	dd04      	ble.n	407f62 <__gethex+0xd2>
  407f58:	105b      	asrs	r3, r3, #1
  407f5a:	2b07      	cmp	r3, #7
  407f5c:	f101 0101 	add.w	r1, r1, #1
  407f60:	dcfa      	bgt.n	407f58 <__gethex+0xc8>
  407f62:	9807      	ldr	r0, [sp, #28]
  407f64:	f000 ff40 	bl	408de8 <_Balloc>
  407f68:	42a5      	cmp	r5, r4
  407f6a:	f100 0314 	add.w	r3, r0, #20
  407f6e:	9005      	str	r0, [sp, #20]
  407f70:	9308      	str	r3, [sp, #32]
  407f72:	f080 81cc 	bcs.w	40830e <__gethex+0x47e>
  407f76:	469b      	mov	fp, r3
  407f78:	9b03      	ldr	r3, [sp, #12]
  407f7a:	f04f 0900 	mov.w	r9, #0
  407f7e:	464f      	mov	r7, r9
  407f80:	f1c3 0c01 	rsb	ip, r3, #1
  407f84:	e00f      	b.n	407fa6 <__gethex+0x116>
  407f86:	2f20      	cmp	r7, #32
  407f88:	d060      	beq.n	40804c <__gethex+0x1bc>
  407f8a:	463a      	mov	r2, r7
  407f8c:	3704      	adds	r7, #4
  407f8e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  407f92:	4545      	cmp	r5, r8
  407f94:	5cf3      	ldrb	r3, [r6, r3]
  407f96:	f003 030f 	and.w	r3, r3, #15
  407f9a:	fa03 f302 	lsl.w	r3, r3, r2
  407f9e:	ea49 0903 	orr.w	r9, r9, r3
  407fa2:	d21a      	bcs.n	407fda <__gethex+0x14a>
  407fa4:	4644      	mov	r4, r8
  407fa6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  407faa:	f104 38ff 	add.w	r8, r4, #4294967295
  407fae:	4553      	cmp	r3, sl
  407fb0:	d1e9      	bne.n	407f86 <__gethex+0xf6>
  407fb2:	eb08 030c 	add.w	r3, r8, ip
  407fb6:	429d      	cmp	r5, r3
  407fb8:	d8e5      	bhi.n	407f86 <__gethex+0xf6>
  407fba:	4618      	mov	r0, r3
  407fbc:	9902      	ldr	r1, [sp, #8]
  407fbe:	9a03      	ldr	r2, [sp, #12]
  407fc0:	9301      	str	r3, [sp, #4]
  407fc2:	f8cd c000 	str.w	ip, [sp]
  407fc6:	f001 fded 	bl	409ba4 <strncmp>
  407fca:	9b01      	ldr	r3, [sp, #4]
  407fcc:	f8dd c000 	ldr.w	ip, [sp]
  407fd0:	2800      	cmp	r0, #0
  407fd2:	d1d8      	bne.n	407f86 <__gethex+0xf6>
  407fd4:	4698      	mov	r8, r3
  407fd6:	4545      	cmp	r5, r8
  407fd8:	d3e4      	bcc.n	407fa4 <__gethex+0x114>
  407fda:	9b08      	ldr	r3, [sp, #32]
  407fdc:	f84b 9b04 	str.w	r9, [fp], #4
  407fe0:	9805      	ldr	r0, [sp, #20]
  407fe2:	ebc3 0b0b 	rsb	fp, r3, fp
  407fe6:	ea4f 03ab 	mov.w	r3, fp, asr #2
  407fea:	6103      	str	r3, [r0, #16]
  407fec:	4648      	mov	r0, r9
  407fee:	015d      	lsls	r5, r3, #5
  407ff0:	f000 ffc0 	bl	408f74 <__hi0bits>
  407ff4:	9906      	ldr	r1, [sp, #24]
  407ff6:	1a28      	subs	r0, r5, r0
  407ff8:	680c      	ldr	r4, [r1, #0]
  407ffa:	42a0      	cmp	r0, r4
  407ffc:	f300 80ce 	bgt.w	40819c <__gethex+0x30c>
  408000:	f2c0 80f5 	blt.w	4081ee <__gethex+0x35e>
  408004:	2600      	movs	r6, #0
  408006:	9806      	ldr	r0, [sp, #24]
  408008:	9904      	ldr	r1, [sp, #16]
  40800a:	6883      	ldr	r3, [r0, #8]
  40800c:	4299      	cmp	r1, r3
  40800e:	f300 8091 	bgt.w	408134 <__gethex+0x2a4>
  408012:	9806      	ldr	r0, [sp, #24]
  408014:	9904      	ldr	r1, [sp, #16]
  408016:	6843      	ldr	r3, [r0, #4]
  408018:	4299      	cmp	r1, r3
  40801a:	f280 80a1 	bge.w	408160 <__gethex+0x2d0>
  40801e:	1a5d      	subs	r5, r3, r1
  408020:	42ac      	cmp	r4, r5
  408022:	f300 80fd 	bgt.w	408220 <__gethex+0x390>
  408026:	68c2      	ldr	r2, [r0, #12]
  408028:	2a02      	cmp	r2, #2
  40802a:	f000 8186 	beq.w	40833a <__gethex+0x4aa>
  40802e:	2a03      	cmp	r2, #3
  408030:	f000 8154 	beq.w	4082dc <__gethex+0x44c>
  408034:	2a01      	cmp	r2, #1
  408036:	f000 8171 	beq.w	40831c <__gethex+0x48c>
  40803a:	9807      	ldr	r0, [sp, #28]
  40803c:	9905      	ldr	r1, [sp, #20]
  40803e:	f000 fef9 	bl	408e34 <_Bfree>
  408042:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408044:	2300      	movs	r3, #0
  408046:	6013      	str	r3, [r2, #0]
  408048:	2050      	movs	r0, #80	; 0x50
  40804a:	e777      	b.n	407f3c <__gethex+0xac>
  40804c:	f8cb 9000 	str.w	r9, [fp]
  408050:	f04f 0900 	mov.w	r9, #0
  408054:	f10b 0b04 	add.w	fp, fp, #4
  408058:	464a      	mov	r2, r9
  40805a:	2704      	movs	r7, #4
  40805c:	e797      	b.n	407f8e <__gethex+0xfe>
  40805e:	7863      	ldrb	r3, [r4, #1]
  408060:	2b2b      	cmp	r3, #43	; 0x2b
  408062:	f000 8096 	beq.w	408192 <__gethex+0x302>
  408066:	2b2d      	cmp	r3, #45	; 0x2d
  408068:	d06f      	beq.n	40814a <__gethex+0x2ba>
  40806a:	1c60      	adds	r0, r4, #1
  40806c:	f04f 0b00 	mov.w	fp, #0
  408070:	5cf2      	ldrb	r2, [r6, r3]
  408072:	4b49      	ldr	r3, [pc, #292]	; (408198 <__gethex+0x308>)
  408074:	1e51      	subs	r1, r2, #1
  408076:	2918      	cmp	r1, #24
  408078:	f63f af56 	bhi.w	407f28 <__gethex+0x98>
  40807c:	7841      	ldrb	r1, [r0, #1]
  40807e:	3a10      	subs	r2, #16
  408080:	5c59      	ldrb	r1, [r3, r1]
  408082:	1c43      	adds	r3, r0, #1
  408084:	f101 3cff 	add.w	ip, r1, #4294967295
  408088:	f1bc 0f18 	cmp.w	ip, #24
  40808c:	d812      	bhi.n	4080b4 <__gethex+0x224>
  40808e:	3002      	adds	r0, #2
  408090:	f890 c000 	ldrb.w	ip, [r0]
  408094:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  408098:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  40809c:	f816 100c 	ldrb.w	r1, [r6, ip]
  4080a0:	4603      	mov	r3, r0
  4080a2:	f101 3cff 	add.w	ip, r1, #4294967295
  4080a6:	f1bc 0f18 	cmp.w	ip, #24
  4080aa:	f1a2 0210 	sub.w	r2, r2, #16
  4080ae:	f100 0001 	add.w	r0, r0, #1
  4080b2:	d9ed      	bls.n	408090 <__gethex+0x200>
  4080b4:	f1bb 0f00 	cmp.w	fp, #0
  4080b8:	d000      	beq.n	4080bc <__gethex+0x22c>
  4080ba:	4252      	negs	r2, r2
  4080bc:	9804      	ldr	r0, [sp, #16]
  4080be:	4410      	add	r0, r2
  4080c0:	9004      	str	r0, [sp, #16]
  4080c2:	e732      	b.n	407f2a <__gethex+0x9a>
  4080c4:	4628      	mov	r0, r5
  4080c6:	9902      	ldr	r1, [sp, #8]
  4080c8:	9a03      	ldr	r2, [sp, #12]
  4080ca:	f001 fd6b 	bl	409ba4 <strncmp>
  4080ce:	2800      	cmp	r0, #0
  4080d0:	d140      	bne.n	408154 <__gethex+0x2c4>
  4080d2:	9803      	ldr	r0, [sp, #12]
  4080d4:	5c2b      	ldrb	r3, [r5, r0]
  4080d6:	4604      	mov	r4, r0
  4080d8:	5cf2      	ldrb	r2, [r6, r3]
  4080da:	442c      	add	r4, r5
  4080dc:	2a00      	cmp	r2, #0
  4080de:	f000 8097 	beq.w	408210 <__gethex+0x380>
  4080e2:	2b30      	cmp	r3, #48	; 0x30
  4080e4:	f040 8142 	bne.w	40836c <__gethex+0x4dc>
  4080e8:	1c62      	adds	r2, r4, #1
  4080ea:	7813      	ldrb	r3, [r2, #0]
  4080ec:	4615      	mov	r5, r2
  4080ee:	2b30      	cmp	r3, #48	; 0x30
  4080f0:	f102 0201 	add.w	r2, r2, #1
  4080f4:	d0f9      	beq.n	4080ea <__gethex+0x25a>
  4080f6:	5cf3      	ldrb	r3, [r6, r3]
  4080f8:	f1d3 0901 	rsbs	r9, r3, #1
  4080fc:	46a3      	mov	fp, r4
  4080fe:	bf38      	it	cc
  408100:	f04f 0900 	movcc.w	r9, #0
  408104:	2701      	movs	r7, #1
  408106:	e6ef      	b.n	407ee8 <__gethex+0x58>
  408108:	4447      	add	r7, r8
  40810a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  40810e:	f000 ff31 	bl	408f74 <__hi0bits>
  408112:	f1c4 0320 	rsb	r3, r4, #32
  408116:	4298      	cmp	r0, r3
  408118:	f280 80dc 	bge.w	4082d4 <__gethex+0x444>
  40811c:	9805      	ldr	r0, [sp, #20]
  40811e:	2101      	movs	r1, #1
  408120:	f7ff fe66 	bl	407df0 <rshift>
  408124:	9806      	ldr	r0, [sp, #24]
  408126:	9904      	ldr	r1, [sp, #16]
  408128:	6883      	ldr	r3, [r0, #8]
  40812a:	3101      	adds	r1, #1
  40812c:	4299      	cmp	r1, r3
  40812e:	9104      	str	r1, [sp, #16]
  408130:	f340 80d0 	ble.w	4082d4 <__gethex+0x444>
  408134:	9807      	ldr	r0, [sp, #28]
  408136:	9905      	ldr	r1, [sp, #20]
  408138:	f000 fe7c 	bl	408e34 <_Bfree>
  40813c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40813e:	2300      	movs	r3, #0
  408140:	20a3      	movs	r0, #163	; 0xa3
  408142:	6013      	str	r3, [r2, #0]
  408144:	b00b      	add	sp, #44	; 0x2c
  408146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40814a:	f04f 0b01 	mov.w	fp, #1
  40814e:	78a3      	ldrb	r3, [r4, #2]
  408150:	1ca0      	adds	r0, r4, #2
  408152:	e78d      	b.n	408070 <__gethex+0x1e0>
  408154:	9404      	str	r4, [sp, #16]
  408156:	782b      	ldrb	r3, [r5, #0]
  408158:	462c      	mov	r4, r5
  40815a:	f04f 0901 	mov.w	r9, #1
  40815e:	e6dd      	b.n	407f1c <__gethex+0x8c>
  408160:	2501      	movs	r5, #1
  408162:	b166      	cbz	r6, 40817e <__gethex+0x2ee>
  408164:	9806      	ldr	r0, [sp, #24]
  408166:	68c3      	ldr	r3, [r0, #12]
  408168:	2b02      	cmp	r3, #2
  40816a:	f000 808a 	beq.w	408282 <__gethex+0x3f2>
  40816e:	2b03      	cmp	r3, #3
  408170:	f000 808b 	beq.w	40828a <__gethex+0x3fa>
  408174:	2b01      	cmp	r3, #1
  408176:	f000 80c1 	beq.w	4082fc <__gethex+0x46c>
  40817a:	f045 0510 	orr.w	r5, r5, #16
  40817e:	9b05      	ldr	r3, [sp, #20]
  408180:	9814      	ldr	r0, [sp, #80]	; 0x50
  408182:	9909      	ldr	r1, [sp, #36]	; 0x24
  408184:	6003      	str	r3, [r0, #0]
  408186:	9b04      	ldr	r3, [sp, #16]
  408188:	4628      	mov	r0, r5
  40818a:	600b      	str	r3, [r1, #0]
  40818c:	b00b      	add	sp, #44	; 0x2c
  40818e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408192:	f04f 0b00 	mov.w	fp, #0
  408196:	e7da      	b.n	40814e <__gethex+0x2be>
  408198:	0040a9d4 	.word	0x0040a9d4
  40819c:	1b05      	subs	r5, r0, r4
  40819e:	4629      	mov	r1, r5
  4081a0:	9805      	ldr	r0, [sp, #20]
  4081a2:	f001 fa3f 	bl	409624 <__any_on>
  4081a6:	2800      	cmp	r0, #0
  4081a8:	d036      	beq.n	408218 <__gethex+0x388>
  4081aa:	1e6b      	subs	r3, r5, #1
  4081ac:	f003 011f 	and.w	r1, r3, #31
  4081b0:	2601      	movs	r6, #1
  4081b2:	fa06 f101 	lsl.w	r1, r6, r1
  4081b6:	9808      	ldr	r0, [sp, #32]
  4081b8:	115a      	asrs	r2, r3, #5
  4081ba:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4081be:	4211      	tst	r1, r2
  4081c0:	d00a      	beq.n	4081d8 <__gethex+0x348>
  4081c2:	42b3      	cmp	r3, r6
  4081c4:	f340 80a8 	ble.w	408318 <__gethex+0x488>
  4081c8:	9805      	ldr	r0, [sp, #20]
  4081ca:	1ea9      	subs	r1, r5, #2
  4081cc:	f001 fa2a 	bl	409624 <__any_on>
  4081d0:	2800      	cmp	r0, #0
  4081d2:	f000 80a1 	beq.w	408318 <__gethex+0x488>
  4081d6:	2603      	movs	r6, #3
  4081d8:	9b04      	ldr	r3, [sp, #16]
  4081da:	4629      	mov	r1, r5
  4081dc:	442b      	add	r3, r5
  4081de:	9805      	ldr	r0, [sp, #20]
  4081e0:	9304      	str	r3, [sp, #16]
  4081e2:	f7ff fe05 	bl	407df0 <rshift>
  4081e6:	e70e      	b.n	408006 <__gethex+0x176>
  4081e8:	f8cd b010 	str.w	fp, [sp, #16]
  4081ec:	e696      	b.n	407f1c <__gethex+0x8c>
  4081ee:	1a25      	subs	r5, r4, r0
  4081f0:	9905      	ldr	r1, [sp, #20]
  4081f2:	462a      	mov	r2, r5
  4081f4:	9807      	ldr	r0, [sp, #28]
  4081f6:	f001 f801 	bl	4091fc <__lshift>
  4081fa:	9b04      	ldr	r3, [sp, #16]
  4081fc:	9005      	str	r0, [sp, #20]
  4081fe:	1b5b      	subs	r3, r3, r5
  408200:	9304      	str	r3, [sp, #16]
  408202:	f100 0314 	add.w	r3, r0, #20
  408206:	9308      	str	r3, [sp, #32]
  408208:	2600      	movs	r6, #0
  40820a:	e6fc      	b.n	408006 <__gethex+0x176>
  40820c:	2700      	movs	r7, #0
  40820e:	e661      	b.n	407ed4 <__gethex+0x44>
  408210:	9204      	str	r2, [sp, #16]
  408212:	f04f 0901 	mov.w	r9, #1
  408216:	e681      	b.n	407f1c <__gethex+0x8c>
  408218:	4606      	mov	r6, r0
  40821a:	e7dd      	b.n	4081d8 <__gethex+0x348>
  40821c:	462c      	mov	r4, r5
  40821e:	e66d      	b.n	407efc <__gethex+0x6c>
  408220:	1e6f      	subs	r7, r5, #1
  408222:	2e00      	cmp	r6, #0
  408224:	d158      	bne.n	4082d8 <__gethex+0x448>
  408226:	2f00      	cmp	r7, #0
  408228:	dd04      	ble.n	408234 <__gethex+0x3a4>
  40822a:	9805      	ldr	r0, [sp, #20]
  40822c:	4639      	mov	r1, r7
  40822e:	f001 f9f9 	bl	409624 <__any_on>
  408232:	4606      	mov	r6, r0
  408234:	f007 031f 	and.w	r3, r7, #31
  408238:	2201      	movs	r2, #1
  40823a:	409a      	lsls	r2, r3
  40823c:	9808      	ldr	r0, [sp, #32]
  40823e:	117f      	asrs	r7, r7, #5
  408240:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  408244:	4629      	mov	r1, r5
  408246:	421a      	tst	r2, r3
  408248:	9805      	ldr	r0, [sp, #20]
  40824a:	bf18      	it	ne
  40824c:	f046 0602 	orrne.w	r6, r6, #2
  408250:	f7ff fdce 	bl	407df0 <rshift>
  408254:	9b06      	ldr	r3, [sp, #24]
  408256:	1b64      	subs	r4, r4, r5
  408258:	685b      	ldr	r3, [r3, #4]
  40825a:	2502      	movs	r5, #2
  40825c:	9304      	str	r3, [sp, #16]
  40825e:	e780      	b.n	408162 <__gethex+0x2d2>
  408260:	9903      	ldr	r1, [sp, #12]
  408262:	5c63      	ldrb	r3, [r4, r1]
  408264:	468b      	mov	fp, r1
  408266:	5cf2      	ldrb	r2, [r6, r3]
  408268:	44a3      	add	fp, r4
  40826a:	2a00      	cmp	r2, #0
  40826c:	f000 8081 	beq.w	408372 <__gethex+0x4e2>
  408270:	f10b 0201 	add.w	r2, fp, #1
  408274:	7813      	ldrb	r3, [r2, #0]
  408276:	4614      	mov	r4, r2
  408278:	5cf1      	ldrb	r1, [r6, r3]
  40827a:	3201      	adds	r2, #1
  40827c:	2900      	cmp	r1, #0
  40827e:	d1f9      	bne.n	408274 <__gethex+0x3e4>
  408280:	e647      	b.n	407f12 <__gethex+0x82>
  408282:	9a15      	ldr	r2, [sp, #84]	; 0x54
  408284:	f1c2 0201 	rsb	r2, r2, #1
  408288:	9215      	str	r2, [sp, #84]	; 0x54
  40828a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40828c:	2b00      	cmp	r3, #0
  40828e:	f43f af74 	beq.w	40817a <__gethex+0x2ea>
  408292:	9b05      	ldr	r3, [sp, #20]
  408294:	2000      	movs	r0, #0
  408296:	691e      	ldr	r6, [r3, #16]
  408298:	9b08      	ldr	r3, [sp, #32]
  40829a:	ea4f 0886 	mov.w	r8, r6, lsl #2
  40829e:	461f      	mov	r7, r3
  4082a0:	4447      	add	r7, r8
  4082a2:	e003      	b.n	4082ac <__gethex+0x41c>
  4082a4:	429f      	cmp	r7, r3
  4082a6:	f843 0c04 	str.w	r0, [r3, #-4]
  4082aa:	d94a      	bls.n	408342 <__gethex+0x4b2>
  4082ac:	4619      	mov	r1, r3
  4082ae:	f853 2b04 	ldr.w	r2, [r3], #4
  4082b2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4082b6:	d0f5      	beq.n	4082a4 <__gethex+0x414>
  4082b8:	3201      	adds	r2, #1
  4082ba:	9f08      	ldr	r7, [sp, #32]
  4082bc:	600a      	str	r2, [r1, #0]
  4082be:	2d02      	cmp	r5, #2
  4082c0:	d04d      	beq.n	40835e <__gethex+0x4ce>
  4082c2:	9a05      	ldr	r2, [sp, #20]
  4082c4:	6913      	ldr	r3, [r2, #16]
  4082c6:	429e      	cmp	r6, r3
  4082c8:	f6ff af28 	blt.w	40811c <__gethex+0x28c>
  4082cc:	f014 041f 	ands.w	r4, r4, #31
  4082d0:	f47f af1a 	bne.w	408108 <__gethex+0x278>
  4082d4:	2521      	movs	r5, #33	; 0x21
  4082d6:	e752      	b.n	40817e <__gethex+0x2ee>
  4082d8:	2601      	movs	r6, #1
  4082da:	e7ab      	b.n	408234 <__gethex+0x3a4>
  4082dc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4082de:	2900      	cmp	r1, #0
  4082e0:	f43f aeab 	beq.w	40803a <__gethex+0x1aa>
  4082e4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4082e6:	2201      	movs	r2, #1
  4082e8:	6003      	str	r3, [r0, #0]
  4082ea:	9b05      	ldr	r3, [sp, #20]
  4082ec:	9914      	ldr	r1, [sp, #80]	; 0x50
  4082ee:	611a      	str	r2, [r3, #16]
  4082f0:	9b08      	ldr	r3, [sp, #32]
  4082f2:	2062      	movs	r0, #98	; 0x62
  4082f4:	601a      	str	r2, [r3, #0]
  4082f6:	9b05      	ldr	r3, [sp, #20]
  4082f8:	600b      	str	r3, [r1, #0]
  4082fa:	e61f      	b.n	407f3c <__gethex+0xac>
  4082fc:	07b2      	lsls	r2, r6, #30
  4082fe:	f57f af3c 	bpl.w	40817a <__gethex+0x2ea>
  408302:	9908      	ldr	r1, [sp, #32]
  408304:	680b      	ldr	r3, [r1, #0]
  408306:	4333      	orrs	r3, r6
  408308:	07db      	lsls	r3, r3, #31
  40830a:	d4c2      	bmi.n	408292 <__gethex+0x402>
  40830c:	e735      	b.n	40817a <__gethex+0x2ea>
  40830e:	f8dd b020 	ldr.w	fp, [sp, #32]
  408312:	f04f 0900 	mov.w	r9, #0
  408316:	e660      	b.n	407fda <__gethex+0x14a>
  408318:	2602      	movs	r6, #2
  40831a:	e75d      	b.n	4081d8 <__gethex+0x348>
  40831c:	42a5      	cmp	r5, r4
  40831e:	f47f ae8c 	bne.w	40803a <__gethex+0x1aa>
  408322:	2c01      	cmp	r4, #1
  408324:	ddde      	ble.n	4082e4 <__gethex+0x454>
  408326:	1e61      	subs	r1, r4, #1
  408328:	9805      	ldr	r0, [sp, #20]
  40832a:	f001 f97b 	bl	409624 <__any_on>
  40832e:	2800      	cmp	r0, #0
  408330:	f43f ae83 	beq.w	40803a <__gethex+0x1aa>
  408334:	9a06      	ldr	r2, [sp, #24]
  408336:	6853      	ldr	r3, [r2, #4]
  408338:	e7d4      	b.n	4082e4 <__gethex+0x454>
  40833a:	9815      	ldr	r0, [sp, #84]	; 0x54
  40833c:	2800      	cmp	r0, #0
  40833e:	d0d1      	beq.n	4082e4 <__gethex+0x454>
  408340:	e67b      	b.n	40803a <__gethex+0x1aa>
  408342:	9805      	ldr	r0, [sp, #20]
  408344:	6883      	ldr	r3, [r0, #8]
  408346:	429e      	cmp	r6, r3
  408348:	da15      	bge.n	408376 <__gethex+0x4e6>
  40834a:	9f08      	ldr	r7, [sp, #32]
  40834c:	4633      	mov	r3, r6
  40834e:	9805      	ldr	r0, [sp, #20]
  408350:	1c5a      	adds	r2, r3, #1
  408352:	2101      	movs	r1, #1
  408354:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  408358:	6102      	str	r2, [r0, #16]
  40835a:	6159      	str	r1, [r3, #20]
  40835c:	e7af      	b.n	4082be <__gethex+0x42e>
  40835e:	9906      	ldr	r1, [sp, #24]
  408360:	680b      	ldr	r3, [r1, #0]
  408362:	3b01      	subs	r3, #1
  408364:	42a3      	cmp	r3, r4
  408366:	d01c      	beq.n	4083a2 <__gethex+0x512>
  408368:	2522      	movs	r5, #34	; 0x22
  40836a:	e708      	b.n	40817e <__gethex+0x2ee>
  40836c:	4613      	mov	r3, r2
  40836e:	4625      	mov	r5, r4
  408370:	e6c2      	b.n	4080f8 <__gethex+0x268>
  408372:	465c      	mov	r4, fp
  408374:	e5cd      	b.n	407f12 <__gethex+0x82>
  408376:	6841      	ldr	r1, [r0, #4]
  408378:	9807      	ldr	r0, [sp, #28]
  40837a:	3101      	adds	r1, #1
  40837c:	f000 fd34 	bl	408de8 <_Balloc>
  408380:	9905      	ldr	r1, [sp, #20]
  408382:	4607      	mov	r7, r0
  408384:	690b      	ldr	r3, [r1, #16]
  408386:	300c      	adds	r0, #12
  408388:	1c9a      	adds	r2, r3, #2
  40838a:	0092      	lsls	r2, r2, #2
  40838c:	310c      	adds	r1, #12
  40838e:	f000 fc4b 	bl	408c28 <memcpy>
  408392:	9807      	ldr	r0, [sp, #28]
  408394:	9905      	ldr	r1, [sp, #20]
  408396:	f000 fd4d 	bl	408e34 <_Bfree>
  40839a:	9705      	str	r7, [sp, #20]
  40839c:	693b      	ldr	r3, [r7, #16]
  40839e:	3714      	adds	r7, #20
  4083a0:	e7d5      	b.n	40834e <__gethex+0x4be>
  4083a2:	f004 031f 	and.w	r3, r4, #31
  4083a6:	2201      	movs	r2, #1
  4083a8:	409a      	lsls	r2, r3
  4083aa:	1164      	asrs	r4, r4, #5
  4083ac:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  4083b0:	421a      	tst	r2, r3
  4083b2:	bf14      	ite	ne
  4083b4:	2521      	movne	r5, #33	; 0x21
  4083b6:	2522      	moveq	r5, #34	; 0x22
  4083b8:	e6e1      	b.n	40817e <__gethex+0x2ee>
  4083ba:	bf00      	nop

004083bc <__hexnan>:
  4083bc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4083c0:	680b      	ldr	r3, [r1, #0]
  4083c2:	4691      	mov	r9, r2
  4083c4:	115a      	asrs	r2, r3, #5
  4083c6:	b084      	sub	sp, #16
  4083c8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  4083cc:	f013 031f 	ands.w	r3, r3, #31
  4083d0:	9200      	str	r2, [sp, #0]
  4083d2:	bf18      	it	ne
  4083d4:	3204      	addne	r2, #4
  4083d6:	9001      	str	r0, [sp, #4]
  4083d8:	bf18      	it	ne
  4083da:	9200      	strne	r2, [sp, #0]
  4083dc:	9900      	ldr	r1, [sp, #0]
  4083de:	9a01      	ldr	r2, [sp, #4]
  4083e0:	9303      	str	r3, [sp, #12]
  4083e2:	2300      	movs	r3, #0
  4083e4:	1f0f      	subs	r7, r1, #4
  4083e6:	f841 3c04 	str.w	r3, [r1, #-4]
  4083ea:	6811      	ldr	r1, [r2, #0]
  4083ec:	469a      	mov	sl, r3
  4083ee:	461d      	mov	r5, r3
  4083f0:	461e      	mov	r6, r3
  4083f2:	784b      	ldrb	r3, [r1, #1]
  4083f4:	46bc      	mov	ip, r7
  4083f6:	4638      	mov	r0, r7
  4083f8:	f8df 8150 	ldr.w	r8, [pc, #336]	; 40854c <__hexnan+0x190>
  4083fc:	9702      	str	r7, [sp, #8]
  4083fe:	b33b      	cbz	r3, 408450 <__hexnan+0x94>
  408400:	f818 2003 	ldrb.w	r2, [r8, r3]
  408404:	2a00      	cmp	r2, #0
  408406:	d148      	bne.n	40849a <__hexnan+0xde>
  408408:	2b20      	cmp	r3, #32
  40840a:	d866      	bhi.n	4084da <__hexnan+0x11e>
  40840c:	42ae      	cmp	r6, r5
  40840e:	dd1b      	ble.n	408448 <__hexnan+0x8c>
  408410:	4560      	cmp	r0, ip
  408412:	d215      	bcs.n	408440 <__hexnan+0x84>
  408414:	f1ba 0f07 	cmp.w	sl, #7
  408418:	dc12      	bgt.n	408440 <__hexnan+0x84>
  40841a:	f1ca 0a08 	rsb	sl, sl, #8
  40841e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  408422:	6802      	ldr	r2, [r0, #0]
  408424:	f1ca 0b20 	rsb	fp, sl, #32
  408428:	4603      	mov	r3, r0
  40842a:	685c      	ldr	r4, [r3, #4]
  40842c:	fa04 f70b 	lsl.w	r7, r4, fp
  408430:	4317      	orrs	r7, r2
  408432:	fa24 f20a 	lsr.w	r2, r4, sl
  408436:	601f      	str	r7, [r3, #0]
  408438:	f843 2f04 	str.w	r2, [r3, #4]!
  40843c:	459c      	cmp	ip, r3
  40843e:	d8f4      	bhi.n	40842a <__hexnan+0x6e>
  408440:	4548      	cmp	r0, r9
  408442:	d841      	bhi.n	4084c8 <__hexnan+0x10c>
  408444:	f04f 0a08 	mov.w	sl, #8
  408448:	3101      	adds	r1, #1
  40844a:	784b      	ldrb	r3, [r1, #1]
  40844c:	2b00      	cmp	r3, #0
  40844e:	d1d7      	bne.n	408400 <__hexnan+0x44>
  408450:	9f02      	ldr	r7, [sp, #8]
  408452:	2e00      	cmp	r6, #0
  408454:	d044      	beq.n	4084e0 <__hexnan+0x124>
  408456:	4560      	cmp	r0, ip
  408458:	d202      	bcs.n	408460 <__hexnan+0xa4>
  40845a:	f1ba 0f07 	cmp.w	sl, #7
  40845e:	dd61      	ble.n	408524 <__hexnan+0x168>
  408460:	4581      	cmp	r9, r0
  408462:	d242      	bcs.n	4084ea <__hexnan+0x12e>
  408464:	464b      	mov	r3, r9
  408466:	f850 2b04 	ldr.w	r2, [r0], #4
  40846a:	4287      	cmp	r7, r0
  40846c:	f843 2b04 	str.w	r2, [r3], #4
  408470:	d2f9      	bcs.n	408466 <__hexnan+0xaa>
  408472:	2200      	movs	r2, #0
  408474:	f843 2b04 	str.w	r2, [r3], #4
  408478:	429f      	cmp	r7, r3
  40847a:	d2fb      	bcs.n	408474 <__hexnan+0xb8>
  40847c:	9900      	ldr	r1, [sp, #0]
  40847e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  408482:	b92b      	cbnz	r3, 408490 <__hexnan+0xd4>
  408484:	45b9      	cmp	r9, r7
  408486:	d040      	beq.n	40850a <__hexnan+0x14e>
  408488:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  40848c:	2b00      	cmp	r3, #0
  40848e:	d0f9      	beq.n	408484 <__hexnan+0xc8>
  408490:	2005      	movs	r0, #5
  408492:	b004      	add	sp, #16
  408494:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408498:	4770      	bx	lr
  40849a:	f10a 0a01 	add.w	sl, sl, #1
  40849e:	f1ba 0f08 	cmp.w	sl, #8
  4084a2:	f106 0601 	add.w	r6, r6, #1
  4084a6:	dc06      	bgt.n	4084b6 <__hexnan+0xfa>
  4084a8:	6803      	ldr	r3, [r0, #0]
  4084aa:	011b      	lsls	r3, r3, #4
  4084ac:	f002 020f 	and.w	r2, r2, #15
  4084b0:	431a      	orrs	r2, r3
  4084b2:	6002      	str	r2, [r0, #0]
  4084b4:	e7c8      	b.n	408448 <__hexnan+0x8c>
  4084b6:	4548      	cmp	r0, r9
  4084b8:	d9c6      	bls.n	408448 <__hexnan+0x8c>
  4084ba:	2300      	movs	r3, #0
  4084bc:	f840 3c04 	str.w	r3, [r0, #-4]
  4084c0:	f04f 0a01 	mov.w	sl, #1
  4084c4:	3804      	subs	r0, #4
  4084c6:	e7f1      	b.n	4084ac <__hexnan+0xf0>
  4084c8:	2300      	movs	r3, #0
  4084ca:	f1a0 0c04 	sub.w	ip, r0, #4
  4084ce:	f840 3c04 	str.w	r3, [r0, #-4]
  4084d2:	4635      	mov	r5, r6
  4084d4:	4660      	mov	r0, ip
  4084d6:	469a      	mov	sl, r3
  4084d8:	e7b6      	b.n	408448 <__hexnan+0x8c>
  4084da:	2b29      	cmp	r3, #41	; 0x29
  4084dc:	9f02      	ldr	r7, [sp, #8]
  4084de:	d01b      	beq.n	408518 <__hexnan+0x15c>
  4084e0:	2004      	movs	r0, #4
  4084e2:	b004      	add	sp, #16
  4084e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4084e8:	4770      	bx	lr
  4084ea:	9a03      	ldr	r2, [sp, #12]
  4084ec:	2a00      	cmp	r2, #0
  4084ee:	d0c5      	beq.n	40847c <__hexnan+0xc0>
  4084f0:	9a03      	ldr	r2, [sp, #12]
  4084f2:	9900      	ldr	r1, [sp, #0]
  4084f4:	f1c2 0320 	rsb	r3, r2, #32
  4084f8:	f04f 32ff 	mov.w	r2, #4294967295
  4084fc:	40da      	lsrs	r2, r3
  4084fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
  408502:	4013      	ands	r3, r2
  408504:	f841 3c04 	str.w	r3, [r1, #-4]
  408508:	e7bb      	b.n	408482 <__hexnan+0xc6>
  40850a:	2301      	movs	r3, #1
  40850c:	2005      	movs	r0, #5
  40850e:	603b      	str	r3, [r7, #0]
  408510:	b004      	add	sp, #16
  408512:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408516:	4770      	bx	lr
  408518:	9a01      	ldr	r2, [sp, #4]
  40851a:	3102      	adds	r1, #2
  40851c:	6011      	str	r1, [r2, #0]
  40851e:	2e00      	cmp	r6, #0
  408520:	d199      	bne.n	408456 <__hexnan+0x9a>
  408522:	e7dd      	b.n	4084e0 <__hexnan+0x124>
  408524:	f1ca 0508 	rsb	r5, sl, #8
  408528:	00ad      	lsls	r5, r5, #2
  40852a:	6802      	ldr	r2, [r0, #0]
  40852c:	f1c5 0620 	rsb	r6, r5, #32
  408530:	4603      	mov	r3, r0
  408532:	6859      	ldr	r1, [r3, #4]
  408534:	fa01 f406 	lsl.w	r4, r1, r6
  408538:	4314      	orrs	r4, r2
  40853a:	fa21 f205 	lsr.w	r2, r1, r5
  40853e:	601c      	str	r4, [r3, #0]
  408540:	f843 2f04 	str.w	r2, [r3, #4]!
  408544:	4563      	cmp	r3, ip
  408546:	d3f4      	bcc.n	408532 <__hexnan+0x176>
  408548:	e78a      	b.n	408460 <__hexnan+0xa4>
  40854a:	bf00      	nop
  40854c:	0040a9d4 	.word	0x0040a9d4

00408550 <__locale_charset>:
  408550:	4800      	ldr	r0, [pc, #0]	; (408554 <__locale_charset+0x4>)
  408552:	4770      	bx	lr
  408554:	2000055c 	.word	0x2000055c

00408558 <__locale_mb_cur_max>:
  408558:	4b01      	ldr	r3, [pc, #4]	; (408560 <__locale_mb_cur_max+0x8>)
  40855a:	6818      	ldr	r0, [r3, #0]
  40855c:	4770      	bx	lr
  40855e:	bf00      	nop
  408560:	2000057c 	.word	0x2000057c

00408564 <_localeconv_r>:
  408564:	4800      	ldr	r0, [pc, #0]	; (408568 <_localeconv_r+0x4>)
  408566:	4770      	bx	lr
  408568:	20000524 	.word	0x20000524

0040856c <__smakebuf_r>:
  40856c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40856e:	898b      	ldrh	r3, [r1, #12]
  408570:	b091      	sub	sp, #68	; 0x44
  408572:	b29a      	uxth	r2, r3
  408574:	0796      	lsls	r6, r2, #30
  408576:	460c      	mov	r4, r1
  408578:	4605      	mov	r5, r0
  40857a:	d437      	bmi.n	4085ec <__smakebuf_r+0x80>
  40857c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408580:	2900      	cmp	r1, #0
  408582:	db17      	blt.n	4085b4 <__smakebuf_r+0x48>
  408584:	aa01      	add	r2, sp, #4
  408586:	f001 fd63 	bl	40a050 <_fstat_r>
  40858a:	2800      	cmp	r0, #0
  40858c:	db10      	blt.n	4085b0 <__smakebuf_r+0x44>
  40858e:	9b02      	ldr	r3, [sp, #8]
  408590:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  408594:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  408598:	424f      	negs	r7, r1
  40859a:	414f      	adcs	r7, r1
  40859c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4085a0:	d02c      	beq.n	4085fc <__smakebuf_r+0x90>
  4085a2:	89a3      	ldrh	r3, [r4, #12]
  4085a4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4085a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4085ac:	81a3      	strh	r3, [r4, #12]
  4085ae:	e00b      	b.n	4085c8 <__smakebuf_r+0x5c>
  4085b0:	89a3      	ldrh	r3, [r4, #12]
  4085b2:	b29a      	uxth	r2, r3
  4085b4:	f012 0f80 	tst.w	r2, #128	; 0x80
  4085b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4085bc:	81a3      	strh	r3, [r4, #12]
  4085be:	bf14      	ite	ne
  4085c0:	2640      	movne	r6, #64	; 0x40
  4085c2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4085c6:	2700      	movs	r7, #0
  4085c8:	4628      	mov	r0, r5
  4085ca:	4631      	mov	r1, r6
  4085cc:	f000 f846 	bl	40865c <_malloc_r>
  4085d0:	89a3      	ldrh	r3, [r4, #12]
  4085d2:	2800      	cmp	r0, #0
  4085d4:	d029      	beq.n	40862a <__smakebuf_r+0xbe>
  4085d6:	4a1b      	ldr	r2, [pc, #108]	; (408644 <__smakebuf_r+0xd8>)
  4085d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4085dc:	63ea      	str	r2, [r5, #60]	; 0x3c
  4085de:	81a3      	strh	r3, [r4, #12]
  4085e0:	6020      	str	r0, [r4, #0]
  4085e2:	6120      	str	r0, [r4, #16]
  4085e4:	6166      	str	r6, [r4, #20]
  4085e6:	b9a7      	cbnz	r7, 408612 <__smakebuf_r+0xa6>
  4085e8:	b011      	add	sp, #68	; 0x44
  4085ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4085ec:	f101 0343 	add.w	r3, r1, #67	; 0x43
  4085f0:	2201      	movs	r2, #1
  4085f2:	600b      	str	r3, [r1, #0]
  4085f4:	610b      	str	r3, [r1, #16]
  4085f6:	614a      	str	r2, [r1, #20]
  4085f8:	b011      	add	sp, #68	; 0x44
  4085fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4085fc:	4a12      	ldr	r2, [pc, #72]	; (408648 <__smakebuf_r+0xdc>)
  4085fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  408600:	4293      	cmp	r3, r2
  408602:	d1ce      	bne.n	4085a2 <__smakebuf_r+0x36>
  408604:	89a3      	ldrh	r3, [r4, #12]
  408606:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40860a:	4333      	orrs	r3, r6
  40860c:	81a3      	strh	r3, [r4, #12]
  40860e:	64e6      	str	r6, [r4, #76]	; 0x4c
  408610:	e7da      	b.n	4085c8 <__smakebuf_r+0x5c>
  408612:	4628      	mov	r0, r5
  408614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408618:	f001 fd2e 	bl	40a078 <_isatty_r>
  40861c:	2800      	cmp	r0, #0
  40861e:	d0e3      	beq.n	4085e8 <__smakebuf_r+0x7c>
  408620:	89a3      	ldrh	r3, [r4, #12]
  408622:	f043 0301 	orr.w	r3, r3, #1
  408626:	81a3      	strh	r3, [r4, #12]
  408628:	e7de      	b.n	4085e8 <__smakebuf_r+0x7c>
  40862a:	059a      	lsls	r2, r3, #22
  40862c:	d4dc      	bmi.n	4085e8 <__smakebuf_r+0x7c>
  40862e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408632:	f043 0302 	orr.w	r3, r3, #2
  408636:	2101      	movs	r1, #1
  408638:	81a3      	strh	r3, [r4, #12]
  40863a:	6022      	str	r2, [r4, #0]
  40863c:	6122      	str	r2, [r4, #16]
  40863e:	6161      	str	r1, [r4, #20]
  408640:	e7d2      	b.n	4085e8 <__smakebuf_r+0x7c>
  408642:	bf00      	nop
  408644:	00407665 	.word	0x00407665
  408648:	00409b1d 	.word	0x00409b1d

0040864c <malloc>:
  40864c:	4b02      	ldr	r3, [pc, #8]	; (408658 <malloc+0xc>)
  40864e:	4601      	mov	r1, r0
  408650:	6818      	ldr	r0, [r3, #0]
  408652:	f000 b803 	b.w	40865c <_malloc_r>
  408656:	bf00      	nop
  408658:	20000520 	.word	0x20000520

0040865c <_malloc_r>:
  40865c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408660:	f101 050b 	add.w	r5, r1, #11
  408664:	2d16      	cmp	r5, #22
  408666:	b083      	sub	sp, #12
  408668:	4606      	mov	r6, r0
  40866a:	d927      	bls.n	4086bc <_malloc_r+0x60>
  40866c:	f035 0507 	bics.w	r5, r5, #7
  408670:	d427      	bmi.n	4086c2 <_malloc_r+0x66>
  408672:	42a9      	cmp	r1, r5
  408674:	d825      	bhi.n	4086c2 <_malloc_r+0x66>
  408676:	4630      	mov	r0, r6
  408678:	f000 fbb2 	bl	408de0 <__malloc_lock>
  40867c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408680:	d226      	bcs.n	4086d0 <_malloc_r+0x74>
  408682:	4fc1      	ldr	r7, [pc, #772]	; (408988 <_malloc_r+0x32c>)
  408684:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  408688:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40868c:	68dc      	ldr	r4, [r3, #12]
  40868e:	429c      	cmp	r4, r3
  408690:	f000 81d2 	beq.w	408a38 <_malloc_r+0x3dc>
  408694:	6863      	ldr	r3, [r4, #4]
  408696:	68e2      	ldr	r2, [r4, #12]
  408698:	f023 0303 	bic.w	r3, r3, #3
  40869c:	4423      	add	r3, r4
  40869e:	6858      	ldr	r0, [r3, #4]
  4086a0:	68a1      	ldr	r1, [r4, #8]
  4086a2:	f040 0501 	orr.w	r5, r0, #1
  4086a6:	60ca      	str	r2, [r1, #12]
  4086a8:	4630      	mov	r0, r6
  4086aa:	6091      	str	r1, [r2, #8]
  4086ac:	605d      	str	r5, [r3, #4]
  4086ae:	f000 fb99 	bl	408de4 <__malloc_unlock>
  4086b2:	3408      	adds	r4, #8
  4086b4:	4620      	mov	r0, r4
  4086b6:	b003      	add	sp, #12
  4086b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086bc:	2510      	movs	r5, #16
  4086be:	42a9      	cmp	r1, r5
  4086c0:	d9d9      	bls.n	408676 <_malloc_r+0x1a>
  4086c2:	2400      	movs	r4, #0
  4086c4:	230c      	movs	r3, #12
  4086c6:	4620      	mov	r0, r4
  4086c8:	6033      	str	r3, [r6, #0]
  4086ca:	b003      	add	sp, #12
  4086cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086d0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  4086d4:	f000 8089 	beq.w	4087ea <_malloc_r+0x18e>
  4086d8:	f1bc 0f04 	cmp.w	ip, #4
  4086dc:	f200 8160 	bhi.w	4089a0 <_malloc_r+0x344>
  4086e0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  4086e4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  4086e8:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4086ec:	4fa6      	ldr	r7, [pc, #664]	; (408988 <_malloc_r+0x32c>)
  4086ee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4086f2:	68cc      	ldr	r4, [r1, #12]
  4086f4:	42a1      	cmp	r1, r4
  4086f6:	d105      	bne.n	408704 <_malloc_r+0xa8>
  4086f8:	e00c      	b.n	408714 <_malloc_r+0xb8>
  4086fa:	2b00      	cmp	r3, #0
  4086fc:	da79      	bge.n	4087f2 <_malloc_r+0x196>
  4086fe:	68e4      	ldr	r4, [r4, #12]
  408700:	42a1      	cmp	r1, r4
  408702:	d007      	beq.n	408714 <_malloc_r+0xb8>
  408704:	6862      	ldr	r2, [r4, #4]
  408706:	f022 0203 	bic.w	r2, r2, #3
  40870a:	1b53      	subs	r3, r2, r5
  40870c:	2b0f      	cmp	r3, #15
  40870e:	ddf4      	ble.n	4086fa <_malloc_r+0x9e>
  408710:	f10c 3cff 	add.w	ip, ip, #4294967295
  408714:	f10c 0c01 	add.w	ip, ip, #1
  408718:	4b9b      	ldr	r3, [pc, #620]	; (408988 <_malloc_r+0x32c>)
  40871a:	693c      	ldr	r4, [r7, #16]
  40871c:	f103 0e08 	add.w	lr, r3, #8
  408720:	4574      	cmp	r4, lr
  408722:	f000 817e 	beq.w	408a22 <_malloc_r+0x3c6>
  408726:	6861      	ldr	r1, [r4, #4]
  408728:	f021 0103 	bic.w	r1, r1, #3
  40872c:	1b4a      	subs	r2, r1, r5
  40872e:	2a0f      	cmp	r2, #15
  408730:	f300 8164 	bgt.w	4089fc <_malloc_r+0x3a0>
  408734:	2a00      	cmp	r2, #0
  408736:	f8c3 e014 	str.w	lr, [r3, #20]
  40873a:	f8c3 e010 	str.w	lr, [r3, #16]
  40873e:	da69      	bge.n	408814 <_malloc_r+0x1b8>
  408740:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  408744:	f080 813a 	bcs.w	4089bc <_malloc_r+0x360>
  408748:	08c9      	lsrs	r1, r1, #3
  40874a:	108a      	asrs	r2, r1, #2
  40874c:	f04f 0801 	mov.w	r8, #1
  408750:	fa08 f802 	lsl.w	r8, r8, r2
  408754:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408758:	685a      	ldr	r2, [r3, #4]
  40875a:	6888      	ldr	r0, [r1, #8]
  40875c:	ea48 0202 	orr.w	r2, r8, r2
  408760:	60a0      	str	r0, [r4, #8]
  408762:	60e1      	str	r1, [r4, #12]
  408764:	605a      	str	r2, [r3, #4]
  408766:	608c      	str	r4, [r1, #8]
  408768:	60c4      	str	r4, [r0, #12]
  40876a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40876e:	2001      	movs	r0, #1
  408770:	4098      	lsls	r0, r3
  408772:	4290      	cmp	r0, r2
  408774:	d85b      	bhi.n	40882e <_malloc_r+0x1d2>
  408776:	4202      	tst	r2, r0
  408778:	d106      	bne.n	408788 <_malloc_r+0x12c>
  40877a:	f02c 0c03 	bic.w	ip, ip, #3
  40877e:	0040      	lsls	r0, r0, #1
  408780:	4202      	tst	r2, r0
  408782:	f10c 0c04 	add.w	ip, ip, #4
  408786:	d0fa      	beq.n	40877e <_malloc_r+0x122>
  408788:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40878c:	4644      	mov	r4, r8
  40878e:	46e1      	mov	r9, ip
  408790:	68e3      	ldr	r3, [r4, #12]
  408792:	429c      	cmp	r4, r3
  408794:	d107      	bne.n	4087a6 <_malloc_r+0x14a>
  408796:	e146      	b.n	408a26 <_malloc_r+0x3ca>
  408798:	2a00      	cmp	r2, #0
  40879a:	f280 8157 	bge.w	408a4c <_malloc_r+0x3f0>
  40879e:	68db      	ldr	r3, [r3, #12]
  4087a0:	429c      	cmp	r4, r3
  4087a2:	f000 8140 	beq.w	408a26 <_malloc_r+0x3ca>
  4087a6:	6859      	ldr	r1, [r3, #4]
  4087a8:	f021 0103 	bic.w	r1, r1, #3
  4087ac:	1b4a      	subs	r2, r1, r5
  4087ae:	2a0f      	cmp	r2, #15
  4087b0:	ddf2      	ble.n	408798 <_malloc_r+0x13c>
  4087b2:	461c      	mov	r4, r3
  4087b4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  4087b8:	68d9      	ldr	r1, [r3, #12]
  4087ba:	f045 0901 	orr.w	r9, r5, #1
  4087be:	f042 0801 	orr.w	r8, r2, #1
  4087c2:	441d      	add	r5, r3
  4087c4:	f8c3 9004 	str.w	r9, [r3, #4]
  4087c8:	4630      	mov	r0, r6
  4087ca:	f8cc 100c 	str.w	r1, [ip, #12]
  4087ce:	f8c1 c008 	str.w	ip, [r1, #8]
  4087d2:	617d      	str	r5, [r7, #20]
  4087d4:	613d      	str	r5, [r7, #16]
  4087d6:	f8c5 e00c 	str.w	lr, [r5, #12]
  4087da:	f8c5 e008 	str.w	lr, [r5, #8]
  4087de:	f8c5 8004 	str.w	r8, [r5, #4]
  4087e2:	50aa      	str	r2, [r5, r2]
  4087e4:	f000 fafe 	bl	408de4 <__malloc_unlock>
  4087e8:	e764      	b.n	4086b4 <_malloc_r+0x58>
  4087ea:	217e      	movs	r1, #126	; 0x7e
  4087ec:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  4087f0:	e77c      	b.n	4086ec <_malloc_r+0x90>
  4087f2:	4422      	add	r2, r4
  4087f4:	6850      	ldr	r0, [r2, #4]
  4087f6:	68e3      	ldr	r3, [r4, #12]
  4087f8:	68a1      	ldr	r1, [r4, #8]
  4087fa:	f040 0501 	orr.w	r5, r0, #1
  4087fe:	60cb      	str	r3, [r1, #12]
  408800:	4630      	mov	r0, r6
  408802:	6099      	str	r1, [r3, #8]
  408804:	6055      	str	r5, [r2, #4]
  408806:	f000 faed 	bl	408de4 <__malloc_unlock>
  40880a:	3408      	adds	r4, #8
  40880c:	4620      	mov	r0, r4
  40880e:	b003      	add	sp, #12
  408810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408814:	4421      	add	r1, r4
  408816:	684b      	ldr	r3, [r1, #4]
  408818:	4630      	mov	r0, r6
  40881a:	f043 0301 	orr.w	r3, r3, #1
  40881e:	604b      	str	r3, [r1, #4]
  408820:	f000 fae0 	bl	408de4 <__malloc_unlock>
  408824:	3408      	adds	r4, #8
  408826:	4620      	mov	r0, r4
  408828:	b003      	add	sp, #12
  40882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40882e:	68bc      	ldr	r4, [r7, #8]
  408830:	6863      	ldr	r3, [r4, #4]
  408832:	f023 0903 	bic.w	r9, r3, #3
  408836:	45a9      	cmp	r9, r5
  408838:	d304      	bcc.n	408844 <_malloc_r+0x1e8>
  40883a:	ebc5 0309 	rsb	r3, r5, r9
  40883e:	2b0f      	cmp	r3, #15
  408840:	f300 8091 	bgt.w	408966 <_malloc_r+0x30a>
  408844:	4b51      	ldr	r3, [pc, #324]	; (40898c <_malloc_r+0x330>)
  408846:	4a52      	ldr	r2, [pc, #328]	; (408990 <_malloc_r+0x334>)
  408848:	6819      	ldr	r1, [r3, #0]
  40884a:	6813      	ldr	r3, [r2, #0]
  40884c:	eb05 0a01 	add.w	sl, r5, r1
  408850:	3301      	adds	r3, #1
  408852:	eb04 0b09 	add.w	fp, r4, r9
  408856:	f000 8161 	beq.w	408b1c <_malloc_r+0x4c0>
  40885a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40885e:	f10a 0a0f 	add.w	sl, sl, #15
  408862:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  408866:	f02a 0a0f 	bic.w	sl, sl, #15
  40886a:	4630      	mov	r0, r6
  40886c:	4651      	mov	r1, sl
  40886e:	9201      	str	r2, [sp, #4]
  408870:	f001 f910 	bl	409a94 <_sbrk_r>
  408874:	f1b0 3fff 	cmp.w	r0, #4294967295
  408878:	4680      	mov	r8, r0
  40887a:	9a01      	ldr	r2, [sp, #4]
  40887c:	f000 8101 	beq.w	408a82 <_malloc_r+0x426>
  408880:	4583      	cmp	fp, r0
  408882:	f200 80fb 	bhi.w	408a7c <_malloc_r+0x420>
  408886:	f8df c114 	ldr.w	ip, [pc, #276]	; 40899c <_malloc_r+0x340>
  40888a:	45c3      	cmp	fp, r8
  40888c:	f8dc 3000 	ldr.w	r3, [ip]
  408890:	4453      	add	r3, sl
  408892:	f8cc 3000 	str.w	r3, [ip]
  408896:	f000 814a 	beq.w	408b2e <_malloc_r+0x4d2>
  40889a:	6812      	ldr	r2, [r2, #0]
  40889c:	493c      	ldr	r1, [pc, #240]	; (408990 <_malloc_r+0x334>)
  40889e:	3201      	adds	r2, #1
  4088a0:	bf1b      	ittet	ne
  4088a2:	ebcb 0b08 	rsbne	fp, fp, r8
  4088a6:	445b      	addne	r3, fp
  4088a8:	f8c1 8000 	streq.w	r8, [r1]
  4088ac:	f8cc 3000 	strne.w	r3, [ip]
  4088b0:	f018 0307 	ands.w	r3, r8, #7
  4088b4:	f000 8114 	beq.w	408ae0 <_malloc_r+0x484>
  4088b8:	f1c3 0208 	rsb	r2, r3, #8
  4088bc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  4088c0:	4490      	add	r8, r2
  4088c2:	3308      	adds	r3, #8
  4088c4:	44c2      	add	sl, r8
  4088c6:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4088ca:	ebca 0a03 	rsb	sl, sl, r3
  4088ce:	4651      	mov	r1, sl
  4088d0:	4630      	mov	r0, r6
  4088d2:	f8cd c004 	str.w	ip, [sp, #4]
  4088d6:	f001 f8dd 	bl	409a94 <_sbrk_r>
  4088da:	1c43      	adds	r3, r0, #1
  4088dc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4088e0:	f000 8135 	beq.w	408b4e <_malloc_r+0x4f2>
  4088e4:	ebc8 0200 	rsb	r2, r8, r0
  4088e8:	4452      	add	r2, sl
  4088ea:	f042 0201 	orr.w	r2, r2, #1
  4088ee:	f8dc 3000 	ldr.w	r3, [ip]
  4088f2:	42bc      	cmp	r4, r7
  4088f4:	4453      	add	r3, sl
  4088f6:	f8c7 8008 	str.w	r8, [r7, #8]
  4088fa:	f8cc 3000 	str.w	r3, [ip]
  4088fe:	f8c8 2004 	str.w	r2, [r8, #4]
  408902:	f8df a098 	ldr.w	sl, [pc, #152]	; 40899c <_malloc_r+0x340>
  408906:	d015      	beq.n	408934 <_malloc_r+0x2d8>
  408908:	f1b9 0f0f 	cmp.w	r9, #15
  40890c:	f240 80eb 	bls.w	408ae6 <_malloc_r+0x48a>
  408910:	6861      	ldr	r1, [r4, #4]
  408912:	f1a9 020c 	sub.w	r2, r9, #12
  408916:	f022 0207 	bic.w	r2, r2, #7
  40891a:	f001 0101 	and.w	r1, r1, #1
  40891e:	ea42 0e01 	orr.w	lr, r2, r1
  408922:	2005      	movs	r0, #5
  408924:	18a1      	adds	r1, r4, r2
  408926:	2a0f      	cmp	r2, #15
  408928:	f8c4 e004 	str.w	lr, [r4, #4]
  40892c:	6048      	str	r0, [r1, #4]
  40892e:	6088      	str	r0, [r1, #8]
  408930:	f200 8111 	bhi.w	408b56 <_malloc_r+0x4fa>
  408934:	4a17      	ldr	r2, [pc, #92]	; (408994 <_malloc_r+0x338>)
  408936:	68bc      	ldr	r4, [r7, #8]
  408938:	6811      	ldr	r1, [r2, #0]
  40893a:	428b      	cmp	r3, r1
  40893c:	bf88      	it	hi
  40893e:	6013      	strhi	r3, [r2, #0]
  408940:	4a15      	ldr	r2, [pc, #84]	; (408998 <_malloc_r+0x33c>)
  408942:	6811      	ldr	r1, [r2, #0]
  408944:	428b      	cmp	r3, r1
  408946:	bf88      	it	hi
  408948:	6013      	strhi	r3, [r2, #0]
  40894a:	6862      	ldr	r2, [r4, #4]
  40894c:	f022 0203 	bic.w	r2, r2, #3
  408950:	4295      	cmp	r5, r2
  408952:	ebc5 0302 	rsb	r3, r5, r2
  408956:	d801      	bhi.n	40895c <_malloc_r+0x300>
  408958:	2b0f      	cmp	r3, #15
  40895a:	dc04      	bgt.n	408966 <_malloc_r+0x30a>
  40895c:	4630      	mov	r0, r6
  40895e:	f000 fa41 	bl	408de4 <__malloc_unlock>
  408962:	2400      	movs	r4, #0
  408964:	e6a6      	b.n	4086b4 <_malloc_r+0x58>
  408966:	f045 0201 	orr.w	r2, r5, #1
  40896a:	f043 0301 	orr.w	r3, r3, #1
  40896e:	4425      	add	r5, r4
  408970:	6062      	str	r2, [r4, #4]
  408972:	4630      	mov	r0, r6
  408974:	60bd      	str	r5, [r7, #8]
  408976:	606b      	str	r3, [r5, #4]
  408978:	f000 fa34 	bl	408de4 <__malloc_unlock>
  40897c:	3408      	adds	r4, #8
  40897e:	4620      	mov	r0, r4
  408980:	b003      	add	sp, #12
  408982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408986:	bf00      	nop
  408988:	20000580 	.word	0x20000580
  40898c:	20000a80 	.word	0x20000a80
  408990:	2000098c 	.word	0x2000098c
  408994:	20000a7c 	.word	0x20000a7c
  408998:	20000a78 	.word	0x20000a78
  40899c:	20000a84 	.word	0x20000a84
  4089a0:	f1bc 0f14 	cmp.w	ip, #20
  4089a4:	d961      	bls.n	408a6a <_malloc_r+0x40e>
  4089a6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  4089aa:	f200 808f 	bhi.w	408acc <_malloc_r+0x470>
  4089ae:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  4089b2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  4089b6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4089ba:	e697      	b.n	4086ec <_malloc_r+0x90>
  4089bc:	0a4b      	lsrs	r3, r1, #9
  4089be:	2b04      	cmp	r3, #4
  4089c0:	d958      	bls.n	408a74 <_malloc_r+0x418>
  4089c2:	2b14      	cmp	r3, #20
  4089c4:	f200 80ad 	bhi.w	408b22 <_malloc_r+0x4c6>
  4089c8:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  4089cc:	0050      	lsls	r0, r2, #1
  4089ce:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  4089d2:	6883      	ldr	r3, [r0, #8]
  4089d4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 408b90 <_malloc_r+0x534>
  4089d8:	4283      	cmp	r3, r0
  4089da:	f000 808a 	beq.w	408af2 <_malloc_r+0x496>
  4089de:	685a      	ldr	r2, [r3, #4]
  4089e0:	f022 0203 	bic.w	r2, r2, #3
  4089e4:	4291      	cmp	r1, r2
  4089e6:	d202      	bcs.n	4089ee <_malloc_r+0x392>
  4089e8:	689b      	ldr	r3, [r3, #8]
  4089ea:	4298      	cmp	r0, r3
  4089ec:	d1f7      	bne.n	4089de <_malloc_r+0x382>
  4089ee:	68d9      	ldr	r1, [r3, #12]
  4089f0:	687a      	ldr	r2, [r7, #4]
  4089f2:	60e1      	str	r1, [r4, #12]
  4089f4:	60a3      	str	r3, [r4, #8]
  4089f6:	608c      	str	r4, [r1, #8]
  4089f8:	60dc      	str	r4, [r3, #12]
  4089fa:	e6b6      	b.n	40876a <_malloc_r+0x10e>
  4089fc:	f045 0701 	orr.w	r7, r5, #1
  408a00:	f042 0101 	orr.w	r1, r2, #1
  408a04:	4425      	add	r5, r4
  408a06:	6067      	str	r7, [r4, #4]
  408a08:	4630      	mov	r0, r6
  408a0a:	615d      	str	r5, [r3, #20]
  408a0c:	611d      	str	r5, [r3, #16]
  408a0e:	f8c5 e00c 	str.w	lr, [r5, #12]
  408a12:	f8c5 e008 	str.w	lr, [r5, #8]
  408a16:	6069      	str	r1, [r5, #4]
  408a18:	50aa      	str	r2, [r5, r2]
  408a1a:	3408      	adds	r4, #8
  408a1c:	f000 f9e2 	bl	408de4 <__malloc_unlock>
  408a20:	e648      	b.n	4086b4 <_malloc_r+0x58>
  408a22:	685a      	ldr	r2, [r3, #4]
  408a24:	e6a1      	b.n	40876a <_malloc_r+0x10e>
  408a26:	f109 0901 	add.w	r9, r9, #1
  408a2a:	f019 0f03 	tst.w	r9, #3
  408a2e:	f104 0408 	add.w	r4, r4, #8
  408a32:	f47f aead 	bne.w	408790 <_malloc_r+0x134>
  408a36:	e02d      	b.n	408a94 <_malloc_r+0x438>
  408a38:	f104 0308 	add.w	r3, r4, #8
  408a3c:	6964      	ldr	r4, [r4, #20]
  408a3e:	42a3      	cmp	r3, r4
  408a40:	bf08      	it	eq
  408a42:	f10c 0c02 	addeq.w	ip, ip, #2
  408a46:	f43f ae67 	beq.w	408718 <_malloc_r+0xbc>
  408a4a:	e623      	b.n	408694 <_malloc_r+0x38>
  408a4c:	4419      	add	r1, r3
  408a4e:	6848      	ldr	r0, [r1, #4]
  408a50:	461c      	mov	r4, r3
  408a52:	f854 2f08 	ldr.w	r2, [r4, #8]!
  408a56:	68db      	ldr	r3, [r3, #12]
  408a58:	f040 0501 	orr.w	r5, r0, #1
  408a5c:	604d      	str	r5, [r1, #4]
  408a5e:	4630      	mov	r0, r6
  408a60:	60d3      	str	r3, [r2, #12]
  408a62:	609a      	str	r2, [r3, #8]
  408a64:	f000 f9be 	bl	408de4 <__malloc_unlock>
  408a68:	e624      	b.n	4086b4 <_malloc_r+0x58>
  408a6a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  408a6e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408a72:	e63b      	b.n	4086ec <_malloc_r+0x90>
  408a74:	098a      	lsrs	r2, r1, #6
  408a76:	3238      	adds	r2, #56	; 0x38
  408a78:	0050      	lsls	r0, r2, #1
  408a7a:	e7a8      	b.n	4089ce <_malloc_r+0x372>
  408a7c:	42bc      	cmp	r4, r7
  408a7e:	f43f af02 	beq.w	408886 <_malloc_r+0x22a>
  408a82:	68bc      	ldr	r4, [r7, #8]
  408a84:	6862      	ldr	r2, [r4, #4]
  408a86:	f022 0203 	bic.w	r2, r2, #3
  408a8a:	e761      	b.n	408950 <_malloc_r+0x2f4>
  408a8c:	f8d8 8000 	ldr.w	r8, [r8]
  408a90:	4598      	cmp	r8, r3
  408a92:	d17a      	bne.n	408b8a <_malloc_r+0x52e>
  408a94:	f01c 0f03 	tst.w	ip, #3
  408a98:	f1a8 0308 	sub.w	r3, r8, #8
  408a9c:	f10c 3cff 	add.w	ip, ip, #4294967295
  408aa0:	d1f4      	bne.n	408a8c <_malloc_r+0x430>
  408aa2:	687b      	ldr	r3, [r7, #4]
  408aa4:	ea23 0300 	bic.w	r3, r3, r0
  408aa8:	607b      	str	r3, [r7, #4]
  408aaa:	0040      	lsls	r0, r0, #1
  408aac:	4298      	cmp	r0, r3
  408aae:	f63f aebe 	bhi.w	40882e <_malloc_r+0x1d2>
  408ab2:	2800      	cmp	r0, #0
  408ab4:	f43f aebb 	beq.w	40882e <_malloc_r+0x1d2>
  408ab8:	4203      	tst	r3, r0
  408aba:	46cc      	mov	ip, r9
  408abc:	f47f ae64 	bne.w	408788 <_malloc_r+0x12c>
  408ac0:	0040      	lsls	r0, r0, #1
  408ac2:	4203      	tst	r3, r0
  408ac4:	f10c 0c04 	add.w	ip, ip, #4
  408ac8:	d0fa      	beq.n	408ac0 <_malloc_r+0x464>
  408aca:	e65d      	b.n	408788 <_malloc_r+0x12c>
  408acc:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  408ad0:	d819      	bhi.n	408b06 <_malloc_r+0x4aa>
  408ad2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  408ad6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  408ada:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408ade:	e605      	b.n	4086ec <_malloc_r+0x90>
  408ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  408ae4:	e6ee      	b.n	4088c4 <_malloc_r+0x268>
  408ae6:	2301      	movs	r3, #1
  408ae8:	f8c8 3004 	str.w	r3, [r8, #4]
  408aec:	4644      	mov	r4, r8
  408aee:	2200      	movs	r2, #0
  408af0:	e72e      	b.n	408950 <_malloc_r+0x2f4>
  408af2:	1092      	asrs	r2, r2, #2
  408af4:	2001      	movs	r0, #1
  408af6:	4090      	lsls	r0, r2
  408af8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408afc:	4619      	mov	r1, r3
  408afe:	4302      	orrs	r2, r0
  408b00:	f8c8 2004 	str.w	r2, [r8, #4]
  408b04:	e775      	b.n	4089f2 <_malloc_r+0x396>
  408b06:	f240 5354 	movw	r3, #1364	; 0x554
  408b0a:	459c      	cmp	ip, r3
  408b0c:	d81b      	bhi.n	408b46 <_malloc_r+0x4ea>
  408b0e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  408b12:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  408b16:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408b1a:	e5e7      	b.n	4086ec <_malloc_r+0x90>
  408b1c:	f10a 0a10 	add.w	sl, sl, #16
  408b20:	e6a3      	b.n	40886a <_malloc_r+0x20e>
  408b22:	2b54      	cmp	r3, #84	; 0x54
  408b24:	d81f      	bhi.n	408b66 <_malloc_r+0x50a>
  408b26:	0b0a      	lsrs	r2, r1, #12
  408b28:	326e      	adds	r2, #110	; 0x6e
  408b2a:	0050      	lsls	r0, r2, #1
  408b2c:	e74f      	b.n	4089ce <_malloc_r+0x372>
  408b2e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  408b32:	2900      	cmp	r1, #0
  408b34:	f47f aeb1 	bne.w	40889a <_malloc_r+0x23e>
  408b38:	eb0a 0109 	add.w	r1, sl, r9
  408b3c:	68ba      	ldr	r2, [r7, #8]
  408b3e:	f041 0101 	orr.w	r1, r1, #1
  408b42:	6051      	str	r1, [r2, #4]
  408b44:	e6f6      	b.n	408934 <_malloc_r+0x2d8>
  408b46:	21fc      	movs	r1, #252	; 0xfc
  408b48:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  408b4c:	e5ce      	b.n	4086ec <_malloc_r+0x90>
  408b4e:	2201      	movs	r2, #1
  408b50:	f04f 0a00 	mov.w	sl, #0
  408b54:	e6cb      	b.n	4088ee <_malloc_r+0x292>
  408b56:	f104 0108 	add.w	r1, r4, #8
  408b5a:	4630      	mov	r0, r6
  408b5c:	f7fe fecc 	bl	4078f8 <_free_r>
  408b60:	f8da 3000 	ldr.w	r3, [sl]
  408b64:	e6e6      	b.n	408934 <_malloc_r+0x2d8>
  408b66:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  408b6a:	d803      	bhi.n	408b74 <_malloc_r+0x518>
  408b6c:	0bca      	lsrs	r2, r1, #15
  408b6e:	3277      	adds	r2, #119	; 0x77
  408b70:	0050      	lsls	r0, r2, #1
  408b72:	e72c      	b.n	4089ce <_malloc_r+0x372>
  408b74:	f240 5254 	movw	r2, #1364	; 0x554
  408b78:	4293      	cmp	r3, r2
  408b7a:	d803      	bhi.n	408b84 <_malloc_r+0x528>
  408b7c:	0c8a      	lsrs	r2, r1, #18
  408b7e:	327c      	adds	r2, #124	; 0x7c
  408b80:	0050      	lsls	r0, r2, #1
  408b82:	e724      	b.n	4089ce <_malloc_r+0x372>
  408b84:	20fc      	movs	r0, #252	; 0xfc
  408b86:	227e      	movs	r2, #126	; 0x7e
  408b88:	e721      	b.n	4089ce <_malloc_r+0x372>
  408b8a:	687b      	ldr	r3, [r7, #4]
  408b8c:	e78d      	b.n	408aaa <_malloc_r+0x44e>
  408b8e:	bf00      	nop
  408b90:	20000580 	.word	0x20000580

00408b94 <memchr>:
  408b94:	0783      	lsls	r3, r0, #30
  408b96:	b470      	push	{r4, r5, r6}
  408b98:	b2c9      	uxtb	r1, r1
  408b9a:	d040      	beq.n	408c1e <memchr+0x8a>
  408b9c:	1e54      	subs	r4, r2, #1
  408b9e:	b32a      	cbz	r2, 408bec <memchr+0x58>
  408ba0:	7803      	ldrb	r3, [r0, #0]
  408ba2:	428b      	cmp	r3, r1
  408ba4:	d023      	beq.n	408bee <memchr+0x5a>
  408ba6:	1c43      	adds	r3, r0, #1
  408ba8:	e004      	b.n	408bb4 <memchr+0x20>
  408baa:	b1fc      	cbz	r4, 408bec <memchr+0x58>
  408bac:	7805      	ldrb	r5, [r0, #0]
  408bae:	4614      	mov	r4, r2
  408bb0:	428d      	cmp	r5, r1
  408bb2:	d01c      	beq.n	408bee <memchr+0x5a>
  408bb4:	f013 0f03 	tst.w	r3, #3
  408bb8:	4618      	mov	r0, r3
  408bba:	f104 32ff 	add.w	r2, r4, #4294967295
  408bbe:	f103 0301 	add.w	r3, r3, #1
  408bc2:	d1f2      	bne.n	408baa <memchr+0x16>
  408bc4:	2c03      	cmp	r4, #3
  408bc6:	d814      	bhi.n	408bf2 <memchr+0x5e>
  408bc8:	1e65      	subs	r5, r4, #1
  408bca:	b354      	cbz	r4, 408c22 <memchr+0x8e>
  408bcc:	7803      	ldrb	r3, [r0, #0]
  408bce:	428b      	cmp	r3, r1
  408bd0:	d00d      	beq.n	408bee <memchr+0x5a>
  408bd2:	1c42      	adds	r2, r0, #1
  408bd4:	2300      	movs	r3, #0
  408bd6:	e002      	b.n	408bde <memchr+0x4a>
  408bd8:	7804      	ldrb	r4, [r0, #0]
  408bda:	428c      	cmp	r4, r1
  408bdc:	d007      	beq.n	408bee <memchr+0x5a>
  408bde:	42ab      	cmp	r3, r5
  408be0:	4610      	mov	r0, r2
  408be2:	f103 0301 	add.w	r3, r3, #1
  408be6:	f102 0201 	add.w	r2, r2, #1
  408bea:	d1f5      	bne.n	408bd8 <memchr+0x44>
  408bec:	2000      	movs	r0, #0
  408bee:	bc70      	pop	{r4, r5, r6}
  408bf0:	4770      	bx	lr
  408bf2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  408bf6:	4603      	mov	r3, r0
  408bf8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  408bfc:	681a      	ldr	r2, [r3, #0]
  408bfe:	4618      	mov	r0, r3
  408c00:	4072      	eors	r2, r6
  408c02:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  408c06:	ea25 0202 	bic.w	r2, r5, r2
  408c0a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408c0e:	f103 0304 	add.w	r3, r3, #4
  408c12:	d1d9      	bne.n	408bc8 <memchr+0x34>
  408c14:	3c04      	subs	r4, #4
  408c16:	2c03      	cmp	r4, #3
  408c18:	4618      	mov	r0, r3
  408c1a:	d8ef      	bhi.n	408bfc <memchr+0x68>
  408c1c:	e7d4      	b.n	408bc8 <memchr+0x34>
  408c1e:	4614      	mov	r4, r2
  408c20:	e7d0      	b.n	408bc4 <memchr+0x30>
  408c22:	4620      	mov	r0, r4
  408c24:	e7e3      	b.n	408bee <memchr+0x5a>
  408c26:	bf00      	nop

00408c28 <memcpy>:
  408c28:	4684      	mov	ip, r0
  408c2a:	ea41 0300 	orr.w	r3, r1, r0
  408c2e:	f013 0303 	ands.w	r3, r3, #3
  408c32:	d149      	bne.n	408cc8 <memcpy+0xa0>
  408c34:	3a40      	subs	r2, #64	; 0x40
  408c36:	d323      	bcc.n	408c80 <memcpy+0x58>
  408c38:	680b      	ldr	r3, [r1, #0]
  408c3a:	6003      	str	r3, [r0, #0]
  408c3c:	684b      	ldr	r3, [r1, #4]
  408c3e:	6043      	str	r3, [r0, #4]
  408c40:	688b      	ldr	r3, [r1, #8]
  408c42:	6083      	str	r3, [r0, #8]
  408c44:	68cb      	ldr	r3, [r1, #12]
  408c46:	60c3      	str	r3, [r0, #12]
  408c48:	690b      	ldr	r3, [r1, #16]
  408c4a:	6103      	str	r3, [r0, #16]
  408c4c:	694b      	ldr	r3, [r1, #20]
  408c4e:	6143      	str	r3, [r0, #20]
  408c50:	698b      	ldr	r3, [r1, #24]
  408c52:	6183      	str	r3, [r0, #24]
  408c54:	69cb      	ldr	r3, [r1, #28]
  408c56:	61c3      	str	r3, [r0, #28]
  408c58:	6a0b      	ldr	r3, [r1, #32]
  408c5a:	6203      	str	r3, [r0, #32]
  408c5c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  408c5e:	6243      	str	r3, [r0, #36]	; 0x24
  408c60:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  408c62:	6283      	str	r3, [r0, #40]	; 0x28
  408c64:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  408c66:	62c3      	str	r3, [r0, #44]	; 0x2c
  408c68:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  408c6a:	6303      	str	r3, [r0, #48]	; 0x30
  408c6c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  408c6e:	6343      	str	r3, [r0, #52]	; 0x34
  408c70:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  408c72:	6383      	str	r3, [r0, #56]	; 0x38
  408c74:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  408c76:	63c3      	str	r3, [r0, #60]	; 0x3c
  408c78:	3040      	adds	r0, #64	; 0x40
  408c7a:	3140      	adds	r1, #64	; 0x40
  408c7c:	3a40      	subs	r2, #64	; 0x40
  408c7e:	d2db      	bcs.n	408c38 <memcpy+0x10>
  408c80:	3230      	adds	r2, #48	; 0x30
  408c82:	d30b      	bcc.n	408c9c <memcpy+0x74>
  408c84:	680b      	ldr	r3, [r1, #0]
  408c86:	6003      	str	r3, [r0, #0]
  408c88:	684b      	ldr	r3, [r1, #4]
  408c8a:	6043      	str	r3, [r0, #4]
  408c8c:	688b      	ldr	r3, [r1, #8]
  408c8e:	6083      	str	r3, [r0, #8]
  408c90:	68cb      	ldr	r3, [r1, #12]
  408c92:	60c3      	str	r3, [r0, #12]
  408c94:	3010      	adds	r0, #16
  408c96:	3110      	adds	r1, #16
  408c98:	3a10      	subs	r2, #16
  408c9a:	d2f3      	bcs.n	408c84 <memcpy+0x5c>
  408c9c:	320c      	adds	r2, #12
  408c9e:	d305      	bcc.n	408cac <memcpy+0x84>
  408ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ca4:	f840 3b04 	str.w	r3, [r0], #4
  408ca8:	3a04      	subs	r2, #4
  408caa:	d2f9      	bcs.n	408ca0 <memcpy+0x78>
  408cac:	3204      	adds	r2, #4
  408cae:	d008      	beq.n	408cc2 <memcpy+0x9a>
  408cb0:	07d2      	lsls	r2, r2, #31
  408cb2:	bf1c      	itt	ne
  408cb4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408cb8:	f800 3b01 	strbne.w	r3, [r0], #1
  408cbc:	d301      	bcc.n	408cc2 <memcpy+0x9a>
  408cbe:	880b      	ldrh	r3, [r1, #0]
  408cc0:	8003      	strh	r3, [r0, #0]
  408cc2:	4660      	mov	r0, ip
  408cc4:	4770      	bx	lr
  408cc6:	bf00      	nop
  408cc8:	2a08      	cmp	r2, #8
  408cca:	d313      	bcc.n	408cf4 <memcpy+0xcc>
  408ccc:	078b      	lsls	r3, r1, #30
  408cce:	d0b1      	beq.n	408c34 <memcpy+0xc>
  408cd0:	f010 0303 	ands.w	r3, r0, #3
  408cd4:	d0ae      	beq.n	408c34 <memcpy+0xc>
  408cd6:	f1c3 0304 	rsb	r3, r3, #4
  408cda:	1ad2      	subs	r2, r2, r3
  408cdc:	07db      	lsls	r3, r3, #31
  408cde:	bf1c      	itt	ne
  408ce0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408ce4:	f800 3b01 	strbne.w	r3, [r0], #1
  408ce8:	d3a4      	bcc.n	408c34 <memcpy+0xc>
  408cea:	f831 3b02 	ldrh.w	r3, [r1], #2
  408cee:	f820 3b02 	strh.w	r3, [r0], #2
  408cf2:	e79f      	b.n	408c34 <memcpy+0xc>
  408cf4:	3a04      	subs	r2, #4
  408cf6:	d3d9      	bcc.n	408cac <memcpy+0x84>
  408cf8:	3a01      	subs	r2, #1
  408cfa:	f811 3b01 	ldrb.w	r3, [r1], #1
  408cfe:	f800 3b01 	strb.w	r3, [r0], #1
  408d02:	d2f9      	bcs.n	408cf8 <memcpy+0xd0>
  408d04:	780b      	ldrb	r3, [r1, #0]
  408d06:	7003      	strb	r3, [r0, #0]
  408d08:	784b      	ldrb	r3, [r1, #1]
  408d0a:	7043      	strb	r3, [r0, #1]
  408d0c:	788b      	ldrb	r3, [r1, #2]
  408d0e:	7083      	strb	r3, [r0, #2]
  408d10:	4660      	mov	r0, ip
  408d12:	4770      	bx	lr

00408d14 <memmove>:
  408d14:	4288      	cmp	r0, r1
  408d16:	b4f0      	push	{r4, r5, r6, r7}
  408d18:	d910      	bls.n	408d3c <memmove+0x28>
  408d1a:	188c      	adds	r4, r1, r2
  408d1c:	42a0      	cmp	r0, r4
  408d1e:	d20d      	bcs.n	408d3c <memmove+0x28>
  408d20:	1885      	adds	r5, r0, r2
  408d22:	1e53      	subs	r3, r2, #1
  408d24:	b142      	cbz	r2, 408d38 <memmove+0x24>
  408d26:	4621      	mov	r1, r4
  408d28:	462a      	mov	r2, r5
  408d2a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  408d2e:	3b01      	subs	r3, #1
  408d30:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408d34:	1c5c      	adds	r4, r3, #1
  408d36:	d1f8      	bne.n	408d2a <memmove+0x16>
  408d38:	bcf0      	pop	{r4, r5, r6, r7}
  408d3a:	4770      	bx	lr
  408d3c:	2a0f      	cmp	r2, #15
  408d3e:	d944      	bls.n	408dca <memmove+0xb6>
  408d40:	ea40 0301 	orr.w	r3, r0, r1
  408d44:	079b      	lsls	r3, r3, #30
  408d46:	d144      	bne.n	408dd2 <memmove+0xbe>
  408d48:	f1a2 0710 	sub.w	r7, r2, #16
  408d4c:	093f      	lsrs	r7, r7, #4
  408d4e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  408d52:	3610      	adds	r6, #16
  408d54:	460c      	mov	r4, r1
  408d56:	4603      	mov	r3, r0
  408d58:	6825      	ldr	r5, [r4, #0]
  408d5a:	3310      	adds	r3, #16
  408d5c:	f843 5c10 	str.w	r5, [r3, #-16]
  408d60:	6865      	ldr	r5, [r4, #4]
  408d62:	3410      	adds	r4, #16
  408d64:	f843 5c0c 	str.w	r5, [r3, #-12]
  408d68:	f854 5c08 	ldr.w	r5, [r4, #-8]
  408d6c:	f843 5c08 	str.w	r5, [r3, #-8]
  408d70:	f854 5c04 	ldr.w	r5, [r4, #-4]
  408d74:	f843 5c04 	str.w	r5, [r3, #-4]
  408d78:	42b3      	cmp	r3, r6
  408d7a:	d1ed      	bne.n	408d58 <memmove+0x44>
  408d7c:	1c7b      	adds	r3, r7, #1
  408d7e:	f002 0c0f 	and.w	ip, r2, #15
  408d82:	011b      	lsls	r3, r3, #4
  408d84:	f1bc 0f03 	cmp.w	ip, #3
  408d88:	4419      	add	r1, r3
  408d8a:	4403      	add	r3, r0
  408d8c:	d923      	bls.n	408dd6 <memmove+0xc2>
  408d8e:	460e      	mov	r6, r1
  408d90:	461d      	mov	r5, r3
  408d92:	4664      	mov	r4, ip
  408d94:	f856 7b04 	ldr.w	r7, [r6], #4
  408d98:	3c04      	subs	r4, #4
  408d9a:	2c03      	cmp	r4, #3
  408d9c:	f845 7b04 	str.w	r7, [r5], #4
  408da0:	d8f8      	bhi.n	408d94 <memmove+0x80>
  408da2:	f1ac 0404 	sub.w	r4, ip, #4
  408da6:	f024 0403 	bic.w	r4, r4, #3
  408daa:	3404      	adds	r4, #4
  408dac:	f002 0203 	and.w	r2, r2, #3
  408db0:	4423      	add	r3, r4
  408db2:	4421      	add	r1, r4
  408db4:	2a00      	cmp	r2, #0
  408db6:	d0bf      	beq.n	408d38 <memmove+0x24>
  408db8:	441a      	add	r2, r3
  408dba:	f811 4b01 	ldrb.w	r4, [r1], #1
  408dbe:	f803 4b01 	strb.w	r4, [r3], #1
  408dc2:	4293      	cmp	r3, r2
  408dc4:	d1f9      	bne.n	408dba <memmove+0xa6>
  408dc6:	bcf0      	pop	{r4, r5, r6, r7}
  408dc8:	4770      	bx	lr
  408dca:	4603      	mov	r3, r0
  408dcc:	2a00      	cmp	r2, #0
  408dce:	d1f3      	bne.n	408db8 <memmove+0xa4>
  408dd0:	e7b2      	b.n	408d38 <memmove+0x24>
  408dd2:	4603      	mov	r3, r0
  408dd4:	e7f0      	b.n	408db8 <memmove+0xa4>
  408dd6:	4662      	mov	r2, ip
  408dd8:	2a00      	cmp	r2, #0
  408dda:	d1ed      	bne.n	408db8 <memmove+0xa4>
  408ddc:	e7ac      	b.n	408d38 <memmove+0x24>
  408dde:	bf00      	nop

00408de0 <__malloc_lock>:
  408de0:	4770      	bx	lr
  408de2:	bf00      	nop

00408de4 <__malloc_unlock>:
  408de4:	4770      	bx	lr
  408de6:	bf00      	nop

00408de8 <_Balloc>:
  408de8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  408dea:	b570      	push	{r4, r5, r6, lr}
  408dec:	4605      	mov	r5, r0
  408dee:	460c      	mov	r4, r1
  408df0:	b14a      	cbz	r2, 408e06 <_Balloc+0x1e>
  408df2:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  408df6:	b180      	cbz	r0, 408e1a <_Balloc+0x32>
  408df8:	6801      	ldr	r1, [r0, #0]
  408dfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  408dfe:	2200      	movs	r2, #0
  408e00:	6102      	str	r2, [r0, #16]
  408e02:	60c2      	str	r2, [r0, #12]
  408e04:	bd70      	pop	{r4, r5, r6, pc}
  408e06:	2221      	movs	r2, #33	; 0x21
  408e08:	2104      	movs	r1, #4
  408e0a:	f001 f897 	bl	409f3c <_calloc_r>
  408e0e:	64e8      	str	r0, [r5, #76]	; 0x4c
  408e10:	4602      	mov	r2, r0
  408e12:	2800      	cmp	r0, #0
  408e14:	d1ed      	bne.n	408df2 <_Balloc+0xa>
  408e16:	2000      	movs	r0, #0
  408e18:	bd70      	pop	{r4, r5, r6, pc}
  408e1a:	2101      	movs	r1, #1
  408e1c:	fa01 f604 	lsl.w	r6, r1, r4
  408e20:	1d72      	adds	r2, r6, #5
  408e22:	4628      	mov	r0, r5
  408e24:	0092      	lsls	r2, r2, #2
  408e26:	f001 f889 	bl	409f3c <_calloc_r>
  408e2a:	2800      	cmp	r0, #0
  408e2c:	d0f3      	beq.n	408e16 <_Balloc+0x2e>
  408e2e:	6044      	str	r4, [r0, #4]
  408e30:	6086      	str	r6, [r0, #8]
  408e32:	e7e4      	b.n	408dfe <_Balloc+0x16>

00408e34 <_Bfree>:
  408e34:	b131      	cbz	r1, 408e44 <_Bfree+0x10>
  408e36:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408e38:	684a      	ldr	r2, [r1, #4]
  408e3a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  408e3e:	6008      	str	r0, [r1, #0]
  408e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408e44:	4770      	bx	lr
  408e46:	bf00      	nop

00408e48 <__multadd>:
  408e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  408e4c:	690f      	ldr	r7, [r1, #16]
  408e4e:	b083      	sub	sp, #12
  408e50:	4688      	mov	r8, r1
  408e52:	4681      	mov	r9, r0
  408e54:	f101 0514 	add.w	r5, r1, #20
  408e58:	2400      	movs	r4, #0
  408e5a:	682e      	ldr	r6, [r5, #0]
  408e5c:	3401      	adds	r4, #1
  408e5e:	b2b1      	uxth	r1, r6
  408e60:	0c36      	lsrs	r6, r6, #16
  408e62:	fb02 3301 	mla	r3, r2, r1, r3
  408e66:	fb02 f606 	mul.w	r6, r2, r6
  408e6a:	b299      	uxth	r1, r3
  408e6c:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  408e70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  408e74:	42a7      	cmp	r7, r4
  408e76:	f845 1b04 	str.w	r1, [r5], #4
  408e7a:	ea4f 4313 	mov.w	r3, r3, lsr #16
  408e7e:	dcec      	bgt.n	408e5a <__multadd+0x12>
  408e80:	b14b      	cbz	r3, 408e96 <__multadd+0x4e>
  408e82:	f8d8 2008 	ldr.w	r2, [r8, #8]
  408e86:	4297      	cmp	r7, r2
  408e88:	da09      	bge.n	408e9e <__multadd+0x56>
  408e8a:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  408e8e:	3701      	adds	r7, #1
  408e90:	6153      	str	r3, [r2, #20]
  408e92:	f8c8 7010 	str.w	r7, [r8, #16]
  408e96:	4640      	mov	r0, r8
  408e98:	b003      	add	sp, #12
  408e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408e9e:	f8d8 1004 	ldr.w	r1, [r8, #4]
  408ea2:	4648      	mov	r0, r9
  408ea4:	3101      	adds	r1, #1
  408ea6:	9301      	str	r3, [sp, #4]
  408ea8:	f7ff ff9e 	bl	408de8 <_Balloc>
  408eac:	f8d8 2010 	ldr.w	r2, [r8, #16]
  408eb0:	f108 010c 	add.w	r1, r8, #12
  408eb4:	3202      	adds	r2, #2
  408eb6:	4604      	mov	r4, r0
  408eb8:	0092      	lsls	r2, r2, #2
  408eba:	300c      	adds	r0, #12
  408ebc:	f7ff feb4 	bl	408c28 <memcpy>
  408ec0:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  408ec4:	f8d8 1004 	ldr.w	r1, [r8, #4]
  408ec8:	9b01      	ldr	r3, [sp, #4]
  408eca:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  408ece:	f8c8 0000 	str.w	r0, [r8]
  408ed2:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  408ed6:	46a0      	mov	r8, r4
  408ed8:	e7d7      	b.n	408e8a <__multadd+0x42>
  408eda:	bf00      	nop

00408edc <__s2b>:
  408edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408ee0:	4699      	mov	r9, r3
  408ee2:	4b23      	ldr	r3, [pc, #140]	; (408f70 <__s2b+0x94>)
  408ee4:	f109 0408 	add.w	r4, r9, #8
  408ee8:	fb83 5304 	smull	r5, r3, r3, r4
  408eec:	17e4      	asrs	r4, r4, #31
  408eee:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  408ef2:	2b01      	cmp	r3, #1
  408ef4:	4607      	mov	r7, r0
  408ef6:	460c      	mov	r4, r1
  408ef8:	4690      	mov	r8, r2
  408efa:	9e08      	ldr	r6, [sp, #32]
  408efc:	dd35      	ble.n	408f6a <__s2b+0x8e>
  408efe:	2501      	movs	r5, #1
  408f00:	2100      	movs	r1, #0
  408f02:	006d      	lsls	r5, r5, #1
  408f04:	42ab      	cmp	r3, r5
  408f06:	f101 0101 	add.w	r1, r1, #1
  408f0a:	dcfa      	bgt.n	408f02 <__s2b+0x26>
  408f0c:	4638      	mov	r0, r7
  408f0e:	f7ff ff6b 	bl	408de8 <_Balloc>
  408f12:	2301      	movs	r3, #1
  408f14:	f1b8 0f09 	cmp.w	r8, #9
  408f18:	6146      	str	r6, [r0, #20]
  408f1a:	6103      	str	r3, [r0, #16]
  408f1c:	dd21      	ble.n	408f62 <__s2b+0x86>
  408f1e:	f104 0609 	add.w	r6, r4, #9
  408f22:	4635      	mov	r5, r6
  408f24:	4444      	add	r4, r8
  408f26:	f815 3b01 	ldrb.w	r3, [r5], #1
  408f2a:	4601      	mov	r1, r0
  408f2c:	3b30      	subs	r3, #48	; 0x30
  408f2e:	4638      	mov	r0, r7
  408f30:	220a      	movs	r2, #10
  408f32:	f7ff ff89 	bl	408e48 <__multadd>
  408f36:	42a5      	cmp	r5, r4
  408f38:	d1f5      	bne.n	408f26 <__s2b+0x4a>
  408f3a:	eb06 0408 	add.w	r4, r6, r8
  408f3e:	3c08      	subs	r4, #8
  408f40:	45c1      	cmp	r9, r8
  408f42:	dd0c      	ble.n	408f5e <__s2b+0x82>
  408f44:	ebc8 0809 	rsb	r8, r8, r9
  408f48:	44a0      	add	r8, r4
  408f4a:	f814 3b01 	ldrb.w	r3, [r4], #1
  408f4e:	4601      	mov	r1, r0
  408f50:	3b30      	subs	r3, #48	; 0x30
  408f52:	4638      	mov	r0, r7
  408f54:	220a      	movs	r2, #10
  408f56:	f7ff ff77 	bl	408e48 <__multadd>
  408f5a:	4544      	cmp	r4, r8
  408f5c:	d1f5      	bne.n	408f4a <__s2b+0x6e>
  408f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408f62:	340a      	adds	r4, #10
  408f64:	f04f 0809 	mov.w	r8, #9
  408f68:	e7ea      	b.n	408f40 <__s2b+0x64>
  408f6a:	2100      	movs	r1, #0
  408f6c:	e7ce      	b.n	408f0c <__s2b+0x30>
  408f6e:	bf00      	nop
  408f70:	38e38e39 	.word	0x38e38e39

00408f74 <__hi0bits>:
  408f74:	0c03      	lsrs	r3, r0, #16
  408f76:	041b      	lsls	r3, r3, #16
  408f78:	b9b3      	cbnz	r3, 408fa8 <__hi0bits+0x34>
  408f7a:	0400      	lsls	r0, r0, #16
  408f7c:	2310      	movs	r3, #16
  408f7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  408f82:	bf04      	itt	eq
  408f84:	0200      	lsleq	r0, r0, #8
  408f86:	3308      	addeq	r3, #8
  408f88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  408f8c:	bf04      	itt	eq
  408f8e:	0100      	lsleq	r0, r0, #4
  408f90:	3304      	addeq	r3, #4
  408f92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  408f96:	bf04      	itt	eq
  408f98:	0080      	lsleq	r0, r0, #2
  408f9a:	3302      	addeq	r3, #2
  408f9c:	2800      	cmp	r0, #0
  408f9e:	db07      	blt.n	408fb0 <__hi0bits+0x3c>
  408fa0:	0042      	lsls	r2, r0, #1
  408fa2:	d403      	bmi.n	408fac <__hi0bits+0x38>
  408fa4:	2020      	movs	r0, #32
  408fa6:	4770      	bx	lr
  408fa8:	2300      	movs	r3, #0
  408faa:	e7e8      	b.n	408f7e <__hi0bits+0xa>
  408fac:	1c58      	adds	r0, r3, #1
  408fae:	4770      	bx	lr
  408fb0:	4618      	mov	r0, r3
  408fb2:	4770      	bx	lr

00408fb4 <__lo0bits>:
  408fb4:	6803      	ldr	r3, [r0, #0]
  408fb6:	f013 0207 	ands.w	r2, r3, #7
  408fba:	d007      	beq.n	408fcc <__lo0bits+0x18>
  408fbc:	07d9      	lsls	r1, r3, #31
  408fbe:	d420      	bmi.n	409002 <__lo0bits+0x4e>
  408fc0:	079a      	lsls	r2, r3, #30
  408fc2:	d420      	bmi.n	409006 <__lo0bits+0x52>
  408fc4:	089b      	lsrs	r3, r3, #2
  408fc6:	6003      	str	r3, [r0, #0]
  408fc8:	2002      	movs	r0, #2
  408fca:	4770      	bx	lr
  408fcc:	b299      	uxth	r1, r3
  408fce:	b909      	cbnz	r1, 408fd4 <__lo0bits+0x20>
  408fd0:	0c1b      	lsrs	r3, r3, #16
  408fd2:	2210      	movs	r2, #16
  408fd4:	f013 0fff 	tst.w	r3, #255	; 0xff
  408fd8:	bf04      	itt	eq
  408fda:	0a1b      	lsreq	r3, r3, #8
  408fdc:	3208      	addeq	r2, #8
  408fde:	0719      	lsls	r1, r3, #28
  408fe0:	bf04      	itt	eq
  408fe2:	091b      	lsreq	r3, r3, #4
  408fe4:	3204      	addeq	r2, #4
  408fe6:	0799      	lsls	r1, r3, #30
  408fe8:	bf04      	itt	eq
  408fea:	089b      	lsreq	r3, r3, #2
  408fec:	3202      	addeq	r2, #2
  408fee:	07d9      	lsls	r1, r3, #31
  408ff0:	d404      	bmi.n	408ffc <__lo0bits+0x48>
  408ff2:	085b      	lsrs	r3, r3, #1
  408ff4:	d101      	bne.n	408ffa <__lo0bits+0x46>
  408ff6:	2020      	movs	r0, #32
  408ff8:	4770      	bx	lr
  408ffa:	3201      	adds	r2, #1
  408ffc:	6003      	str	r3, [r0, #0]
  408ffe:	4610      	mov	r0, r2
  409000:	4770      	bx	lr
  409002:	2000      	movs	r0, #0
  409004:	4770      	bx	lr
  409006:	085b      	lsrs	r3, r3, #1
  409008:	6003      	str	r3, [r0, #0]
  40900a:	2001      	movs	r0, #1
  40900c:	4770      	bx	lr
  40900e:	bf00      	nop

00409010 <__i2b>:
  409010:	b510      	push	{r4, lr}
  409012:	460c      	mov	r4, r1
  409014:	2101      	movs	r1, #1
  409016:	f7ff fee7 	bl	408de8 <_Balloc>
  40901a:	2201      	movs	r2, #1
  40901c:	6144      	str	r4, [r0, #20]
  40901e:	6102      	str	r2, [r0, #16]
  409020:	bd10      	pop	{r4, pc}
  409022:	bf00      	nop

00409024 <__multiply>:
  409024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409028:	690d      	ldr	r5, [r1, #16]
  40902a:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40902e:	b085      	sub	sp, #20
  409030:	454d      	cmp	r5, r9
  409032:	460c      	mov	r4, r1
  409034:	4692      	mov	sl, r2
  409036:	da04      	bge.n	409042 <__multiply+0x1e>
  409038:	462a      	mov	r2, r5
  40903a:	4654      	mov	r4, sl
  40903c:	464d      	mov	r5, r9
  40903e:	468a      	mov	sl, r1
  409040:	4691      	mov	r9, r2
  409042:	68a3      	ldr	r3, [r4, #8]
  409044:	eb05 0709 	add.w	r7, r5, r9
  409048:	6861      	ldr	r1, [r4, #4]
  40904a:	429f      	cmp	r7, r3
  40904c:	bfc8      	it	gt
  40904e:	3101      	addgt	r1, #1
  409050:	f7ff feca 	bl	408de8 <_Balloc>
  409054:	f100 0614 	add.w	r6, r0, #20
  409058:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40905c:	4546      	cmp	r6, r8
  40905e:	9001      	str	r0, [sp, #4]
  409060:	d205      	bcs.n	40906e <__multiply+0x4a>
  409062:	4633      	mov	r3, r6
  409064:	2000      	movs	r0, #0
  409066:	f843 0b04 	str.w	r0, [r3], #4
  40906a:	4598      	cmp	r8, r3
  40906c:	d8fb      	bhi.n	409066 <__multiply+0x42>
  40906e:	f10a 0c14 	add.w	ip, sl, #20
  409072:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  409076:	3414      	adds	r4, #20
  409078:	45cc      	cmp	ip, r9
  40907a:	9400      	str	r4, [sp, #0]
  40907c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  409080:	d25b      	bcs.n	40913a <__multiply+0x116>
  409082:	f8cd 8008 	str.w	r8, [sp, #8]
  409086:	9703      	str	r7, [sp, #12]
  409088:	46c8      	mov	r8, r9
  40908a:	f85c 3b04 	ldr.w	r3, [ip], #4
  40908e:	b29c      	uxth	r4, r3
  409090:	b324      	cbz	r4, 4090dc <__multiply+0xb8>
  409092:	9a00      	ldr	r2, [sp, #0]
  409094:	4633      	mov	r3, r6
  409096:	f04f 0900 	mov.w	r9, #0
  40909a:	e000      	b.n	40909e <__multiply+0x7a>
  40909c:	460b      	mov	r3, r1
  40909e:	f852 7b04 	ldr.w	r7, [r2], #4
  4090a2:	6819      	ldr	r1, [r3, #0]
  4090a4:	fa1f fb87 	uxth.w	fp, r7
  4090a8:	fa1f fa81 	uxth.w	sl, r1
  4090ac:	0c38      	lsrs	r0, r7, #16
  4090ae:	0c09      	lsrs	r1, r1, #16
  4090b0:	fb04 aa0b 	mla	sl, r4, fp, sl
  4090b4:	fb04 1000 	mla	r0, r4, r0, r1
  4090b8:	44d1      	add	r9, sl
  4090ba:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4090be:	fa1f f989 	uxth.w	r9, r9
  4090c2:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4090c6:	4619      	mov	r1, r3
  4090c8:	4295      	cmp	r5, r2
  4090ca:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4090ce:	f841 7b04 	str.w	r7, [r1], #4
  4090d2:	d8e3      	bhi.n	40909c <__multiply+0x78>
  4090d4:	f8c3 9004 	str.w	r9, [r3, #4]
  4090d8:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  4090dc:	ea5f 4913 	movs.w	r9, r3, lsr #16
  4090e0:	d024      	beq.n	40912c <__multiply+0x108>
  4090e2:	f8d6 a000 	ldr.w	sl, [r6]
  4090e6:	9b00      	ldr	r3, [sp, #0]
  4090e8:	4650      	mov	r0, sl
  4090ea:	4631      	mov	r1, r6
  4090ec:	f04f 0b00 	mov.w	fp, #0
  4090f0:	e000      	b.n	4090f4 <__multiply+0xd0>
  4090f2:	4611      	mov	r1, r2
  4090f4:	881a      	ldrh	r2, [r3, #0]
  4090f6:	0c00      	lsrs	r0, r0, #16
  4090f8:	fb09 0002 	mla	r0, r9, r2, r0
  4090fc:	fa1f fa8a 	uxth.w	sl, sl
  409100:	4483      	add	fp, r0
  409102:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  409106:	460a      	mov	r2, r1
  409108:	f842 0b04 	str.w	r0, [r2], #4
  40910c:	f853 7b04 	ldr.w	r7, [r3], #4
  409110:	6848      	ldr	r0, [r1, #4]
  409112:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  409116:	b284      	uxth	r4, r0
  409118:	fb09 4a0a 	mla	sl, r9, sl, r4
  40911c:	429d      	cmp	r5, r3
  40911e:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  409122:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  409126:	d8e4      	bhi.n	4090f2 <__multiply+0xce>
  409128:	f8c1 a004 	str.w	sl, [r1, #4]
  40912c:	45e0      	cmp	r8, ip
  40912e:	f106 0604 	add.w	r6, r6, #4
  409132:	d8aa      	bhi.n	40908a <__multiply+0x66>
  409134:	f8dd 8008 	ldr.w	r8, [sp, #8]
  409138:	9f03      	ldr	r7, [sp, #12]
  40913a:	2f00      	cmp	r7, #0
  40913c:	dd0a      	ble.n	409154 <__multiply+0x130>
  40913e:	f858 3c04 	ldr.w	r3, [r8, #-4]
  409142:	f1a8 0804 	sub.w	r8, r8, #4
  409146:	b11b      	cbz	r3, 409150 <__multiply+0x12c>
  409148:	e004      	b.n	409154 <__multiply+0x130>
  40914a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40914e:	b90b      	cbnz	r3, 409154 <__multiply+0x130>
  409150:	3f01      	subs	r7, #1
  409152:	d1fa      	bne.n	40914a <__multiply+0x126>
  409154:	9b01      	ldr	r3, [sp, #4]
  409156:	4618      	mov	r0, r3
  409158:	611f      	str	r7, [r3, #16]
  40915a:	b005      	add	sp, #20
  40915c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409160 <__pow5mult>:
  409160:	f012 0303 	ands.w	r3, r2, #3
  409164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409168:	4614      	mov	r4, r2
  40916a:	4607      	mov	r7, r0
  40916c:	460e      	mov	r6, r1
  40916e:	d12c      	bne.n	4091ca <__pow5mult+0x6a>
  409170:	10a4      	asrs	r4, r4, #2
  409172:	d01c      	beq.n	4091ae <__pow5mult+0x4e>
  409174:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  409176:	2d00      	cmp	r5, #0
  409178:	d030      	beq.n	4091dc <__pow5mult+0x7c>
  40917a:	f04f 0800 	mov.w	r8, #0
  40917e:	e004      	b.n	40918a <__pow5mult+0x2a>
  409180:	1064      	asrs	r4, r4, #1
  409182:	d014      	beq.n	4091ae <__pow5mult+0x4e>
  409184:	6828      	ldr	r0, [r5, #0]
  409186:	b1a8      	cbz	r0, 4091b4 <__pow5mult+0x54>
  409188:	4605      	mov	r5, r0
  40918a:	07e3      	lsls	r3, r4, #31
  40918c:	d5f8      	bpl.n	409180 <__pow5mult+0x20>
  40918e:	4638      	mov	r0, r7
  409190:	4631      	mov	r1, r6
  409192:	462a      	mov	r2, r5
  409194:	f7ff ff46 	bl	409024 <__multiply>
  409198:	b1ae      	cbz	r6, 4091c6 <__pow5mult+0x66>
  40919a:	6872      	ldr	r2, [r6, #4]
  40919c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40919e:	1064      	asrs	r4, r4, #1
  4091a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4091a4:	6031      	str	r1, [r6, #0]
  4091a6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4091aa:	4606      	mov	r6, r0
  4091ac:	d1ea      	bne.n	409184 <__pow5mult+0x24>
  4091ae:	4630      	mov	r0, r6
  4091b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4091b4:	4638      	mov	r0, r7
  4091b6:	4629      	mov	r1, r5
  4091b8:	462a      	mov	r2, r5
  4091ba:	f7ff ff33 	bl	409024 <__multiply>
  4091be:	6028      	str	r0, [r5, #0]
  4091c0:	f8c0 8000 	str.w	r8, [r0]
  4091c4:	e7e0      	b.n	409188 <__pow5mult+0x28>
  4091c6:	4606      	mov	r6, r0
  4091c8:	e7da      	b.n	409180 <__pow5mult+0x20>
  4091ca:	4a0b      	ldr	r2, [pc, #44]	; (4091f8 <__pow5mult+0x98>)
  4091cc:	3b01      	subs	r3, #1
  4091ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4091d2:	2300      	movs	r3, #0
  4091d4:	f7ff fe38 	bl	408e48 <__multadd>
  4091d8:	4606      	mov	r6, r0
  4091da:	e7c9      	b.n	409170 <__pow5mult+0x10>
  4091dc:	2101      	movs	r1, #1
  4091de:	4638      	mov	r0, r7
  4091e0:	f7ff fe02 	bl	408de8 <_Balloc>
  4091e4:	f240 2171 	movw	r1, #625	; 0x271
  4091e8:	2201      	movs	r2, #1
  4091ea:	2300      	movs	r3, #0
  4091ec:	6141      	str	r1, [r0, #20]
  4091ee:	6102      	str	r2, [r0, #16]
  4091f0:	4605      	mov	r5, r0
  4091f2:	64b8      	str	r0, [r7, #72]	; 0x48
  4091f4:	6003      	str	r3, [r0, #0]
  4091f6:	e7c0      	b.n	40917a <__pow5mult+0x1a>
  4091f8:	0040abd0 	.word	0x0040abd0

004091fc <__lshift>:
  4091fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409200:	690b      	ldr	r3, [r1, #16]
  409202:	ea4f 1a62 	mov.w	sl, r2, asr #5
  409206:	eb0a 0903 	add.w	r9, sl, r3
  40920a:	688b      	ldr	r3, [r1, #8]
  40920c:	f109 0601 	add.w	r6, r9, #1
  409210:	429e      	cmp	r6, r3
  409212:	460f      	mov	r7, r1
  409214:	4693      	mov	fp, r2
  409216:	4680      	mov	r8, r0
  409218:	6849      	ldr	r1, [r1, #4]
  40921a:	dd04      	ble.n	409226 <__lshift+0x2a>
  40921c:	005b      	lsls	r3, r3, #1
  40921e:	429e      	cmp	r6, r3
  409220:	f101 0101 	add.w	r1, r1, #1
  409224:	dcfa      	bgt.n	40921c <__lshift+0x20>
  409226:	4640      	mov	r0, r8
  409228:	f7ff fdde 	bl	408de8 <_Balloc>
  40922c:	f1ba 0f00 	cmp.w	sl, #0
  409230:	f100 0414 	add.w	r4, r0, #20
  409234:	dd09      	ble.n	40924a <__lshift+0x4e>
  409236:	2300      	movs	r3, #0
  409238:	461a      	mov	r2, r3
  40923a:	4625      	mov	r5, r4
  40923c:	3301      	adds	r3, #1
  40923e:	4553      	cmp	r3, sl
  409240:	f845 2b04 	str.w	r2, [r5], #4
  409244:	d1fa      	bne.n	40923c <__lshift+0x40>
  409246:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40924a:	693a      	ldr	r2, [r7, #16]
  40924c:	f107 0314 	add.w	r3, r7, #20
  409250:	f01b 0b1f 	ands.w	fp, fp, #31
  409254:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  409258:	d021      	beq.n	40929e <__lshift+0xa2>
  40925a:	f1cb 0a20 	rsb	sl, fp, #32
  40925e:	2200      	movs	r2, #0
  409260:	e000      	b.n	409264 <__lshift+0x68>
  409262:	462c      	mov	r4, r5
  409264:	6819      	ldr	r1, [r3, #0]
  409266:	4625      	mov	r5, r4
  409268:	fa01 f10b 	lsl.w	r1, r1, fp
  40926c:	430a      	orrs	r2, r1
  40926e:	f845 2b04 	str.w	r2, [r5], #4
  409272:	f853 2b04 	ldr.w	r2, [r3], #4
  409276:	4563      	cmp	r3, ip
  409278:	fa22 f20a 	lsr.w	r2, r2, sl
  40927c:	d3f1      	bcc.n	409262 <__lshift+0x66>
  40927e:	6062      	str	r2, [r4, #4]
  409280:	b10a      	cbz	r2, 409286 <__lshift+0x8a>
  409282:	f109 0602 	add.w	r6, r9, #2
  409286:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40928a:	687a      	ldr	r2, [r7, #4]
  40928c:	3e01      	subs	r6, #1
  40928e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409292:	6106      	str	r6, [r0, #16]
  409294:	6039      	str	r1, [r7, #0]
  409296:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40929a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40929e:	f853 2b04 	ldr.w	r2, [r3], #4
  4092a2:	459c      	cmp	ip, r3
  4092a4:	f844 2b04 	str.w	r2, [r4], #4
  4092a8:	d9ed      	bls.n	409286 <__lshift+0x8a>
  4092aa:	f853 2b04 	ldr.w	r2, [r3], #4
  4092ae:	459c      	cmp	ip, r3
  4092b0:	f844 2b04 	str.w	r2, [r4], #4
  4092b4:	d8f3      	bhi.n	40929e <__lshift+0xa2>
  4092b6:	e7e6      	b.n	409286 <__lshift+0x8a>

004092b8 <__mcmp>:
  4092b8:	6902      	ldr	r2, [r0, #16]
  4092ba:	690b      	ldr	r3, [r1, #16]
  4092bc:	b410      	push	{r4}
  4092be:	1ad2      	subs	r2, r2, r3
  4092c0:	d115      	bne.n	4092ee <__mcmp+0x36>
  4092c2:	009b      	lsls	r3, r3, #2
  4092c4:	3014      	adds	r0, #20
  4092c6:	3114      	adds	r1, #20
  4092c8:	4419      	add	r1, r3
  4092ca:	4403      	add	r3, r0
  4092cc:	e001      	b.n	4092d2 <__mcmp+0x1a>
  4092ce:	4298      	cmp	r0, r3
  4092d0:	d211      	bcs.n	4092f6 <__mcmp+0x3e>
  4092d2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4092d6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4092da:	42a2      	cmp	r2, r4
  4092dc:	d0f7      	beq.n	4092ce <__mcmp+0x16>
  4092de:	4294      	cmp	r4, r2
  4092e0:	bf94      	ite	ls
  4092e2:	2001      	movls	r0, #1
  4092e4:	f04f 30ff 	movhi.w	r0, #4294967295
  4092e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4092ec:	4770      	bx	lr
  4092ee:	4610      	mov	r0, r2
  4092f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4092f4:	4770      	bx	lr
  4092f6:	2000      	movs	r0, #0
  4092f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4092fc:	4770      	bx	lr
  4092fe:	bf00      	nop

00409300 <__mdiff>:
  409300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409304:	460d      	mov	r5, r1
  409306:	4604      	mov	r4, r0
  409308:	4611      	mov	r1, r2
  40930a:	4628      	mov	r0, r5
  40930c:	4616      	mov	r6, r2
  40930e:	f7ff ffd3 	bl	4092b8 <__mcmp>
  409312:	1e07      	subs	r7, r0, #0
  409314:	d056      	beq.n	4093c4 <__mdiff+0xc4>
  409316:	db4f      	blt.n	4093b8 <__mdiff+0xb8>
  409318:	f04f 0900 	mov.w	r9, #0
  40931c:	6869      	ldr	r1, [r5, #4]
  40931e:	4620      	mov	r0, r4
  409320:	f7ff fd62 	bl	408de8 <_Balloc>
  409324:	692f      	ldr	r7, [r5, #16]
  409326:	6932      	ldr	r2, [r6, #16]
  409328:	3514      	adds	r5, #20
  40932a:	3614      	adds	r6, #20
  40932c:	f8c0 900c 	str.w	r9, [r0, #12]
  409330:	f100 0314 	add.w	r3, r0, #20
  409334:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  409338:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40933c:	2100      	movs	r1, #0
  40933e:	f855 4b04 	ldr.w	r4, [r5], #4
  409342:	f856 2b04 	ldr.w	r2, [r6], #4
  409346:	fa1f fa84 	uxth.w	sl, r4
  40934a:	448a      	add	sl, r1
  40934c:	fa1f f982 	uxth.w	r9, r2
  409350:	0c11      	lsrs	r1, r2, #16
  409352:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  409356:	ebc9 020a 	rsb	r2, r9, sl
  40935a:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40935e:	b292      	uxth	r2, r2
  409360:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  409364:	45b0      	cmp	r8, r6
  409366:	f843 2b04 	str.w	r2, [r3], #4
  40936a:	ea4f 4121 	mov.w	r1, r1, asr #16
  40936e:	462c      	mov	r4, r5
  409370:	d8e5      	bhi.n	40933e <__mdiff+0x3e>
  409372:	45ac      	cmp	ip, r5
  409374:	4698      	mov	r8, r3
  409376:	d915      	bls.n	4093a4 <__mdiff+0xa4>
  409378:	f854 6b04 	ldr.w	r6, [r4], #4
  40937c:	b2b2      	uxth	r2, r6
  40937e:	4411      	add	r1, r2
  409380:	0c36      	lsrs	r6, r6, #16
  409382:	eb06 4621 	add.w	r6, r6, r1, asr #16
  409386:	b289      	uxth	r1, r1
  409388:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40938c:	45a4      	cmp	ip, r4
  40938e:	f843 2b04 	str.w	r2, [r3], #4
  409392:	ea4f 4126 	mov.w	r1, r6, asr #16
  409396:	d8ef      	bhi.n	409378 <__mdiff+0x78>
  409398:	43eb      	mvns	r3, r5
  40939a:	4463      	add	r3, ip
  40939c:	f023 0303 	bic.w	r3, r3, #3
  4093a0:	3304      	adds	r3, #4
  4093a2:	4443      	add	r3, r8
  4093a4:	3b04      	subs	r3, #4
  4093a6:	b922      	cbnz	r2, 4093b2 <__mdiff+0xb2>
  4093a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4093ac:	3f01      	subs	r7, #1
  4093ae:	2a00      	cmp	r2, #0
  4093b0:	d0fa      	beq.n	4093a8 <__mdiff+0xa8>
  4093b2:	6107      	str	r7, [r0, #16]
  4093b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4093b8:	462b      	mov	r3, r5
  4093ba:	f04f 0901 	mov.w	r9, #1
  4093be:	4635      	mov	r5, r6
  4093c0:	461e      	mov	r6, r3
  4093c2:	e7ab      	b.n	40931c <__mdiff+0x1c>
  4093c4:	4620      	mov	r0, r4
  4093c6:	4639      	mov	r1, r7
  4093c8:	f7ff fd0e 	bl	408de8 <_Balloc>
  4093cc:	2301      	movs	r3, #1
  4093ce:	6147      	str	r7, [r0, #20]
  4093d0:	6103      	str	r3, [r0, #16]
  4093d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4093d6:	bf00      	nop

004093d8 <__ulp>:
  4093d8:	4b0e      	ldr	r3, [pc, #56]	; (409414 <__ulp+0x3c>)
  4093da:	400b      	ands	r3, r1
  4093dc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  4093e0:	2b00      	cmp	r3, #0
  4093e2:	dd02      	ble.n	4093ea <__ulp+0x12>
  4093e4:	4619      	mov	r1, r3
  4093e6:	2000      	movs	r0, #0
  4093e8:	4770      	bx	lr
  4093ea:	425b      	negs	r3, r3
  4093ec:	151b      	asrs	r3, r3, #20
  4093ee:	2b13      	cmp	r3, #19
  4093f0:	dd0a      	ble.n	409408 <__ulp+0x30>
  4093f2:	2b32      	cmp	r3, #50	; 0x32
  4093f4:	bfdd      	ittte	le
  4093f6:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  4093fa:	2201      	movle	r2, #1
  4093fc:	fa02 f303 	lslle.w	r3, r2, r3
  409400:	2301      	movgt	r3, #1
  409402:	2100      	movs	r1, #0
  409404:	4618      	mov	r0, r3
  409406:	4770      	bx	lr
  409408:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40940c:	fa42 f103 	asr.w	r1, r2, r3
  409410:	2000      	movs	r0, #0
  409412:	4770      	bx	lr
  409414:	7ff00000 	.word	0x7ff00000

00409418 <__b2d>:
  409418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40941a:	6904      	ldr	r4, [r0, #16]
  40941c:	f100 0614 	add.w	r6, r0, #20
  409420:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  409424:	f854 5c04 	ldr.w	r5, [r4, #-4]
  409428:	460f      	mov	r7, r1
  40942a:	4628      	mov	r0, r5
  40942c:	f7ff fda2 	bl	408f74 <__hi0bits>
  409430:	f1c0 0320 	rsb	r3, r0, #32
  409434:	280a      	cmp	r0, #10
  409436:	603b      	str	r3, [r7, #0]
  409438:	f1a4 0104 	sub.w	r1, r4, #4
  40943c:	dc19      	bgt.n	409472 <__b2d+0x5a>
  40943e:	428e      	cmp	r6, r1
  409440:	f1c0 070b 	rsb	r7, r0, #11
  409444:	bf38      	it	cc
  409446:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  40944a:	fa25 fc07 	lsr.w	ip, r5, r7
  40944e:	f100 0015 	add.w	r0, r0, #21
  409452:	bf38      	it	cc
  409454:	fa21 f707 	lsrcc.w	r7, r1, r7
  409458:	fa05 f500 	lsl.w	r5, r5, r0
  40945c:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  409460:	bf28      	it	cs
  409462:	2700      	movcs	r7, #0
  409464:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  409468:	ea47 0205 	orr.w	r2, r7, r5
  40946c:	4610      	mov	r0, r2
  40946e:	4619      	mov	r1, r3
  409470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409472:	428e      	cmp	r6, r1
  409474:	bf36      	itet	cc
  409476:	f1a4 0108 	subcc.w	r1, r4, #8
  40947a:	2400      	movcs	r4, #0
  40947c:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  409480:	f1b0 070b 	subs.w	r7, r0, #11
  409484:	d01b      	beq.n	4094be <__b2d+0xa6>
  409486:	42b1      	cmp	r1, r6
  409488:	bf88      	it	hi
  40948a:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  40948e:	fa05 f507 	lsl.w	r5, r5, r7
  409492:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  409496:	fa24 fc00 	lsr.w	ip, r4, r0
  40949a:	bf88      	it	hi
  40949c:	fa21 f000 	lsrhi.w	r0, r1, r0
  4094a0:	fa04 f407 	lsl.w	r4, r4, r7
  4094a4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  4094a8:	bf98      	it	ls
  4094aa:	2000      	movls	r0, #0
  4094ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  4094b0:	ea45 030c 	orr.w	r3, r5, ip
  4094b4:	ea40 0204 	orr.w	r2, r0, r4
  4094b8:	4610      	mov	r0, r2
  4094ba:	4619      	mov	r1, r3
  4094bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094be:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  4094c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4094c6:	4622      	mov	r2, r4
  4094c8:	4610      	mov	r0, r2
  4094ca:	4619      	mov	r1, r3
  4094cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094ce:	bf00      	nop

004094d0 <__d2b>:
  4094d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4094d4:	2101      	movs	r1, #1
  4094d6:	b083      	sub	sp, #12
  4094d8:	461d      	mov	r5, r3
  4094da:	f3c3 560a 	ubfx	r6, r3, #20, #11
  4094de:	4614      	mov	r4, r2
  4094e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4094e2:	f7ff fc81 	bl	408de8 <_Balloc>
  4094e6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4094ea:	4680      	mov	r8, r0
  4094ec:	b10e      	cbz	r6, 4094f2 <__d2b+0x22>
  4094ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4094f2:	9301      	str	r3, [sp, #4]
  4094f4:	b324      	cbz	r4, 409540 <__d2b+0x70>
  4094f6:	a802      	add	r0, sp, #8
  4094f8:	f840 4d08 	str.w	r4, [r0, #-8]!
  4094fc:	4668      	mov	r0, sp
  4094fe:	f7ff fd59 	bl	408fb4 <__lo0bits>
  409502:	2800      	cmp	r0, #0
  409504:	d135      	bne.n	409572 <__d2b+0xa2>
  409506:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40950a:	f8c8 2014 	str.w	r2, [r8, #20]
  40950e:	2b00      	cmp	r3, #0
  409510:	bf0c      	ite	eq
  409512:	2401      	moveq	r4, #1
  409514:	2402      	movne	r4, #2
  409516:	f8c8 3018 	str.w	r3, [r8, #24]
  40951a:	f8c8 4010 	str.w	r4, [r8, #16]
  40951e:	b9de      	cbnz	r6, 409558 <__d2b+0x88>
  409520:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  409524:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409528:	6038      	str	r0, [r7, #0]
  40952a:	6918      	ldr	r0, [r3, #16]
  40952c:	f7ff fd22 	bl	408f74 <__hi0bits>
  409530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409532:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409536:	6018      	str	r0, [r3, #0]
  409538:	4640      	mov	r0, r8
  40953a:	b003      	add	sp, #12
  40953c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409540:	a801      	add	r0, sp, #4
  409542:	f7ff fd37 	bl	408fb4 <__lo0bits>
  409546:	9b01      	ldr	r3, [sp, #4]
  409548:	2401      	movs	r4, #1
  40954a:	3020      	adds	r0, #32
  40954c:	f8c8 3014 	str.w	r3, [r8, #20]
  409550:	f8c8 4010 	str.w	r4, [r8, #16]
  409554:	2e00      	cmp	r6, #0
  409556:	d0e3      	beq.n	409520 <__d2b+0x50>
  409558:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40955c:	eb09 0300 	add.w	r3, r9, r0
  409560:	603b      	str	r3, [r7, #0]
  409562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409564:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409568:	6018      	str	r0, [r3, #0]
  40956a:	4640      	mov	r0, r8
  40956c:	b003      	add	sp, #12
  40956e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409572:	9b01      	ldr	r3, [sp, #4]
  409574:	f1c0 0120 	rsb	r1, r0, #32
  409578:	fa03 f101 	lsl.w	r1, r3, r1
  40957c:	40c3      	lsrs	r3, r0
  40957e:	9a00      	ldr	r2, [sp, #0]
  409580:	9301      	str	r3, [sp, #4]
  409582:	430a      	orrs	r2, r1
  409584:	f8c8 2014 	str.w	r2, [r8, #20]
  409588:	e7c1      	b.n	40950e <__d2b+0x3e>
  40958a:	bf00      	nop

0040958c <__ratio>:
  40958c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40958e:	b083      	sub	sp, #12
  409590:	460e      	mov	r6, r1
  409592:	4669      	mov	r1, sp
  409594:	4607      	mov	r7, r0
  409596:	f7ff ff3f 	bl	409418 <__b2d>
  40959a:	4604      	mov	r4, r0
  40959c:	460d      	mov	r5, r1
  40959e:	4630      	mov	r0, r6
  4095a0:	a901      	add	r1, sp, #4
  4095a2:	f7ff ff39 	bl	409418 <__b2d>
  4095a6:	693f      	ldr	r7, [r7, #16]
  4095a8:	6936      	ldr	r6, [r6, #16]
  4095aa:	4602      	mov	r2, r0
  4095ac:	460b      	mov	r3, r1
  4095ae:	ebc6 0e07 	rsb	lr, r6, r7
  4095b2:	e89d 0003 	ldmia.w	sp, {r0, r1}
  4095b6:	1a41      	subs	r1, r0, r1
  4095b8:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  4095bc:	f1be 0f00 	cmp.w	lr, #0
  4095c0:	dd08      	ble.n	4095d4 <__ratio+0x48>
  4095c2:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  4095c6:	460d      	mov	r5, r1
  4095c8:	4620      	mov	r0, r4
  4095ca:	4629      	mov	r1, r5
  4095cc:	f7f9 f902 	bl	4027d4 <__aeabi_ddiv>
  4095d0:	b003      	add	sp, #12
  4095d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4095d4:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  4095d8:	463b      	mov	r3, r7
  4095da:	e7f5      	b.n	4095c8 <__ratio+0x3c>

004095dc <__copybits>:
  4095dc:	b470      	push	{r4, r5, r6}
  4095de:	6915      	ldr	r5, [r2, #16]
  4095e0:	f102 0314 	add.w	r3, r2, #20
  4095e4:	3901      	subs	r1, #1
  4095e6:	114e      	asrs	r6, r1, #5
  4095e8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  4095ec:	3601      	adds	r6, #1
  4095ee:	42ab      	cmp	r3, r5
  4095f0:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  4095f4:	d20c      	bcs.n	409610 <__copybits+0x34>
  4095f6:	4601      	mov	r1, r0
  4095f8:	f853 4b04 	ldr.w	r4, [r3], #4
  4095fc:	429d      	cmp	r5, r3
  4095fe:	f841 4b04 	str.w	r4, [r1], #4
  409602:	d8f9      	bhi.n	4095f8 <__copybits+0x1c>
  409604:	1aab      	subs	r3, r5, r2
  409606:	3b15      	subs	r3, #21
  409608:	f023 0303 	bic.w	r3, r3, #3
  40960c:	3304      	adds	r3, #4
  40960e:	4418      	add	r0, r3
  409610:	4286      	cmp	r6, r0
  409612:	d904      	bls.n	40961e <__copybits+0x42>
  409614:	2300      	movs	r3, #0
  409616:	f840 3b04 	str.w	r3, [r0], #4
  40961a:	4286      	cmp	r6, r0
  40961c:	d8fb      	bhi.n	409616 <__copybits+0x3a>
  40961e:	bc70      	pop	{r4, r5, r6}
  409620:	4770      	bx	lr
  409622:	bf00      	nop

00409624 <__any_on>:
  409624:	6903      	ldr	r3, [r0, #16]
  409626:	114a      	asrs	r2, r1, #5
  409628:	4293      	cmp	r3, r2
  40962a:	b410      	push	{r4}
  40962c:	f100 0414 	add.w	r4, r0, #20
  409630:	da10      	bge.n	409654 <__any_on+0x30>
  409632:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  409636:	429c      	cmp	r4, r3
  409638:	d221      	bcs.n	40967e <__any_on+0x5a>
  40963a:	f853 0c04 	ldr.w	r0, [r3, #-4]
  40963e:	3b04      	subs	r3, #4
  409640:	b118      	cbz	r0, 40964a <__any_on+0x26>
  409642:	e015      	b.n	409670 <__any_on+0x4c>
  409644:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409648:	b992      	cbnz	r2, 409670 <__any_on+0x4c>
  40964a:	429c      	cmp	r4, r3
  40964c:	d3fa      	bcc.n	409644 <__any_on+0x20>
  40964e:	f85d 4b04 	ldr.w	r4, [sp], #4
  409652:	4770      	bx	lr
  409654:	dd10      	ble.n	409678 <__any_on+0x54>
  409656:	f011 011f 	ands.w	r1, r1, #31
  40965a:	d00d      	beq.n	409678 <__any_on+0x54>
  40965c:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  409660:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409664:	fa20 f201 	lsr.w	r2, r0, r1
  409668:	fa02 f101 	lsl.w	r1, r2, r1
  40966c:	4281      	cmp	r1, r0
  40966e:	d0e2      	beq.n	409636 <__any_on+0x12>
  409670:	2001      	movs	r0, #1
  409672:	f85d 4b04 	ldr.w	r4, [sp], #4
  409676:	4770      	bx	lr
  409678:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  40967c:	e7db      	b.n	409636 <__any_on+0x12>
  40967e:	2000      	movs	r0, #0
  409680:	e7e5      	b.n	40964e <__any_on+0x2a>
  409682:	bf00      	nop

00409684 <_realloc_r>:
  409684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409688:	460c      	mov	r4, r1
  40968a:	b083      	sub	sp, #12
  40968c:	4690      	mov	r8, r2
  40968e:	4681      	mov	r9, r0
  409690:	2900      	cmp	r1, #0
  409692:	f000 80ba 	beq.w	40980a <_realloc_r+0x186>
  409696:	f7ff fba3 	bl	408de0 <__malloc_lock>
  40969a:	f108 060b 	add.w	r6, r8, #11
  40969e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4096a2:	2e16      	cmp	r6, #22
  4096a4:	f023 0503 	bic.w	r5, r3, #3
  4096a8:	f1a4 0708 	sub.w	r7, r4, #8
  4096ac:	d84b      	bhi.n	409746 <_realloc_r+0xc2>
  4096ae:	2110      	movs	r1, #16
  4096b0:	460e      	mov	r6, r1
  4096b2:	45b0      	cmp	r8, r6
  4096b4:	d84c      	bhi.n	409750 <_realloc_r+0xcc>
  4096b6:	428d      	cmp	r5, r1
  4096b8:	da51      	bge.n	40975e <_realloc_r+0xda>
  4096ba:	f8df b384 	ldr.w	fp, [pc, #900]	; 409a40 <_realloc_r+0x3bc>
  4096be:	1978      	adds	r0, r7, r5
  4096c0:	f8db e008 	ldr.w	lr, [fp, #8]
  4096c4:	4586      	cmp	lr, r0
  4096c6:	f000 80a6 	beq.w	409816 <_realloc_r+0x192>
  4096ca:	6842      	ldr	r2, [r0, #4]
  4096cc:	f022 0c01 	bic.w	ip, r2, #1
  4096d0:	4484      	add	ip, r0
  4096d2:	f8dc c004 	ldr.w	ip, [ip, #4]
  4096d6:	f01c 0f01 	tst.w	ip, #1
  4096da:	d054      	beq.n	409786 <_realloc_r+0x102>
  4096dc:	2200      	movs	r2, #0
  4096de:	4610      	mov	r0, r2
  4096e0:	07db      	lsls	r3, r3, #31
  4096e2:	d46f      	bmi.n	4097c4 <_realloc_r+0x140>
  4096e4:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4096e8:	ebc3 0a07 	rsb	sl, r3, r7
  4096ec:	f8da 3004 	ldr.w	r3, [sl, #4]
  4096f0:	f023 0303 	bic.w	r3, r3, #3
  4096f4:	442b      	add	r3, r5
  4096f6:	2800      	cmp	r0, #0
  4096f8:	d062      	beq.n	4097c0 <_realloc_r+0x13c>
  4096fa:	4570      	cmp	r0, lr
  4096fc:	f000 80e9 	beq.w	4098d2 <_realloc_r+0x24e>
  409700:	eb02 0e03 	add.w	lr, r2, r3
  409704:	458e      	cmp	lr, r1
  409706:	db5b      	blt.n	4097c0 <_realloc_r+0x13c>
  409708:	68c3      	ldr	r3, [r0, #12]
  40970a:	6882      	ldr	r2, [r0, #8]
  40970c:	46d0      	mov	r8, sl
  40970e:	60d3      	str	r3, [r2, #12]
  409710:	609a      	str	r2, [r3, #8]
  409712:	f858 1f08 	ldr.w	r1, [r8, #8]!
  409716:	f8da 300c 	ldr.w	r3, [sl, #12]
  40971a:	1f2a      	subs	r2, r5, #4
  40971c:	2a24      	cmp	r2, #36	; 0x24
  40971e:	60cb      	str	r3, [r1, #12]
  409720:	6099      	str	r1, [r3, #8]
  409722:	f200 8123 	bhi.w	40996c <_realloc_r+0x2e8>
  409726:	2a13      	cmp	r2, #19
  409728:	f240 80b0 	bls.w	40988c <_realloc_r+0x208>
  40972c:	6823      	ldr	r3, [r4, #0]
  40972e:	2a1b      	cmp	r2, #27
  409730:	f8ca 3008 	str.w	r3, [sl, #8]
  409734:	6863      	ldr	r3, [r4, #4]
  409736:	f8ca 300c 	str.w	r3, [sl, #12]
  40973a:	f200 812b 	bhi.w	409994 <_realloc_r+0x310>
  40973e:	3408      	adds	r4, #8
  409740:	f10a 0310 	add.w	r3, sl, #16
  409744:	e0a3      	b.n	40988e <_realloc_r+0x20a>
  409746:	f026 0607 	bic.w	r6, r6, #7
  40974a:	2e00      	cmp	r6, #0
  40974c:	4631      	mov	r1, r6
  40974e:	dab0      	bge.n	4096b2 <_realloc_r+0x2e>
  409750:	230c      	movs	r3, #12
  409752:	2000      	movs	r0, #0
  409754:	f8c9 3000 	str.w	r3, [r9]
  409758:	b003      	add	sp, #12
  40975a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40975e:	46a0      	mov	r8, r4
  409760:	1baa      	subs	r2, r5, r6
  409762:	2a0f      	cmp	r2, #15
  409764:	f003 0301 	and.w	r3, r3, #1
  409768:	d81a      	bhi.n	4097a0 <_realloc_r+0x11c>
  40976a:	432b      	orrs	r3, r5
  40976c:	607b      	str	r3, [r7, #4]
  40976e:	443d      	add	r5, r7
  409770:	686b      	ldr	r3, [r5, #4]
  409772:	f043 0301 	orr.w	r3, r3, #1
  409776:	606b      	str	r3, [r5, #4]
  409778:	4648      	mov	r0, r9
  40977a:	f7ff fb33 	bl	408de4 <__malloc_unlock>
  40977e:	4640      	mov	r0, r8
  409780:	b003      	add	sp, #12
  409782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409786:	f022 0203 	bic.w	r2, r2, #3
  40978a:	eb02 0c05 	add.w	ip, r2, r5
  40978e:	458c      	cmp	ip, r1
  409790:	dba6      	blt.n	4096e0 <_realloc_r+0x5c>
  409792:	68c2      	ldr	r2, [r0, #12]
  409794:	6881      	ldr	r1, [r0, #8]
  409796:	46a0      	mov	r8, r4
  409798:	60ca      	str	r2, [r1, #12]
  40979a:	4665      	mov	r5, ip
  40979c:	6091      	str	r1, [r2, #8]
  40979e:	e7df      	b.n	409760 <_realloc_r+0xdc>
  4097a0:	19b9      	adds	r1, r7, r6
  4097a2:	4333      	orrs	r3, r6
  4097a4:	f042 0001 	orr.w	r0, r2, #1
  4097a8:	607b      	str	r3, [r7, #4]
  4097aa:	440a      	add	r2, r1
  4097ac:	6048      	str	r0, [r1, #4]
  4097ae:	6853      	ldr	r3, [r2, #4]
  4097b0:	3108      	adds	r1, #8
  4097b2:	f043 0301 	orr.w	r3, r3, #1
  4097b6:	6053      	str	r3, [r2, #4]
  4097b8:	4648      	mov	r0, r9
  4097ba:	f7fe f89d 	bl	4078f8 <_free_r>
  4097be:	e7db      	b.n	409778 <_realloc_r+0xf4>
  4097c0:	428b      	cmp	r3, r1
  4097c2:	da33      	bge.n	40982c <_realloc_r+0x1a8>
  4097c4:	4641      	mov	r1, r8
  4097c6:	4648      	mov	r0, r9
  4097c8:	f7fe ff48 	bl	40865c <_malloc_r>
  4097cc:	4680      	mov	r8, r0
  4097ce:	2800      	cmp	r0, #0
  4097d0:	d0d2      	beq.n	409778 <_realloc_r+0xf4>
  4097d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4097d6:	f1a0 0108 	sub.w	r1, r0, #8
  4097da:	f023 0201 	bic.w	r2, r3, #1
  4097de:	443a      	add	r2, r7
  4097e0:	4291      	cmp	r1, r2
  4097e2:	f000 80bc 	beq.w	40995e <_realloc_r+0x2da>
  4097e6:	1f2a      	subs	r2, r5, #4
  4097e8:	2a24      	cmp	r2, #36	; 0x24
  4097ea:	d86e      	bhi.n	4098ca <_realloc_r+0x246>
  4097ec:	2a13      	cmp	r2, #19
  4097ee:	d842      	bhi.n	409876 <_realloc_r+0x1f2>
  4097f0:	4603      	mov	r3, r0
  4097f2:	4622      	mov	r2, r4
  4097f4:	6811      	ldr	r1, [r2, #0]
  4097f6:	6019      	str	r1, [r3, #0]
  4097f8:	6851      	ldr	r1, [r2, #4]
  4097fa:	6059      	str	r1, [r3, #4]
  4097fc:	6892      	ldr	r2, [r2, #8]
  4097fe:	609a      	str	r2, [r3, #8]
  409800:	4621      	mov	r1, r4
  409802:	4648      	mov	r0, r9
  409804:	f7fe f878 	bl	4078f8 <_free_r>
  409808:	e7b6      	b.n	409778 <_realloc_r+0xf4>
  40980a:	4611      	mov	r1, r2
  40980c:	b003      	add	sp, #12
  40980e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409812:	f7fe bf23 	b.w	40865c <_malloc_r>
  409816:	f8de 2004 	ldr.w	r2, [lr, #4]
  40981a:	f106 0c10 	add.w	ip, r6, #16
  40981e:	f022 0203 	bic.w	r2, r2, #3
  409822:	1950      	adds	r0, r2, r5
  409824:	4560      	cmp	r0, ip
  409826:	da3d      	bge.n	4098a4 <_realloc_r+0x220>
  409828:	4670      	mov	r0, lr
  40982a:	e759      	b.n	4096e0 <_realloc_r+0x5c>
  40982c:	46d0      	mov	r8, sl
  40982e:	f858 0f08 	ldr.w	r0, [r8, #8]!
  409832:	f8da 100c 	ldr.w	r1, [sl, #12]
  409836:	1f2a      	subs	r2, r5, #4
  409838:	2a24      	cmp	r2, #36	; 0x24
  40983a:	60c1      	str	r1, [r0, #12]
  40983c:	6088      	str	r0, [r1, #8]
  40983e:	f200 80a0 	bhi.w	409982 <_realloc_r+0x2fe>
  409842:	2a13      	cmp	r2, #19
  409844:	f240 809b 	bls.w	40997e <_realloc_r+0x2fa>
  409848:	6821      	ldr	r1, [r4, #0]
  40984a:	2a1b      	cmp	r2, #27
  40984c:	f8ca 1008 	str.w	r1, [sl, #8]
  409850:	6861      	ldr	r1, [r4, #4]
  409852:	f8ca 100c 	str.w	r1, [sl, #12]
  409856:	f200 80b2 	bhi.w	4099be <_realloc_r+0x33a>
  40985a:	3408      	adds	r4, #8
  40985c:	f10a 0210 	add.w	r2, sl, #16
  409860:	6821      	ldr	r1, [r4, #0]
  409862:	461d      	mov	r5, r3
  409864:	6011      	str	r1, [r2, #0]
  409866:	6861      	ldr	r1, [r4, #4]
  409868:	4657      	mov	r7, sl
  40986a:	6051      	str	r1, [r2, #4]
  40986c:	68a3      	ldr	r3, [r4, #8]
  40986e:	6093      	str	r3, [r2, #8]
  409870:	f8da 3004 	ldr.w	r3, [sl, #4]
  409874:	e774      	b.n	409760 <_realloc_r+0xdc>
  409876:	6823      	ldr	r3, [r4, #0]
  409878:	2a1b      	cmp	r2, #27
  40987a:	6003      	str	r3, [r0, #0]
  40987c:	6863      	ldr	r3, [r4, #4]
  40987e:	6043      	str	r3, [r0, #4]
  409880:	d862      	bhi.n	409948 <_realloc_r+0x2c4>
  409882:	f100 0308 	add.w	r3, r0, #8
  409886:	f104 0208 	add.w	r2, r4, #8
  40988a:	e7b3      	b.n	4097f4 <_realloc_r+0x170>
  40988c:	4643      	mov	r3, r8
  40988e:	6822      	ldr	r2, [r4, #0]
  409890:	4675      	mov	r5, lr
  409892:	601a      	str	r2, [r3, #0]
  409894:	6862      	ldr	r2, [r4, #4]
  409896:	4657      	mov	r7, sl
  409898:	605a      	str	r2, [r3, #4]
  40989a:	68a2      	ldr	r2, [r4, #8]
  40989c:	609a      	str	r2, [r3, #8]
  40989e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4098a2:	e75d      	b.n	409760 <_realloc_r+0xdc>
  4098a4:	1b83      	subs	r3, r0, r6
  4098a6:	4437      	add	r7, r6
  4098a8:	f043 0301 	orr.w	r3, r3, #1
  4098ac:	f8cb 7008 	str.w	r7, [fp, #8]
  4098b0:	607b      	str	r3, [r7, #4]
  4098b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4098b6:	4648      	mov	r0, r9
  4098b8:	f003 0301 	and.w	r3, r3, #1
  4098bc:	431e      	orrs	r6, r3
  4098be:	f844 6c04 	str.w	r6, [r4, #-4]
  4098c2:	f7ff fa8f 	bl	408de4 <__malloc_unlock>
  4098c6:	4620      	mov	r0, r4
  4098c8:	e75a      	b.n	409780 <_realloc_r+0xfc>
  4098ca:	4621      	mov	r1, r4
  4098cc:	f7ff fa22 	bl	408d14 <memmove>
  4098d0:	e796      	b.n	409800 <_realloc_r+0x17c>
  4098d2:	eb02 0c03 	add.w	ip, r2, r3
  4098d6:	f106 0210 	add.w	r2, r6, #16
  4098da:	4594      	cmp	ip, r2
  4098dc:	f6ff af70 	blt.w	4097c0 <_realloc_r+0x13c>
  4098e0:	4657      	mov	r7, sl
  4098e2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4098e6:	f8da 300c 	ldr.w	r3, [sl, #12]
  4098ea:	1f2a      	subs	r2, r5, #4
  4098ec:	2a24      	cmp	r2, #36	; 0x24
  4098ee:	60cb      	str	r3, [r1, #12]
  4098f0:	6099      	str	r1, [r3, #8]
  4098f2:	f200 8086 	bhi.w	409a02 <_realloc_r+0x37e>
  4098f6:	2a13      	cmp	r2, #19
  4098f8:	d977      	bls.n	4099ea <_realloc_r+0x366>
  4098fa:	6823      	ldr	r3, [r4, #0]
  4098fc:	2a1b      	cmp	r2, #27
  4098fe:	f8ca 3008 	str.w	r3, [sl, #8]
  409902:	6863      	ldr	r3, [r4, #4]
  409904:	f8ca 300c 	str.w	r3, [sl, #12]
  409908:	f200 8084 	bhi.w	409a14 <_realloc_r+0x390>
  40990c:	3408      	adds	r4, #8
  40990e:	f10a 0310 	add.w	r3, sl, #16
  409912:	6822      	ldr	r2, [r4, #0]
  409914:	601a      	str	r2, [r3, #0]
  409916:	6862      	ldr	r2, [r4, #4]
  409918:	605a      	str	r2, [r3, #4]
  40991a:	68a2      	ldr	r2, [r4, #8]
  40991c:	609a      	str	r2, [r3, #8]
  40991e:	ebc6 020c 	rsb	r2, r6, ip
  409922:	eb0a 0306 	add.w	r3, sl, r6
  409926:	f042 0201 	orr.w	r2, r2, #1
  40992a:	f8cb 3008 	str.w	r3, [fp, #8]
  40992e:	605a      	str	r2, [r3, #4]
  409930:	f8da 3004 	ldr.w	r3, [sl, #4]
  409934:	4648      	mov	r0, r9
  409936:	f003 0301 	and.w	r3, r3, #1
  40993a:	431e      	orrs	r6, r3
  40993c:	f8ca 6004 	str.w	r6, [sl, #4]
  409940:	f7ff fa50 	bl	408de4 <__malloc_unlock>
  409944:	4638      	mov	r0, r7
  409946:	e71b      	b.n	409780 <_realloc_r+0xfc>
  409948:	68a3      	ldr	r3, [r4, #8]
  40994a:	2a24      	cmp	r2, #36	; 0x24
  40994c:	6083      	str	r3, [r0, #8]
  40994e:	68e3      	ldr	r3, [r4, #12]
  409950:	60c3      	str	r3, [r0, #12]
  409952:	d02b      	beq.n	4099ac <_realloc_r+0x328>
  409954:	f100 0310 	add.w	r3, r0, #16
  409958:	f104 0210 	add.w	r2, r4, #16
  40995c:	e74a      	b.n	4097f4 <_realloc_r+0x170>
  40995e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409962:	46a0      	mov	r8, r4
  409964:	f022 0203 	bic.w	r2, r2, #3
  409968:	4415      	add	r5, r2
  40996a:	e6f9      	b.n	409760 <_realloc_r+0xdc>
  40996c:	4621      	mov	r1, r4
  40996e:	4640      	mov	r0, r8
  409970:	4675      	mov	r5, lr
  409972:	4657      	mov	r7, sl
  409974:	f7ff f9ce 	bl	408d14 <memmove>
  409978:	f8da 3004 	ldr.w	r3, [sl, #4]
  40997c:	e6f0      	b.n	409760 <_realloc_r+0xdc>
  40997e:	4642      	mov	r2, r8
  409980:	e76e      	b.n	409860 <_realloc_r+0x1dc>
  409982:	4621      	mov	r1, r4
  409984:	4640      	mov	r0, r8
  409986:	461d      	mov	r5, r3
  409988:	4657      	mov	r7, sl
  40998a:	f7ff f9c3 	bl	408d14 <memmove>
  40998e:	f8da 3004 	ldr.w	r3, [sl, #4]
  409992:	e6e5      	b.n	409760 <_realloc_r+0xdc>
  409994:	68a3      	ldr	r3, [r4, #8]
  409996:	2a24      	cmp	r2, #36	; 0x24
  409998:	f8ca 3010 	str.w	r3, [sl, #16]
  40999c:	68e3      	ldr	r3, [r4, #12]
  40999e:	f8ca 3014 	str.w	r3, [sl, #20]
  4099a2:	d018      	beq.n	4099d6 <_realloc_r+0x352>
  4099a4:	3410      	adds	r4, #16
  4099a6:	f10a 0318 	add.w	r3, sl, #24
  4099aa:	e770      	b.n	40988e <_realloc_r+0x20a>
  4099ac:	6922      	ldr	r2, [r4, #16]
  4099ae:	f100 0318 	add.w	r3, r0, #24
  4099b2:	6102      	str	r2, [r0, #16]
  4099b4:	6961      	ldr	r1, [r4, #20]
  4099b6:	f104 0218 	add.w	r2, r4, #24
  4099ba:	6141      	str	r1, [r0, #20]
  4099bc:	e71a      	b.n	4097f4 <_realloc_r+0x170>
  4099be:	68a1      	ldr	r1, [r4, #8]
  4099c0:	2a24      	cmp	r2, #36	; 0x24
  4099c2:	f8ca 1010 	str.w	r1, [sl, #16]
  4099c6:	68e1      	ldr	r1, [r4, #12]
  4099c8:	f8ca 1014 	str.w	r1, [sl, #20]
  4099cc:	d00f      	beq.n	4099ee <_realloc_r+0x36a>
  4099ce:	3410      	adds	r4, #16
  4099d0:	f10a 0218 	add.w	r2, sl, #24
  4099d4:	e744      	b.n	409860 <_realloc_r+0x1dc>
  4099d6:	6922      	ldr	r2, [r4, #16]
  4099d8:	f10a 0320 	add.w	r3, sl, #32
  4099dc:	f8ca 2018 	str.w	r2, [sl, #24]
  4099e0:	6962      	ldr	r2, [r4, #20]
  4099e2:	3418      	adds	r4, #24
  4099e4:	f8ca 201c 	str.w	r2, [sl, #28]
  4099e8:	e751      	b.n	40988e <_realloc_r+0x20a>
  4099ea:	463b      	mov	r3, r7
  4099ec:	e791      	b.n	409912 <_realloc_r+0x28e>
  4099ee:	6921      	ldr	r1, [r4, #16]
  4099f0:	f10a 0220 	add.w	r2, sl, #32
  4099f4:	f8ca 1018 	str.w	r1, [sl, #24]
  4099f8:	6961      	ldr	r1, [r4, #20]
  4099fa:	3418      	adds	r4, #24
  4099fc:	f8ca 101c 	str.w	r1, [sl, #28]
  409a00:	e72e      	b.n	409860 <_realloc_r+0x1dc>
  409a02:	4621      	mov	r1, r4
  409a04:	4638      	mov	r0, r7
  409a06:	f8cd c004 	str.w	ip, [sp, #4]
  409a0a:	f7ff f983 	bl	408d14 <memmove>
  409a0e:	f8dd c004 	ldr.w	ip, [sp, #4]
  409a12:	e784      	b.n	40991e <_realloc_r+0x29a>
  409a14:	68a3      	ldr	r3, [r4, #8]
  409a16:	2a24      	cmp	r2, #36	; 0x24
  409a18:	f8ca 3010 	str.w	r3, [sl, #16]
  409a1c:	68e3      	ldr	r3, [r4, #12]
  409a1e:	f8ca 3014 	str.w	r3, [sl, #20]
  409a22:	d003      	beq.n	409a2c <_realloc_r+0x3a8>
  409a24:	3410      	adds	r4, #16
  409a26:	f10a 0318 	add.w	r3, sl, #24
  409a2a:	e772      	b.n	409912 <_realloc_r+0x28e>
  409a2c:	6922      	ldr	r2, [r4, #16]
  409a2e:	f10a 0320 	add.w	r3, sl, #32
  409a32:	f8ca 2018 	str.w	r2, [sl, #24]
  409a36:	6962      	ldr	r2, [r4, #20]
  409a38:	3418      	adds	r4, #24
  409a3a:	f8ca 201c 	str.w	r2, [sl, #28]
  409a3e:	e768      	b.n	409912 <_realloc_r+0x28e>
  409a40:	20000580 	.word	0x20000580

00409a44 <__fpclassifyd>:
  409a44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  409a48:	b410      	push	{r4}
  409a4a:	d008      	beq.n	409a5e <__fpclassifyd+0x1a>
  409a4c:	4a0f      	ldr	r2, [pc, #60]	; (409a8c <__fpclassifyd+0x48>)
  409a4e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  409a52:	4294      	cmp	r4, r2
  409a54:	d80a      	bhi.n	409a6c <__fpclassifyd+0x28>
  409a56:	2004      	movs	r0, #4
  409a58:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a5c:	4770      	bx	lr
  409a5e:	2800      	cmp	r0, #0
  409a60:	bf0c      	ite	eq
  409a62:	2002      	moveq	r0, #2
  409a64:	2003      	movne	r0, #3
  409a66:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a6a:	4770      	bx	lr
  409a6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  409a70:	d201      	bcs.n	409a76 <__fpclassifyd+0x32>
  409a72:	2003      	movs	r0, #3
  409a74:	e7f7      	b.n	409a66 <__fpclassifyd+0x22>
  409a76:	4a06      	ldr	r2, [pc, #24]	; (409a90 <__fpclassifyd+0x4c>)
  409a78:	4293      	cmp	r3, r2
  409a7a:	d001      	beq.n	409a80 <__fpclassifyd+0x3c>
  409a7c:	2000      	movs	r0, #0
  409a7e:	e7f2      	b.n	409a66 <__fpclassifyd+0x22>
  409a80:	f1d0 0001 	rsbs	r0, r0, #1
  409a84:	bf38      	it	cc
  409a86:	2000      	movcc	r0, #0
  409a88:	e7ed      	b.n	409a66 <__fpclassifyd+0x22>
  409a8a:	bf00      	nop
  409a8c:	7fdfffff 	.word	0x7fdfffff
  409a90:	7ff00000 	.word	0x7ff00000

00409a94 <_sbrk_r>:
  409a94:	b538      	push	{r3, r4, r5, lr}
  409a96:	4c07      	ldr	r4, [pc, #28]	; (409ab4 <_sbrk_r+0x20>)
  409a98:	2300      	movs	r3, #0
  409a9a:	4605      	mov	r5, r0
  409a9c:	4608      	mov	r0, r1
  409a9e:	6023      	str	r3, [r4, #0]
  409aa0:	f7f7 fe10 	bl	4016c4 <_sbrk>
  409aa4:	1c43      	adds	r3, r0, #1
  409aa6:	d000      	beq.n	409aaa <_sbrk_r+0x16>
  409aa8:	bd38      	pop	{r3, r4, r5, pc}
  409aaa:	6823      	ldr	r3, [r4, #0]
  409aac:	2b00      	cmp	r3, #0
  409aae:	d0fb      	beq.n	409aa8 <_sbrk_r+0x14>
  409ab0:	602b      	str	r3, [r5, #0]
  409ab2:	bd38      	pop	{r3, r4, r5, pc}
  409ab4:	20000c40 	.word	0x20000c40

00409ab8 <nanf>:
  409ab8:	4800      	ldr	r0, [pc, #0]	; (409abc <nanf+0x4>)
  409aba:	4770      	bx	lr
  409abc:	7fc00000 	.word	0x7fc00000

00409ac0 <__sread>:
  409ac0:	b510      	push	{r4, lr}
  409ac2:	460c      	mov	r4, r1
  409ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409ac8:	f000 fafc 	bl	40a0c4 <_read_r>
  409acc:	2800      	cmp	r0, #0
  409ace:	db03      	blt.n	409ad8 <__sread+0x18>
  409ad0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409ad2:	4403      	add	r3, r0
  409ad4:	6523      	str	r3, [r4, #80]	; 0x50
  409ad6:	bd10      	pop	{r4, pc}
  409ad8:	89a3      	ldrh	r3, [r4, #12]
  409ada:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409ade:	81a3      	strh	r3, [r4, #12]
  409ae0:	bd10      	pop	{r4, pc}
  409ae2:	bf00      	nop

00409ae4 <__swrite>:
  409ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409ae8:	460c      	mov	r4, r1
  409aea:	8989      	ldrh	r1, [r1, #12]
  409aec:	461d      	mov	r5, r3
  409aee:	05cb      	lsls	r3, r1, #23
  409af0:	4616      	mov	r6, r2
  409af2:	4607      	mov	r7, r0
  409af4:	d506      	bpl.n	409b04 <__swrite+0x20>
  409af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409afa:	2200      	movs	r2, #0
  409afc:	2302      	movs	r3, #2
  409afe:	f000 facd 	bl	40a09c <_lseek_r>
  409b02:	89a1      	ldrh	r1, [r4, #12]
  409b04:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  409b08:	81a1      	strh	r1, [r4, #12]
  409b0a:	4638      	mov	r0, r7
  409b0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409b10:	4632      	mov	r2, r6
  409b12:	462b      	mov	r3, r5
  409b14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409b18:	f000 b9a8 	b.w	409e6c <_write_r>

00409b1c <__sseek>:
  409b1c:	b510      	push	{r4, lr}
  409b1e:	460c      	mov	r4, r1
  409b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b24:	f000 faba 	bl	40a09c <_lseek_r>
  409b28:	89a3      	ldrh	r3, [r4, #12]
  409b2a:	1c42      	adds	r2, r0, #1
  409b2c:	bf0e      	itee	eq
  409b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409b36:	6520      	strne	r0, [r4, #80]	; 0x50
  409b38:	81a3      	strh	r3, [r4, #12]
  409b3a:	bd10      	pop	{r4, pc}

00409b3c <__sclose>:
  409b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b40:	f000 ba2c 	b.w	409f9c <_close_r>

00409b44 <strlen>:
  409b44:	f020 0103 	bic.w	r1, r0, #3
  409b48:	f010 0003 	ands.w	r0, r0, #3
  409b4c:	f1c0 0000 	rsb	r0, r0, #0
  409b50:	f851 3b04 	ldr.w	r3, [r1], #4
  409b54:	f100 0c04 	add.w	ip, r0, #4
  409b58:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  409b5c:	f06f 0200 	mvn.w	r2, #0
  409b60:	bf1c      	itt	ne
  409b62:	fa22 f20c 	lsrne.w	r2, r2, ip
  409b66:	4313      	orrne	r3, r2
  409b68:	f04f 0c01 	mov.w	ip, #1
  409b6c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  409b70:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  409b74:	eba3 020c 	sub.w	r2, r3, ip
  409b78:	ea22 0203 	bic.w	r2, r2, r3
  409b7c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  409b80:	bf04      	itt	eq
  409b82:	f851 3b04 	ldreq.w	r3, [r1], #4
  409b86:	3004      	addeq	r0, #4
  409b88:	d0f4      	beq.n	409b74 <strlen+0x30>
  409b8a:	f013 0fff 	tst.w	r3, #255	; 0xff
  409b8e:	bf1f      	itttt	ne
  409b90:	3001      	addne	r0, #1
  409b92:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  409b96:	3001      	addne	r0, #1
  409b98:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  409b9c:	bf18      	it	ne
  409b9e:	3001      	addne	r0, #1
  409ba0:	4770      	bx	lr
  409ba2:	bf00      	nop

00409ba4 <strncmp>:
  409ba4:	b430      	push	{r4, r5}
  409ba6:	2a00      	cmp	r2, #0
  409ba8:	d04a      	beq.n	409c40 <strncmp+0x9c>
  409baa:	ea40 0301 	orr.w	r3, r0, r1
  409bae:	f013 0303 	ands.w	r3, r3, #3
  409bb2:	d12d      	bne.n	409c10 <strncmp+0x6c>
  409bb4:	2a03      	cmp	r2, #3
  409bb6:	d92b      	bls.n	409c10 <strncmp+0x6c>
  409bb8:	6804      	ldr	r4, [r0, #0]
  409bba:	680d      	ldr	r5, [r1, #0]
  409bbc:	42ac      	cmp	r4, r5
  409bbe:	d127      	bne.n	409c10 <strncmp+0x6c>
  409bc0:	3a04      	subs	r2, #4
  409bc2:	d03d      	beq.n	409c40 <strncmp+0x9c>
  409bc4:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  409bc8:	ea25 0404 	bic.w	r4, r5, r4
  409bcc:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  409bd0:	d13c      	bne.n	409c4c <strncmp+0xa8>
  409bd2:	460c      	mov	r4, r1
  409bd4:	4603      	mov	r3, r0
  409bd6:	e00e      	b.n	409bf6 <strncmp+0x52>
  409bd8:	685b      	ldr	r3, [r3, #4]
  409bda:	6864      	ldr	r4, [r4, #4]
  409bdc:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  409be0:	42a3      	cmp	r3, r4
  409be2:	ea25 0503 	bic.w	r5, r5, r3
  409be6:	d113      	bne.n	409c10 <strncmp+0x6c>
  409be8:	3a04      	subs	r2, #4
  409bea:	d029      	beq.n	409c40 <strncmp+0x9c>
  409bec:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  409bf0:	d129      	bne.n	409c46 <strncmp+0xa2>
  409bf2:	4603      	mov	r3, r0
  409bf4:	460c      	mov	r4, r1
  409bf6:	2a03      	cmp	r2, #3
  409bf8:	f100 0004 	add.w	r0, r0, #4
  409bfc:	f101 0104 	add.w	r1, r1, #4
  409c00:	d8ea      	bhi.n	409bd8 <strncmp+0x34>
  409c02:	1e55      	subs	r5, r2, #1
  409c04:	b92a      	cbnz	r2, 409c12 <strncmp+0x6e>
  409c06:	7918      	ldrb	r0, [r3, #4]
  409c08:	7922      	ldrb	r2, [r4, #4]
  409c0a:	1a80      	subs	r0, r0, r2
  409c0c:	bc30      	pop	{r4, r5}
  409c0e:	4770      	bx	lr
  409c10:	1e55      	subs	r5, r2, #1
  409c12:	7803      	ldrb	r3, [r0, #0]
  409c14:	780a      	ldrb	r2, [r1, #0]
  409c16:	4293      	cmp	r3, r2
  409c18:	d11a      	bne.n	409c50 <strncmp+0xac>
  409c1a:	b1dd      	cbz	r5, 409c54 <strncmp+0xb0>
  409c1c:	b1b3      	cbz	r3, 409c4c <strncmp+0xa8>
  409c1e:	1c6c      	adds	r4, r5, #1
  409c20:	440c      	add	r4, r1
  409c22:	1c8b      	adds	r3, r1, #2
  409c24:	4601      	mov	r1, r0
  409c26:	e004      	b.n	409c32 <strncmp+0x8e>
  409c28:	42a3      	cmp	r3, r4
  409c2a:	d00c      	beq.n	409c46 <strncmp+0xa2>
  409c2c:	3301      	adds	r3, #1
  409c2e:	2800      	cmp	r0, #0
  409c30:	d0ec      	beq.n	409c0c <strncmp+0x68>
  409c32:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  409c36:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  409c3a:	4290      	cmp	r0, r2
  409c3c:	d0f4      	beq.n	409c28 <strncmp+0x84>
  409c3e:	e7e4      	b.n	409c0a <strncmp+0x66>
  409c40:	4610      	mov	r0, r2
  409c42:	bc30      	pop	{r4, r5}
  409c44:	4770      	bx	lr
  409c46:	2000      	movs	r0, #0
  409c48:	bc30      	pop	{r4, r5}
  409c4a:	4770      	bx	lr
  409c4c:	4618      	mov	r0, r3
  409c4e:	e7dd      	b.n	409c0c <strncmp+0x68>
  409c50:	4618      	mov	r0, r3
  409c52:	e7da      	b.n	409c0a <strncmp+0x66>
  409c54:	4628      	mov	r0, r5
  409c56:	e7d9      	b.n	409c0c <strncmp+0x68>

00409c58 <__ssprint_r>:
  409c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c5c:	6894      	ldr	r4, [r2, #8]
  409c5e:	b083      	sub	sp, #12
  409c60:	4692      	mov	sl, r2
  409c62:	4680      	mov	r8, r0
  409c64:	460d      	mov	r5, r1
  409c66:	6816      	ldr	r6, [r2, #0]
  409c68:	2c00      	cmp	r4, #0
  409c6a:	d06f      	beq.n	409d4c <__ssprint_r+0xf4>
  409c6c:	f04f 0b00 	mov.w	fp, #0
  409c70:	6808      	ldr	r0, [r1, #0]
  409c72:	688b      	ldr	r3, [r1, #8]
  409c74:	465c      	mov	r4, fp
  409c76:	2c00      	cmp	r4, #0
  409c78:	d043      	beq.n	409d02 <__ssprint_r+0xaa>
  409c7a:	429c      	cmp	r4, r3
  409c7c:	461f      	mov	r7, r3
  409c7e:	d345      	bcc.n	409d0c <__ssprint_r+0xb4>
  409c80:	89ab      	ldrh	r3, [r5, #12]
  409c82:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409c86:	d044      	beq.n	409d12 <__ssprint_r+0xba>
  409c88:	696f      	ldr	r7, [r5, #20]
  409c8a:	6929      	ldr	r1, [r5, #16]
  409c8c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  409c90:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  409c94:	ebc1 0900 	rsb	r9, r1, r0
  409c98:	1c62      	adds	r2, r4, #1
  409c9a:	107f      	asrs	r7, r7, #1
  409c9c:	444a      	add	r2, r9
  409c9e:	4297      	cmp	r7, r2
  409ca0:	bf34      	ite	cc
  409ca2:	4617      	movcc	r7, r2
  409ca4:	463a      	movcs	r2, r7
  409ca6:	055b      	lsls	r3, r3, #21
  409ca8:	d535      	bpl.n	409d16 <__ssprint_r+0xbe>
  409caa:	4611      	mov	r1, r2
  409cac:	4640      	mov	r0, r8
  409cae:	f7fe fcd5 	bl	40865c <_malloc_r>
  409cb2:	2800      	cmp	r0, #0
  409cb4:	d039      	beq.n	409d2a <__ssprint_r+0xd2>
  409cb6:	6929      	ldr	r1, [r5, #16]
  409cb8:	464a      	mov	r2, r9
  409cba:	9001      	str	r0, [sp, #4]
  409cbc:	f7fe ffb4 	bl	408c28 <memcpy>
  409cc0:	89aa      	ldrh	r2, [r5, #12]
  409cc2:	9b01      	ldr	r3, [sp, #4]
  409cc4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409cc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409ccc:	81aa      	strh	r2, [r5, #12]
  409cce:	ebc9 0207 	rsb	r2, r9, r7
  409cd2:	eb03 0009 	add.w	r0, r3, r9
  409cd6:	616f      	str	r7, [r5, #20]
  409cd8:	612b      	str	r3, [r5, #16]
  409cda:	6028      	str	r0, [r5, #0]
  409cdc:	60aa      	str	r2, [r5, #8]
  409cde:	4627      	mov	r7, r4
  409ce0:	46a1      	mov	r9, r4
  409ce2:	464a      	mov	r2, r9
  409ce4:	4659      	mov	r1, fp
  409ce6:	f7ff f815 	bl	408d14 <memmove>
  409cea:	f8da 2008 	ldr.w	r2, [sl, #8]
  409cee:	68ab      	ldr	r3, [r5, #8]
  409cf0:	6828      	ldr	r0, [r5, #0]
  409cf2:	1bdb      	subs	r3, r3, r7
  409cf4:	4448      	add	r0, r9
  409cf6:	1b14      	subs	r4, r2, r4
  409cf8:	60ab      	str	r3, [r5, #8]
  409cfa:	6028      	str	r0, [r5, #0]
  409cfc:	f8ca 4008 	str.w	r4, [sl, #8]
  409d00:	b324      	cbz	r4, 409d4c <__ssprint_r+0xf4>
  409d02:	f8d6 b000 	ldr.w	fp, [r6]
  409d06:	6874      	ldr	r4, [r6, #4]
  409d08:	3608      	adds	r6, #8
  409d0a:	e7b4      	b.n	409c76 <__ssprint_r+0x1e>
  409d0c:	4627      	mov	r7, r4
  409d0e:	46a1      	mov	r9, r4
  409d10:	e7e7      	b.n	409ce2 <__ssprint_r+0x8a>
  409d12:	46b9      	mov	r9, r7
  409d14:	e7e5      	b.n	409ce2 <__ssprint_r+0x8a>
  409d16:	4640      	mov	r0, r8
  409d18:	f7ff fcb4 	bl	409684 <_realloc_r>
  409d1c:	4603      	mov	r3, r0
  409d1e:	2800      	cmp	r0, #0
  409d20:	d1d5      	bne.n	409cce <__ssprint_r+0x76>
  409d22:	4640      	mov	r0, r8
  409d24:	6929      	ldr	r1, [r5, #16]
  409d26:	f7fd fde7 	bl	4078f8 <_free_r>
  409d2a:	89aa      	ldrh	r2, [r5, #12]
  409d2c:	230c      	movs	r3, #12
  409d2e:	f8c8 3000 	str.w	r3, [r8]
  409d32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  409d36:	2300      	movs	r3, #0
  409d38:	f04f 30ff 	mov.w	r0, #4294967295
  409d3c:	81aa      	strh	r2, [r5, #12]
  409d3e:	f8ca 3008 	str.w	r3, [sl, #8]
  409d42:	f8ca 3004 	str.w	r3, [sl, #4]
  409d46:	b003      	add	sp, #12
  409d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d4c:	4620      	mov	r0, r4
  409d4e:	f8ca 4004 	str.w	r4, [sl, #4]
  409d52:	b003      	add	sp, #12
  409d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409d58 <__swbuf_r>:
  409d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409d5a:	460d      	mov	r5, r1
  409d5c:	4614      	mov	r4, r2
  409d5e:	4607      	mov	r7, r0
  409d60:	b110      	cbz	r0, 409d68 <__swbuf_r+0x10>
  409d62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409d64:	2b00      	cmp	r3, #0
  409d66:	d048      	beq.n	409dfa <__swbuf_r+0xa2>
  409d68:	89a2      	ldrh	r2, [r4, #12]
  409d6a:	69a0      	ldr	r0, [r4, #24]
  409d6c:	b293      	uxth	r3, r2
  409d6e:	60a0      	str	r0, [r4, #8]
  409d70:	0718      	lsls	r0, r3, #28
  409d72:	d538      	bpl.n	409de6 <__swbuf_r+0x8e>
  409d74:	6926      	ldr	r6, [r4, #16]
  409d76:	2e00      	cmp	r6, #0
  409d78:	d035      	beq.n	409de6 <__swbuf_r+0x8e>
  409d7a:	0499      	lsls	r1, r3, #18
  409d7c:	b2ed      	uxtb	r5, r5
  409d7e:	d515      	bpl.n	409dac <__swbuf_r+0x54>
  409d80:	6823      	ldr	r3, [r4, #0]
  409d82:	6962      	ldr	r2, [r4, #20]
  409d84:	1b9e      	subs	r6, r3, r6
  409d86:	4296      	cmp	r6, r2
  409d88:	da1c      	bge.n	409dc4 <__swbuf_r+0x6c>
  409d8a:	3601      	adds	r6, #1
  409d8c:	68a2      	ldr	r2, [r4, #8]
  409d8e:	1c59      	adds	r1, r3, #1
  409d90:	3a01      	subs	r2, #1
  409d92:	60a2      	str	r2, [r4, #8]
  409d94:	6021      	str	r1, [r4, #0]
  409d96:	701d      	strb	r5, [r3, #0]
  409d98:	6963      	ldr	r3, [r4, #20]
  409d9a:	42b3      	cmp	r3, r6
  409d9c:	d01a      	beq.n	409dd4 <__swbuf_r+0x7c>
  409d9e:	89a3      	ldrh	r3, [r4, #12]
  409da0:	07db      	lsls	r3, r3, #31
  409da2:	d501      	bpl.n	409da8 <__swbuf_r+0x50>
  409da4:	2d0a      	cmp	r5, #10
  409da6:	d015      	beq.n	409dd4 <__swbuf_r+0x7c>
  409da8:	4628      	mov	r0, r5
  409daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409dac:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409dae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409db2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  409db6:	6663      	str	r3, [r4, #100]	; 0x64
  409db8:	6823      	ldr	r3, [r4, #0]
  409dba:	81a2      	strh	r2, [r4, #12]
  409dbc:	6962      	ldr	r2, [r4, #20]
  409dbe:	1b9e      	subs	r6, r3, r6
  409dc0:	4296      	cmp	r6, r2
  409dc2:	dbe2      	blt.n	409d8a <__swbuf_r+0x32>
  409dc4:	4638      	mov	r0, r7
  409dc6:	4621      	mov	r1, r4
  409dc8:	f7fd fc36 	bl	407638 <_fflush_r>
  409dcc:	b940      	cbnz	r0, 409de0 <__swbuf_r+0x88>
  409dce:	6823      	ldr	r3, [r4, #0]
  409dd0:	2601      	movs	r6, #1
  409dd2:	e7db      	b.n	409d8c <__swbuf_r+0x34>
  409dd4:	4638      	mov	r0, r7
  409dd6:	4621      	mov	r1, r4
  409dd8:	f7fd fc2e 	bl	407638 <_fflush_r>
  409ddc:	2800      	cmp	r0, #0
  409dde:	d0e3      	beq.n	409da8 <__swbuf_r+0x50>
  409de0:	f04f 30ff 	mov.w	r0, #4294967295
  409de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409de6:	4638      	mov	r0, r7
  409de8:	4621      	mov	r1, r4
  409dea:	f7fc fb59 	bl	4064a0 <__swsetup_r>
  409dee:	2800      	cmp	r0, #0
  409df0:	d1f6      	bne.n	409de0 <__swbuf_r+0x88>
  409df2:	89a2      	ldrh	r2, [r4, #12]
  409df4:	6926      	ldr	r6, [r4, #16]
  409df6:	b293      	uxth	r3, r2
  409df8:	e7bf      	b.n	409d7a <__swbuf_r+0x22>
  409dfa:	f7fd fc39 	bl	407670 <__sinit>
  409dfe:	e7b3      	b.n	409d68 <__swbuf_r+0x10>

00409e00 <_wcrtomb_r>:
  409e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e04:	461e      	mov	r6, r3
  409e06:	b086      	sub	sp, #24
  409e08:	460c      	mov	r4, r1
  409e0a:	4605      	mov	r5, r0
  409e0c:	4617      	mov	r7, r2
  409e0e:	4b0f      	ldr	r3, [pc, #60]	; (409e4c <_wcrtomb_r+0x4c>)
  409e10:	b191      	cbz	r1, 409e38 <_wcrtomb_r+0x38>
  409e12:	f8d3 8000 	ldr.w	r8, [r3]
  409e16:	f7fe fb9b 	bl	408550 <__locale_charset>
  409e1a:	9600      	str	r6, [sp, #0]
  409e1c:	4603      	mov	r3, r0
  409e1e:	4621      	mov	r1, r4
  409e20:	463a      	mov	r2, r7
  409e22:	4628      	mov	r0, r5
  409e24:	47c0      	blx	r8
  409e26:	1c43      	adds	r3, r0, #1
  409e28:	d103      	bne.n	409e32 <_wcrtomb_r+0x32>
  409e2a:	2200      	movs	r2, #0
  409e2c:	238a      	movs	r3, #138	; 0x8a
  409e2e:	6032      	str	r2, [r6, #0]
  409e30:	602b      	str	r3, [r5, #0]
  409e32:	b006      	add	sp, #24
  409e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e38:	681f      	ldr	r7, [r3, #0]
  409e3a:	f7fe fb89 	bl	408550 <__locale_charset>
  409e3e:	9600      	str	r6, [sp, #0]
  409e40:	4603      	mov	r3, r0
  409e42:	4622      	mov	r2, r4
  409e44:	4628      	mov	r0, r5
  409e46:	a903      	add	r1, sp, #12
  409e48:	47b8      	blx	r7
  409e4a:	e7ec      	b.n	409e26 <_wcrtomb_r+0x26>
  409e4c:	20000990 	.word	0x20000990

00409e50 <__ascii_wctomb>:
  409e50:	b121      	cbz	r1, 409e5c <__ascii_wctomb+0xc>
  409e52:	2aff      	cmp	r2, #255	; 0xff
  409e54:	d804      	bhi.n	409e60 <__ascii_wctomb+0x10>
  409e56:	700a      	strb	r2, [r1, #0]
  409e58:	2001      	movs	r0, #1
  409e5a:	4770      	bx	lr
  409e5c:	4608      	mov	r0, r1
  409e5e:	4770      	bx	lr
  409e60:	238a      	movs	r3, #138	; 0x8a
  409e62:	6003      	str	r3, [r0, #0]
  409e64:	f04f 30ff 	mov.w	r0, #4294967295
  409e68:	4770      	bx	lr
  409e6a:	bf00      	nop

00409e6c <_write_r>:
  409e6c:	b570      	push	{r4, r5, r6, lr}
  409e6e:	4c08      	ldr	r4, [pc, #32]	; (409e90 <_write_r+0x24>)
  409e70:	4606      	mov	r6, r0
  409e72:	2500      	movs	r5, #0
  409e74:	4608      	mov	r0, r1
  409e76:	4611      	mov	r1, r2
  409e78:	461a      	mov	r2, r3
  409e7a:	6025      	str	r5, [r4, #0]
  409e7c:	f7f6 ff6e 	bl	400d5c <_write>
  409e80:	1c43      	adds	r3, r0, #1
  409e82:	d000      	beq.n	409e86 <_write_r+0x1a>
  409e84:	bd70      	pop	{r4, r5, r6, pc}
  409e86:	6823      	ldr	r3, [r4, #0]
  409e88:	2b00      	cmp	r3, #0
  409e8a:	d0fb      	beq.n	409e84 <_write_r+0x18>
  409e8c:	6033      	str	r3, [r6, #0]
  409e8e:	bd70      	pop	{r4, r5, r6, pc}
  409e90:	20000c40 	.word	0x20000c40

00409e94 <__register_exitproc>:
  409e94:	b5f0      	push	{r4, r5, r6, r7, lr}
  409e96:	4c27      	ldr	r4, [pc, #156]	; (409f34 <__register_exitproc+0xa0>)
  409e98:	b085      	sub	sp, #20
  409e9a:	6826      	ldr	r6, [r4, #0]
  409e9c:	4607      	mov	r7, r0
  409e9e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  409ea2:	2c00      	cmp	r4, #0
  409ea4:	d040      	beq.n	409f28 <__register_exitproc+0x94>
  409ea6:	6865      	ldr	r5, [r4, #4]
  409ea8:	2d1f      	cmp	r5, #31
  409eaa:	dd1e      	ble.n	409eea <__register_exitproc+0x56>
  409eac:	4822      	ldr	r0, [pc, #136]	; (409f38 <__register_exitproc+0xa4>)
  409eae:	b918      	cbnz	r0, 409eb8 <__register_exitproc+0x24>
  409eb0:	f04f 30ff 	mov.w	r0, #4294967295
  409eb4:	b005      	add	sp, #20
  409eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409eb8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409ebc:	9103      	str	r1, [sp, #12]
  409ebe:	9202      	str	r2, [sp, #8]
  409ec0:	9301      	str	r3, [sp, #4]
  409ec2:	f7fe fbc3 	bl	40864c <malloc>
  409ec6:	9903      	ldr	r1, [sp, #12]
  409ec8:	4604      	mov	r4, r0
  409eca:	9a02      	ldr	r2, [sp, #8]
  409ecc:	9b01      	ldr	r3, [sp, #4]
  409ece:	2800      	cmp	r0, #0
  409ed0:	d0ee      	beq.n	409eb0 <__register_exitproc+0x1c>
  409ed2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  409ed6:	2000      	movs	r0, #0
  409ed8:	6025      	str	r5, [r4, #0]
  409eda:	6060      	str	r0, [r4, #4]
  409edc:	4605      	mov	r5, r0
  409ede:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  409ee2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  409ee6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  409eea:	b93f      	cbnz	r7, 409efc <__register_exitproc+0x68>
  409eec:	1c6b      	adds	r3, r5, #1
  409eee:	2000      	movs	r0, #0
  409ef0:	3502      	adds	r5, #2
  409ef2:	6063      	str	r3, [r4, #4]
  409ef4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  409ef8:	b005      	add	sp, #20
  409efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409efc:	2601      	movs	r6, #1
  409efe:	40ae      	lsls	r6, r5
  409f00:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  409f04:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  409f08:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  409f0c:	2f02      	cmp	r7, #2
  409f0e:	ea42 0206 	orr.w	r2, r2, r6
  409f12:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  409f16:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  409f1a:	d1e7      	bne.n	409eec <__register_exitproc+0x58>
  409f1c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  409f20:	431e      	orrs	r6, r3
  409f22:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  409f26:	e7e1      	b.n	409eec <__register_exitproc+0x58>
  409f28:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  409f2c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  409f30:	e7b9      	b.n	409ea6 <__register_exitproc+0x12>
  409f32:	bf00      	nop
  409f34:	0040a8d8 	.word	0x0040a8d8
  409f38:	0040864d 	.word	0x0040864d

00409f3c <_calloc_r>:
  409f3c:	b510      	push	{r4, lr}
  409f3e:	fb02 f101 	mul.w	r1, r2, r1
  409f42:	f7fe fb8b 	bl	40865c <_malloc_r>
  409f46:	4604      	mov	r4, r0
  409f48:	b168      	cbz	r0, 409f66 <_calloc_r+0x2a>
  409f4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409f4e:	f022 0203 	bic.w	r2, r2, #3
  409f52:	3a04      	subs	r2, #4
  409f54:	2a24      	cmp	r2, #36	; 0x24
  409f56:	d818      	bhi.n	409f8a <_calloc_r+0x4e>
  409f58:	2a13      	cmp	r2, #19
  409f5a:	d806      	bhi.n	409f6a <_calloc_r+0x2e>
  409f5c:	4603      	mov	r3, r0
  409f5e:	2200      	movs	r2, #0
  409f60:	601a      	str	r2, [r3, #0]
  409f62:	605a      	str	r2, [r3, #4]
  409f64:	609a      	str	r2, [r3, #8]
  409f66:	4620      	mov	r0, r4
  409f68:	bd10      	pop	{r4, pc}
  409f6a:	2300      	movs	r3, #0
  409f6c:	2a1b      	cmp	r2, #27
  409f6e:	6003      	str	r3, [r0, #0]
  409f70:	6043      	str	r3, [r0, #4]
  409f72:	d90f      	bls.n	409f94 <_calloc_r+0x58>
  409f74:	2a24      	cmp	r2, #36	; 0x24
  409f76:	6083      	str	r3, [r0, #8]
  409f78:	60c3      	str	r3, [r0, #12]
  409f7a:	bf05      	ittet	eq
  409f7c:	6103      	streq	r3, [r0, #16]
  409f7e:	6143      	streq	r3, [r0, #20]
  409f80:	f100 0310 	addne.w	r3, r0, #16
  409f84:	f100 0318 	addeq.w	r3, r0, #24
  409f88:	e7e9      	b.n	409f5e <_calloc_r+0x22>
  409f8a:	2100      	movs	r1, #0
  409f8c:	f7f9 f894 	bl	4030b8 <memset>
  409f90:	4620      	mov	r0, r4
  409f92:	bd10      	pop	{r4, pc}
  409f94:	f100 0308 	add.w	r3, r0, #8
  409f98:	e7e1      	b.n	409f5e <_calloc_r+0x22>
  409f9a:	bf00      	nop

00409f9c <_close_r>:
  409f9c:	b538      	push	{r3, r4, r5, lr}
  409f9e:	4c07      	ldr	r4, [pc, #28]	; (409fbc <_close_r+0x20>)
  409fa0:	2300      	movs	r3, #0
  409fa2:	4605      	mov	r5, r0
  409fa4:	4608      	mov	r0, r1
  409fa6:	6023      	str	r3, [r4, #0]
  409fa8:	f7f7 fba6 	bl	4016f8 <_close>
  409fac:	1c43      	adds	r3, r0, #1
  409fae:	d000      	beq.n	409fb2 <_close_r+0x16>
  409fb0:	bd38      	pop	{r3, r4, r5, pc}
  409fb2:	6823      	ldr	r3, [r4, #0]
  409fb4:	2b00      	cmp	r3, #0
  409fb6:	d0fb      	beq.n	409fb0 <_close_r+0x14>
  409fb8:	602b      	str	r3, [r5, #0]
  409fba:	bd38      	pop	{r3, r4, r5, pc}
  409fbc:	20000c40 	.word	0x20000c40

00409fc0 <_fclose_r>:
  409fc0:	b570      	push	{r4, r5, r6, lr}
  409fc2:	460c      	mov	r4, r1
  409fc4:	4605      	mov	r5, r0
  409fc6:	b131      	cbz	r1, 409fd6 <_fclose_r+0x16>
  409fc8:	b110      	cbz	r0, 409fd0 <_fclose_r+0x10>
  409fca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409fcc:	2b00      	cmp	r3, #0
  409fce:	d02f      	beq.n	40a030 <_fclose_r+0x70>
  409fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409fd4:	b90b      	cbnz	r3, 409fda <_fclose_r+0x1a>
  409fd6:	2000      	movs	r0, #0
  409fd8:	bd70      	pop	{r4, r5, r6, pc}
  409fda:	4628      	mov	r0, r5
  409fdc:	4621      	mov	r1, r4
  409fde:	f7fd fb2b 	bl	407638 <_fflush_r>
  409fe2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409fe4:	4606      	mov	r6, r0
  409fe6:	b133      	cbz	r3, 409ff6 <_fclose_r+0x36>
  409fe8:	4628      	mov	r0, r5
  409fea:	69e1      	ldr	r1, [r4, #28]
  409fec:	4798      	blx	r3
  409fee:	2800      	cmp	r0, #0
  409ff0:	bfb8      	it	lt
  409ff2:	f04f 36ff 	movlt.w	r6, #4294967295
  409ff6:	89a3      	ldrh	r3, [r4, #12]
  409ff8:	061b      	lsls	r3, r3, #24
  409ffa:	d41c      	bmi.n	40a036 <_fclose_r+0x76>
  409ffc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409ffe:	b141      	cbz	r1, 40a012 <_fclose_r+0x52>
  40a000:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a004:	4299      	cmp	r1, r3
  40a006:	d002      	beq.n	40a00e <_fclose_r+0x4e>
  40a008:	4628      	mov	r0, r5
  40a00a:	f7fd fc75 	bl	4078f8 <_free_r>
  40a00e:	2300      	movs	r3, #0
  40a010:	6323      	str	r3, [r4, #48]	; 0x30
  40a012:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a014:	b121      	cbz	r1, 40a020 <_fclose_r+0x60>
  40a016:	4628      	mov	r0, r5
  40a018:	f7fd fc6e 	bl	4078f8 <_free_r>
  40a01c:	2300      	movs	r3, #0
  40a01e:	6463      	str	r3, [r4, #68]	; 0x44
  40a020:	f7fd fba0 	bl	407764 <__sfp_lock_acquire>
  40a024:	2300      	movs	r3, #0
  40a026:	81a3      	strh	r3, [r4, #12]
  40a028:	f7fd fb9e 	bl	407768 <__sfp_lock_release>
  40a02c:	4630      	mov	r0, r6
  40a02e:	bd70      	pop	{r4, r5, r6, pc}
  40a030:	f7fd fb1e 	bl	407670 <__sinit>
  40a034:	e7cc      	b.n	409fd0 <_fclose_r+0x10>
  40a036:	4628      	mov	r0, r5
  40a038:	6921      	ldr	r1, [r4, #16]
  40a03a:	f7fd fc5d 	bl	4078f8 <_free_r>
  40a03e:	e7dd      	b.n	409ffc <_fclose_r+0x3c>

0040a040 <fclose>:
  40a040:	4b02      	ldr	r3, [pc, #8]	; (40a04c <fclose+0xc>)
  40a042:	4601      	mov	r1, r0
  40a044:	6818      	ldr	r0, [r3, #0]
  40a046:	f7ff bfbb 	b.w	409fc0 <_fclose_r>
  40a04a:	bf00      	nop
  40a04c:	20000520 	.word	0x20000520

0040a050 <_fstat_r>:
  40a050:	b538      	push	{r3, r4, r5, lr}
  40a052:	4c08      	ldr	r4, [pc, #32]	; (40a074 <_fstat_r+0x24>)
  40a054:	2300      	movs	r3, #0
  40a056:	4605      	mov	r5, r0
  40a058:	4608      	mov	r0, r1
  40a05a:	4611      	mov	r1, r2
  40a05c:	6023      	str	r3, [r4, #0]
  40a05e:	f7f7 fb4f 	bl	401700 <_fstat>
  40a062:	1c43      	adds	r3, r0, #1
  40a064:	d000      	beq.n	40a068 <_fstat_r+0x18>
  40a066:	bd38      	pop	{r3, r4, r5, pc}
  40a068:	6823      	ldr	r3, [r4, #0]
  40a06a:	2b00      	cmp	r3, #0
  40a06c:	d0fb      	beq.n	40a066 <_fstat_r+0x16>
  40a06e:	602b      	str	r3, [r5, #0]
  40a070:	bd38      	pop	{r3, r4, r5, pc}
  40a072:	bf00      	nop
  40a074:	20000c40 	.word	0x20000c40

0040a078 <_isatty_r>:
  40a078:	b538      	push	{r3, r4, r5, lr}
  40a07a:	4c07      	ldr	r4, [pc, #28]	; (40a098 <_isatty_r+0x20>)
  40a07c:	2300      	movs	r3, #0
  40a07e:	4605      	mov	r5, r0
  40a080:	4608      	mov	r0, r1
  40a082:	6023      	str	r3, [r4, #0]
  40a084:	f7f7 fb42 	bl	40170c <_isatty>
  40a088:	1c43      	adds	r3, r0, #1
  40a08a:	d000      	beq.n	40a08e <_isatty_r+0x16>
  40a08c:	bd38      	pop	{r3, r4, r5, pc}
  40a08e:	6823      	ldr	r3, [r4, #0]
  40a090:	2b00      	cmp	r3, #0
  40a092:	d0fb      	beq.n	40a08c <_isatty_r+0x14>
  40a094:	602b      	str	r3, [r5, #0]
  40a096:	bd38      	pop	{r3, r4, r5, pc}
  40a098:	20000c40 	.word	0x20000c40

0040a09c <_lseek_r>:
  40a09c:	b570      	push	{r4, r5, r6, lr}
  40a09e:	4c08      	ldr	r4, [pc, #32]	; (40a0c0 <_lseek_r+0x24>)
  40a0a0:	4606      	mov	r6, r0
  40a0a2:	2500      	movs	r5, #0
  40a0a4:	4608      	mov	r0, r1
  40a0a6:	4611      	mov	r1, r2
  40a0a8:	461a      	mov	r2, r3
  40a0aa:	6025      	str	r5, [r4, #0]
  40a0ac:	f7f7 fb30 	bl	401710 <_lseek>
  40a0b0:	1c43      	adds	r3, r0, #1
  40a0b2:	d000      	beq.n	40a0b6 <_lseek_r+0x1a>
  40a0b4:	bd70      	pop	{r4, r5, r6, pc}
  40a0b6:	6823      	ldr	r3, [r4, #0]
  40a0b8:	2b00      	cmp	r3, #0
  40a0ba:	d0fb      	beq.n	40a0b4 <_lseek_r+0x18>
  40a0bc:	6033      	str	r3, [r6, #0]
  40a0be:	bd70      	pop	{r4, r5, r6, pc}
  40a0c0:	20000c40 	.word	0x20000c40

0040a0c4 <_read_r>:
  40a0c4:	b570      	push	{r4, r5, r6, lr}
  40a0c6:	4c08      	ldr	r4, [pc, #32]	; (40a0e8 <_read_r+0x24>)
  40a0c8:	4606      	mov	r6, r0
  40a0ca:	2500      	movs	r5, #0
  40a0cc:	4608      	mov	r0, r1
  40a0ce:	4611      	mov	r1, r2
  40a0d0:	461a      	mov	r2, r3
  40a0d2:	6025      	str	r5, [r4, #0]
  40a0d4:	f7f6 f820 	bl	400118 <_read>
  40a0d8:	1c43      	adds	r3, r0, #1
  40a0da:	d000      	beq.n	40a0de <_read_r+0x1a>
  40a0dc:	bd70      	pop	{r4, r5, r6, pc}
  40a0de:	6823      	ldr	r3, [r4, #0]
  40a0e0:	2b00      	cmp	r3, #0
  40a0e2:	d0fb      	beq.n	40a0dc <_read_r+0x18>
  40a0e4:	6033      	str	r3, [r6, #0]
  40a0e6:	bd70      	pop	{r4, r5, r6, pc}
  40a0e8:	20000c40 	.word	0x20000c40

0040a0ec <__gedf2>:
  40a0ec:	f04f 3cff 	mov.w	ip, #4294967295
  40a0f0:	e006      	b.n	40a100 <__cmpdf2+0x4>
  40a0f2:	bf00      	nop

0040a0f4 <__ledf2>:
  40a0f4:	f04f 0c01 	mov.w	ip, #1
  40a0f8:	e002      	b.n	40a100 <__cmpdf2+0x4>
  40a0fa:	bf00      	nop

0040a0fc <__cmpdf2>:
  40a0fc:	f04f 0c01 	mov.w	ip, #1
  40a100:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a10c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a110:	bf18      	it	ne
  40a112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a116:	d01b      	beq.n	40a150 <__cmpdf2+0x54>
  40a118:	b001      	add	sp, #4
  40a11a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a11e:	bf0c      	ite	eq
  40a120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a124:	ea91 0f03 	teqne	r1, r3
  40a128:	bf02      	ittt	eq
  40a12a:	ea90 0f02 	teqeq	r0, r2
  40a12e:	2000      	moveq	r0, #0
  40a130:	4770      	bxeq	lr
  40a132:	f110 0f00 	cmn.w	r0, #0
  40a136:	ea91 0f03 	teq	r1, r3
  40a13a:	bf58      	it	pl
  40a13c:	4299      	cmppl	r1, r3
  40a13e:	bf08      	it	eq
  40a140:	4290      	cmpeq	r0, r2
  40a142:	bf2c      	ite	cs
  40a144:	17d8      	asrcs	r0, r3, #31
  40a146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a14a:	f040 0001 	orr.w	r0, r0, #1
  40a14e:	4770      	bx	lr
  40a150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a158:	d102      	bne.n	40a160 <__cmpdf2+0x64>
  40a15a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a15e:	d107      	bne.n	40a170 <__cmpdf2+0x74>
  40a160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a168:	d1d6      	bne.n	40a118 <__cmpdf2+0x1c>
  40a16a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a16e:	d0d3      	beq.n	40a118 <__cmpdf2+0x1c>
  40a170:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a174:	4770      	bx	lr
  40a176:	bf00      	nop

0040a178 <__aeabi_cdrcmple>:
  40a178:	4684      	mov	ip, r0
  40a17a:	4610      	mov	r0, r2
  40a17c:	4662      	mov	r2, ip
  40a17e:	468c      	mov	ip, r1
  40a180:	4619      	mov	r1, r3
  40a182:	4663      	mov	r3, ip
  40a184:	e000      	b.n	40a188 <__aeabi_cdcmpeq>
  40a186:	bf00      	nop

0040a188 <__aeabi_cdcmpeq>:
  40a188:	b501      	push	{r0, lr}
  40a18a:	f7ff ffb7 	bl	40a0fc <__cmpdf2>
  40a18e:	2800      	cmp	r0, #0
  40a190:	bf48      	it	mi
  40a192:	f110 0f00 	cmnmi.w	r0, #0
  40a196:	bd01      	pop	{r0, pc}

0040a198 <__aeabi_dcmpeq>:
  40a198:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a19c:	f7ff fff4 	bl	40a188 <__aeabi_cdcmpeq>
  40a1a0:	bf0c      	ite	eq
  40a1a2:	2001      	moveq	r0, #1
  40a1a4:	2000      	movne	r0, #0
  40a1a6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1aa:	bf00      	nop

0040a1ac <__aeabi_dcmplt>:
  40a1ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1b0:	f7ff ffea 	bl	40a188 <__aeabi_cdcmpeq>
  40a1b4:	bf34      	ite	cc
  40a1b6:	2001      	movcc	r0, #1
  40a1b8:	2000      	movcs	r0, #0
  40a1ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1be:	bf00      	nop

0040a1c0 <__aeabi_dcmple>:
  40a1c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1c4:	f7ff ffe0 	bl	40a188 <__aeabi_cdcmpeq>
  40a1c8:	bf94      	ite	ls
  40a1ca:	2001      	movls	r0, #1
  40a1cc:	2000      	movhi	r0, #0
  40a1ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1d2:	bf00      	nop

0040a1d4 <__aeabi_dcmpge>:
  40a1d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1d8:	f7ff ffce 	bl	40a178 <__aeabi_cdrcmple>
  40a1dc:	bf94      	ite	ls
  40a1de:	2001      	movls	r0, #1
  40a1e0:	2000      	movhi	r0, #0
  40a1e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1e6:	bf00      	nop

0040a1e8 <__aeabi_dcmpgt>:
  40a1e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a1ec:	f7ff ffc4 	bl	40a178 <__aeabi_cdrcmple>
  40a1f0:	bf34      	ite	cc
  40a1f2:	2001      	movcc	r0, #1
  40a1f4:	2000      	movcs	r0, #0
  40a1f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a1fa:	bf00      	nop

0040a1fc <__aeabi_d2iz>:
  40a1fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a200:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a204:	d215      	bcs.n	40a232 <__aeabi_d2iz+0x36>
  40a206:	d511      	bpl.n	40a22c <__aeabi_d2iz+0x30>
  40a208:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a20c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a210:	d912      	bls.n	40a238 <__aeabi_d2iz+0x3c>
  40a212:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a216:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a21a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a21e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a222:	fa23 f002 	lsr.w	r0, r3, r2
  40a226:	bf18      	it	ne
  40a228:	4240      	negne	r0, r0
  40a22a:	4770      	bx	lr
  40a22c:	f04f 0000 	mov.w	r0, #0
  40a230:	4770      	bx	lr
  40a232:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a236:	d105      	bne.n	40a244 <__aeabi_d2iz+0x48>
  40a238:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a23c:	bf08      	it	eq
  40a23e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a242:	4770      	bx	lr
  40a244:	f04f 0000 	mov.w	r0, #0
  40a248:	4770      	bx	lr
  40a24a:	bf00      	nop

0040a24c <__aeabi_d2uiz>:
  40a24c:	004a      	lsls	r2, r1, #1
  40a24e:	d211      	bcs.n	40a274 <__aeabi_d2uiz+0x28>
  40a250:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a254:	d211      	bcs.n	40a27a <__aeabi_d2uiz+0x2e>
  40a256:	d50d      	bpl.n	40a274 <__aeabi_d2uiz+0x28>
  40a258:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a25c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a260:	d40e      	bmi.n	40a280 <__aeabi_d2uiz+0x34>
  40a262:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a266:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a26a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a26e:	fa23 f002 	lsr.w	r0, r3, r2
  40a272:	4770      	bx	lr
  40a274:	f04f 0000 	mov.w	r0, #0
  40a278:	4770      	bx	lr
  40a27a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a27e:	d102      	bne.n	40a286 <__aeabi_d2uiz+0x3a>
  40a280:	f04f 30ff 	mov.w	r0, #4294967295
  40a284:	4770      	bx	lr
  40a286:	f04f 0000 	mov.w	r0, #0
  40a28a:	4770      	bx	lr

0040a28c <__aeabi_uldivmod>:
  40a28c:	b94b      	cbnz	r3, 40a2a2 <__aeabi_uldivmod+0x16>
  40a28e:	b942      	cbnz	r2, 40a2a2 <__aeabi_uldivmod+0x16>
  40a290:	2900      	cmp	r1, #0
  40a292:	bf08      	it	eq
  40a294:	2800      	cmpeq	r0, #0
  40a296:	d002      	beq.n	40a29e <__aeabi_uldivmod+0x12>
  40a298:	f04f 31ff 	mov.w	r1, #4294967295
  40a29c:	4608      	mov	r0, r1
  40a29e:	f000 b83b 	b.w	40a318 <__aeabi_idiv0>
  40a2a2:	b082      	sub	sp, #8
  40a2a4:	46ec      	mov	ip, sp
  40a2a6:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a2aa:	f000 f81d 	bl	40a2e8 <__gnu_uldivmod_helper>
  40a2ae:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a2b2:	b002      	add	sp, #8
  40a2b4:	bc0c      	pop	{r2, r3}
  40a2b6:	4770      	bx	lr

0040a2b8 <__gnu_ldivmod_helper>:
  40a2b8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a2bc:	9e08      	ldr	r6, [sp, #32]
  40a2be:	4614      	mov	r4, r2
  40a2c0:	461d      	mov	r5, r3
  40a2c2:	4680      	mov	r8, r0
  40a2c4:	4689      	mov	r9, r1
  40a2c6:	f000 f829 	bl	40a31c <__divdi3>
  40a2ca:	fb04 f301 	mul.w	r3, r4, r1
  40a2ce:	fba4 ab00 	umull	sl, fp, r4, r0
  40a2d2:	fb00 3205 	mla	r2, r0, r5, r3
  40a2d6:	4493      	add	fp, r2
  40a2d8:	ebb8 080a 	subs.w	r8, r8, sl
  40a2dc:	eb69 090b 	sbc.w	r9, r9, fp
  40a2e0:	e9c6 8900 	strd	r8, r9, [r6]
  40a2e4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a2e8 <__gnu_uldivmod_helper>:
  40a2e8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a2ec:	9e08      	ldr	r6, [sp, #32]
  40a2ee:	4614      	mov	r4, r2
  40a2f0:	461d      	mov	r5, r3
  40a2f2:	4680      	mov	r8, r0
  40a2f4:	4689      	mov	r9, r1
  40a2f6:	f000 f961 	bl	40a5bc <__udivdi3>
  40a2fa:	fb00 f505 	mul.w	r5, r0, r5
  40a2fe:	fba0 ab04 	umull	sl, fp, r0, r4
  40a302:	fb04 5401 	mla	r4, r4, r1, r5
  40a306:	44a3      	add	fp, r4
  40a308:	ebb8 080a 	subs.w	r8, r8, sl
  40a30c:	eb69 090b 	sbc.w	r9, r9, fp
  40a310:	e9c6 8900 	strd	r8, r9, [r6]
  40a314:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a318 <__aeabi_idiv0>:
  40a318:	4770      	bx	lr
  40a31a:	bf00      	nop

0040a31c <__divdi3>:
  40a31c:	2900      	cmp	r1, #0
  40a31e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a322:	f2c0 80a1 	blt.w	40a468 <__divdi3+0x14c>
  40a326:	2400      	movs	r4, #0
  40a328:	2b00      	cmp	r3, #0
  40a32a:	f2c0 8098 	blt.w	40a45e <__divdi3+0x142>
  40a32e:	4615      	mov	r5, r2
  40a330:	4606      	mov	r6, r0
  40a332:	460f      	mov	r7, r1
  40a334:	2b00      	cmp	r3, #0
  40a336:	d13f      	bne.n	40a3b8 <__divdi3+0x9c>
  40a338:	428a      	cmp	r2, r1
  40a33a:	d958      	bls.n	40a3ee <__divdi3+0xd2>
  40a33c:	fab2 f382 	clz	r3, r2
  40a340:	b14b      	cbz	r3, 40a356 <__divdi3+0x3a>
  40a342:	f1c3 0220 	rsb	r2, r3, #32
  40a346:	fa01 f703 	lsl.w	r7, r1, r3
  40a34a:	fa20 f202 	lsr.w	r2, r0, r2
  40a34e:	409d      	lsls	r5, r3
  40a350:	fa00 f603 	lsl.w	r6, r0, r3
  40a354:	4317      	orrs	r7, r2
  40a356:	0c29      	lsrs	r1, r5, #16
  40a358:	fbb7 f2f1 	udiv	r2, r7, r1
  40a35c:	fb01 7712 	mls	r7, r1, r2, r7
  40a360:	b2a8      	uxth	r0, r5
  40a362:	fb00 f302 	mul.w	r3, r0, r2
  40a366:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40a36a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40a36e:	42bb      	cmp	r3, r7
  40a370:	d909      	bls.n	40a386 <__divdi3+0x6a>
  40a372:	197f      	adds	r7, r7, r5
  40a374:	f102 3cff 	add.w	ip, r2, #4294967295
  40a378:	f080 8105 	bcs.w	40a586 <__divdi3+0x26a>
  40a37c:	42bb      	cmp	r3, r7
  40a37e:	f240 8102 	bls.w	40a586 <__divdi3+0x26a>
  40a382:	3a02      	subs	r2, #2
  40a384:	442f      	add	r7, r5
  40a386:	1aff      	subs	r7, r7, r3
  40a388:	fbb7 f3f1 	udiv	r3, r7, r1
  40a38c:	fb01 7113 	mls	r1, r1, r3, r7
  40a390:	fb00 f003 	mul.w	r0, r0, r3
  40a394:	b2b6      	uxth	r6, r6
  40a396:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40a39a:	4288      	cmp	r0, r1
  40a39c:	d908      	bls.n	40a3b0 <__divdi3+0x94>
  40a39e:	1949      	adds	r1, r1, r5
  40a3a0:	f103 37ff 	add.w	r7, r3, #4294967295
  40a3a4:	f080 80f1 	bcs.w	40a58a <__divdi3+0x26e>
  40a3a8:	4288      	cmp	r0, r1
  40a3aa:	f240 80ee 	bls.w	40a58a <__divdi3+0x26e>
  40a3ae:	3b02      	subs	r3, #2
  40a3b0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a3b4:	2300      	movs	r3, #0
  40a3b6:	e003      	b.n	40a3c0 <__divdi3+0xa4>
  40a3b8:	428b      	cmp	r3, r1
  40a3ba:	d90a      	bls.n	40a3d2 <__divdi3+0xb6>
  40a3bc:	2300      	movs	r3, #0
  40a3be:	461a      	mov	r2, r3
  40a3c0:	4610      	mov	r0, r2
  40a3c2:	4619      	mov	r1, r3
  40a3c4:	b114      	cbz	r4, 40a3cc <__divdi3+0xb0>
  40a3c6:	4240      	negs	r0, r0
  40a3c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a3cc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a3d0:	4770      	bx	lr
  40a3d2:	fab3 f883 	clz	r8, r3
  40a3d6:	f1b8 0f00 	cmp.w	r8, #0
  40a3da:	f040 8088 	bne.w	40a4ee <__divdi3+0x1d2>
  40a3de:	428b      	cmp	r3, r1
  40a3e0:	d302      	bcc.n	40a3e8 <__divdi3+0xcc>
  40a3e2:	4282      	cmp	r2, r0
  40a3e4:	f200 80e2 	bhi.w	40a5ac <__divdi3+0x290>
  40a3e8:	2300      	movs	r3, #0
  40a3ea:	2201      	movs	r2, #1
  40a3ec:	e7e8      	b.n	40a3c0 <__divdi3+0xa4>
  40a3ee:	b912      	cbnz	r2, 40a3f6 <__divdi3+0xda>
  40a3f0:	2301      	movs	r3, #1
  40a3f2:	fbb3 f5f2 	udiv	r5, r3, r2
  40a3f6:	fab5 f285 	clz	r2, r5
  40a3fa:	2a00      	cmp	r2, #0
  40a3fc:	d13a      	bne.n	40a474 <__divdi3+0x158>
  40a3fe:	1b7f      	subs	r7, r7, r5
  40a400:	0c28      	lsrs	r0, r5, #16
  40a402:	fa1f fc85 	uxth.w	ip, r5
  40a406:	2301      	movs	r3, #1
  40a408:	fbb7 f1f0 	udiv	r1, r7, r0
  40a40c:	fb00 7711 	mls	r7, r0, r1, r7
  40a410:	fb0c f201 	mul.w	r2, ip, r1
  40a414:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40a418:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40a41c:	42ba      	cmp	r2, r7
  40a41e:	d907      	bls.n	40a430 <__divdi3+0x114>
  40a420:	197f      	adds	r7, r7, r5
  40a422:	f101 38ff 	add.w	r8, r1, #4294967295
  40a426:	d202      	bcs.n	40a42e <__divdi3+0x112>
  40a428:	42ba      	cmp	r2, r7
  40a42a:	f200 80c4 	bhi.w	40a5b6 <__divdi3+0x29a>
  40a42e:	4641      	mov	r1, r8
  40a430:	1abf      	subs	r7, r7, r2
  40a432:	fbb7 f2f0 	udiv	r2, r7, r0
  40a436:	fb00 7012 	mls	r0, r0, r2, r7
  40a43a:	fb0c fc02 	mul.w	ip, ip, r2
  40a43e:	b2b6      	uxth	r6, r6
  40a440:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40a444:	4584      	cmp	ip, r0
  40a446:	d907      	bls.n	40a458 <__divdi3+0x13c>
  40a448:	1940      	adds	r0, r0, r5
  40a44a:	f102 37ff 	add.w	r7, r2, #4294967295
  40a44e:	d202      	bcs.n	40a456 <__divdi3+0x13a>
  40a450:	4584      	cmp	ip, r0
  40a452:	f200 80ae 	bhi.w	40a5b2 <__divdi3+0x296>
  40a456:	463a      	mov	r2, r7
  40a458:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40a45c:	e7b0      	b.n	40a3c0 <__divdi3+0xa4>
  40a45e:	43e4      	mvns	r4, r4
  40a460:	4252      	negs	r2, r2
  40a462:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a466:	e762      	b.n	40a32e <__divdi3+0x12>
  40a468:	4240      	negs	r0, r0
  40a46a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a46e:	f04f 34ff 	mov.w	r4, #4294967295
  40a472:	e759      	b.n	40a328 <__divdi3+0xc>
  40a474:	4095      	lsls	r5, r2
  40a476:	f1c2 0920 	rsb	r9, r2, #32
  40a47a:	fa27 f109 	lsr.w	r1, r7, r9
  40a47e:	fa26 f909 	lsr.w	r9, r6, r9
  40a482:	4097      	lsls	r7, r2
  40a484:	0c28      	lsrs	r0, r5, #16
  40a486:	fbb1 f8f0 	udiv	r8, r1, r0
  40a48a:	fb00 1118 	mls	r1, r0, r8, r1
  40a48e:	fa1f fc85 	uxth.w	ip, r5
  40a492:	fb0c f308 	mul.w	r3, ip, r8
  40a496:	ea49 0907 	orr.w	r9, r9, r7
  40a49a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40a49e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40a4a2:	428b      	cmp	r3, r1
  40a4a4:	fa06 f602 	lsl.w	r6, r6, r2
  40a4a8:	d908      	bls.n	40a4bc <__divdi3+0x1a0>
  40a4aa:	1949      	adds	r1, r1, r5
  40a4ac:	f108 32ff 	add.w	r2, r8, #4294967295
  40a4b0:	d27a      	bcs.n	40a5a8 <__divdi3+0x28c>
  40a4b2:	428b      	cmp	r3, r1
  40a4b4:	d978      	bls.n	40a5a8 <__divdi3+0x28c>
  40a4b6:	f1a8 0802 	sub.w	r8, r8, #2
  40a4ba:	4429      	add	r1, r5
  40a4bc:	1ac9      	subs	r1, r1, r3
  40a4be:	fbb1 f3f0 	udiv	r3, r1, r0
  40a4c2:	fb00 1713 	mls	r7, r0, r3, r1
  40a4c6:	fb0c f203 	mul.w	r2, ip, r3
  40a4ca:	fa1f f989 	uxth.w	r9, r9
  40a4ce:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40a4d2:	42ba      	cmp	r2, r7
  40a4d4:	d907      	bls.n	40a4e6 <__divdi3+0x1ca>
  40a4d6:	197f      	adds	r7, r7, r5
  40a4d8:	f103 31ff 	add.w	r1, r3, #4294967295
  40a4dc:	d260      	bcs.n	40a5a0 <__divdi3+0x284>
  40a4de:	42ba      	cmp	r2, r7
  40a4e0:	d95e      	bls.n	40a5a0 <__divdi3+0x284>
  40a4e2:	3b02      	subs	r3, #2
  40a4e4:	442f      	add	r7, r5
  40a4e6:	1abf      	subs	r7, r7, r2
  40a4e8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a4ec:	e78c      	b.n	40a408 <__divdi3+0xec>
  40a4ee:	f1c8 0220 	rsb	r2, r8, #32
  40a4f2:	fa25 f102 	lsr.w	r1, r5, r2
  40a4f6:	fa03 fc08 	lsl.w	ip, r3, r8
  40a4fa:	fa27 f302 	lsr.w	r3, r7, r2
  40a4fe:	fa20 f202 	lsr.w	r2, r0, r2
  40a502:	fa07 f708 	lsl.w	r7, r7, r8
  40a506:	ea41 0c0c 	orr.w	ip, r1, ip
  40a50a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40a50e:	fbb3 f1f9 	udiv	r1, r3, r9
  40a512:	fb09 3311 	mls	r3, r9, r1, r3
  40a516:	fa1f fa8c 	uxth.w	sl, ip
  40a51a:	fb0a fb01 	mul.w	fp, sl, r1
  40a51e:	4317      	orrs	r7, r2
  40a520:	0c3a      	lsrs	r2, r7, #16
  40a522:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40a526:	459b      	cmp	fp, r3
  40a528:	fa05 f008 	lsl.w	r0, r5, r8
  40a52c:	d908      	bls.n	40a540 <__divdi3+0x224>
  40a52e:	eb13 030c 	adds.w	r3, r3, ip
  40a532:	f101 32ff 	add.w	r2, r1, #4294967295
  40a536:	d235      	bcs.n	40a5a4 <__divdi3+0x288>
  40a538:	459b      	cmp	fp, r3
  40a53a:	d933      	bls.n	40a5a4 <__divdi3+0x288>
  40a53c:	3902      	subs	r1, #2
  40a53e:	4463      	add	r3, ip
  40a540:	ebcb 0303 	rsb	r3, fp, r3
  40a544:	fbb3 f2f9 	udiv	r2, r3, r9
  40a548:	fb09 3312 	mls	r3, r9, r2, r3
  40a54c:	fb0a fa02 	mul.w	sl, sl, r2
  40a550:	b2bf      	uxth	r7, r7
  40a552:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40a556:	45ba      	cmp	sl, r7
  40a558:	d908      	bls.n	40a56c <__divdi3+0x250>
  40a55a:	eb17 070c 	adds.w	r7, r7, ip
  40a55e:	f102 33ff 	add.w	r3, r2, #4294967295
  40a562:	d21b      	bcs.n	40a59c <__divdi3+0x280>
  40a564:	45ba      	cmp	sl, r7
  40a566:	d919      	bls.n	40a59c <__divdi3+0x280>
  40a568:	3a02      	subs	r2, #2
  40a56a:	4467      	add	r7, ip
  40a56c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40a570:	fba5 0100 	umull	r0, r1, r5, r0
  40a574:	ebca 0707 	rsb	r7, sl, r7
  40a578:	428f      	cmp	r7, r1
  40a57a:	f04f 0300 	mov.w	r3, #0
  40a57e:	d30a      	bcc.n	40a596 <__divdi3+0x27a>
  40a580:	d005      	beq.n	40a58e <__divdi3+0x272>
  40a582:	462a      	mov	r2, r5
  40a584:	e71c      	b.n	40a3c0 <__divdi3+0xa4>
  40a586:	4662      	mov	r2, ip
  40a588:	e6fd      	b.n	40a386 <__divdi3+0x6a>
  40a58a:	463b      	mov	r3, r7
  40a58c:	e710      	b.n	40a3b0 <__divdi3+0x94>
  40a58e:	fa06 f608 	lsl.w	r6, r6, r8
  40a592:	4286      	cmp	r6, r0
  40a594:	d2f5      	bcs.n	40a582 <__divdi3+0x266>
  40a596:	1e6a      	subs	r2, r5, #1
  40a598:	2300      	movs	r3, #0
  40a59a:	e711      	b.n	40a3c0 <__divdi3+0xa4>
  40a59c:	461a      	mov	r2, r3
  40a59e:	e7e5      	b.n	40a56c <__divdi3+0x250>
  40a5a0:	460b      	mov	r3, r1
  40a5a2:	e7a0      	b.n	40a4e6 <__divdi3+0x1ca>
  40a5a4:	4611      	mov	r1, r2
  40a5a6:	e7cb      	b.n	40a540 <__divdi3+0x224>
  40a5a8:	4690      	mov	r8, r2
  40a5aa:	e787      	b.n	40a4bc <__divdi3+0x1a0>
  40a5ac:	4643      	mov	r3, r8
  40a5ae:	4642      	mov	r2, r8
  40a5b0:	e706      	b.n	40a3c0 <__divdi3+0xa4>
  40a5b2:	3a02      	subs	r2, #2
  40a5b4:	e750      	b.n	40a458 <__divdi3+0x13c>
  40a5b6:	3902      	subs	r1, #2
  40a5b8:	442f      	add	r7, r5
  40a5ba:	e739      	b.n	40a430 <__divdi3+0x114>

0040a5bc <__udivdi3>:
  40a5bc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a5c0:	4614      	mov	r4, r2
  40a5c2:	4605      	mov	r5, r0
  40a5c4:	460e      	mov	r6, r1
  40a5c6:	2b00      	cmp	r3, #0
  40a5c8:	d143      	bne.n	40a652 <__udivdi3+0x96>
  40a5ca:	428a      	cmp	r2, r1
  40a5cc:	d953      	bls.n	40a676 <__udivdi3+0xba>
  40a5ce:	fab2 f782 	clz	r7, r2
  40a5d2:	b157      	cbz	r7, 40a5ea <__udivdi3+0x2e>
  40a5d4:	f1c7 0620 	rsb	r6, r7, #32
  40a5d8:	fa20 f606 	lsr.w	r6, r0, r6
  40a5dc:	fa01 f307 	lsl.w	r3, r1, r7
  40a5e0:	fa02 f407 	lsl.w	r4, r2, r7
  40a5e4:	fa00 f507 	lsl.w	r5, r0, r7
  40a5e8:	431e      	orrs	r6, r3
  40a5ea:	0c21      	lsrs	r1, r4, #16
  40a5ec:	fbb6 f2f1 	udiv	r2, r6, r1
  40a5f0:	fb01 6612 	mls	r6, r1, r2, r6
  40a5f4:	b2a0      	uxth	r0, r4
  40a5f6:	fb00 f302 	mul.w	r3, r0, r2
  40a5fa:	0c2f      	lsrs	r7, r5, #16
  40a5fc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40a600:	42b3      	cmp	r3, r6
  40a602:	d909      	bls.n	40a618 <__udivdi3+0x5c>
  40a604:	1936      	adds	r6, r6, r4
  40a606:	f102 37ff 	add.w	r7, r2, #4294967295
  40a60a:	f080 80fd 	bcs.w	40a808 <__udivdi3+0x24c>
  40a60e:	42b3      	cmp	r3, r6
  40a610:	f240 80fa 	bls.w	40a808 <__udivdi3+0x24c>
  40a614:	3a02      	subs	r2, #2
  40a616:	4426      	add	r6, r4
  40a618:	1af6      	subs	r6, r6, r3
  40a61a:	fbb6 f3f1 	udiv	r3, r6, r1
  40a61e:	fb01 6113 	mls	r1, r1, r3, r6
  40a622:	fb00 f003 	mul.w	r0, r0, r3
  40a626:	b2ad      	uxth	r5, r5
  40a628:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40a62c:	4288      	cmp	r0, r1
  40a62e:	d908      	bls.n	40a642 <__udivdi3+0x86>
  40a630:	1909      	adds	r1, r1, r4
  40a632:	f103 36ff 	add.w	r6, r3, #4294967295
  40a636:	f080 80e9 	bcs.w	40a80c <__udivdi3+0x250>
  40a63a:	4288      	cmp	r0, r1
  40a63c:	f240 80e6 	bls.w	40a80c <__udivdi3+0x250>
  40a640:	3b02      	subs	r3, #2
  40a642:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a646:	2300      	movs	r3, #0
  40a648:	4610      	mov	r0, r2
  40a64a:	4619      	mov	r1, r3
  40a64c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a650:	4770      	bx	lr
  40a652:	428b      	cmp	r3, r1
  40a654:	d84c      	bhi.n	40a6f0 <__udivdi3+0x134>
  40a656:	fab3 f683 	clz	r6, r3
  40a65a:	2e00      	cmp	r6, #0
  40a65c:	d14f      	bne.n	40a6fe <__udivdi3+0x142>
  40a65e:	428b      	cmp	r3, r1
  40a660:	d302      	bcc.n	40a668 <__udivdi3+0xac>
  40a662:	4282      	cmp	r2, r0
  40a664:	f200 80dd 	bhi.w	40a822 <__udivdi3+0x266>
  40a668:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a66c:	2300      	movs	r3, #0
  40a66e:	2201      	movs	r2, #1
  40a670:	4610      	mov	r0, r2
  40a672:	4619      	mov	r1, r3
  40a674:	4770      	bx	lr
  40a676:	b912      	cbnz	r2, 40a67e <__udivdi3+0xc2>
  40a678:	2401      	movs	r4, #1
  40a67a:	fbb4 f4f2 	udiv	r4, r4, r2
  40a67e:	fab4 f284 	clz	r2, r4
  40a682:	2a00      	cmp	r2, #0
  40a684:	f040 8082 	bne.w	40a78c <__udivdi3+0x1d0>
  40a688:	1b09      	subs	r1, r1, r4
  40a68a:	0c26      	lsrs	r6, r4, #16
  40a68c:	b2a7      	uxth	r7, r4
  40a68e:	2301      	movs	r3, #1
  40a690:	fbb1 f0f6 	udiv	r0, r1, r6
  40a694:	fb06 1110 	mls	r1, r6, r0, r1
  40a698:	fb07 f200 	mul.w	r2, r7, r0
  40a69c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40a6a0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40a6a4:	428a      	cmp	r2, r1
  40a6a6:	d907      	bls.n	40a6b8 <__udivdi3+0xfc>
  40a6a8:	1909      	adds	r1, r1, r4
  40a6aa:	f100 3cff 	add.w	ip, r0, #4294967295
  40a6ae:	d202      	bcs.n	40a6b6 <__udivdi3+0xfa>
  40a6b0:	428a      	cmp	r2, r1
  40a6b2:	f200 80c8 	bhi.w	40a846 <__udivdi3+0x28a>
  40a6b6:	4660      	mov	r0, ip
  40a6b8:	1a89      	subs	r1, r1, r2
  40a6ba:	fbb1 f2f6 	udiv	r2, r1, r6
  40a6be:	fb06 1112 	mls	r1, r6, r2, r1
  40a6c2:	fb07 f702 	mul.w	r7, r7, r2
  40a6c6:	b2ad      	uxth	r5, r5
  40a6c8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40a6cc:	42af      	cmp	r7, r5
  40a6ce:	d908      	bls.n	40a6e2 <__udivdi3+0x126>
  40a6d0:	192c      	adds	r4, r5, r4
  40a6d2:	f102 31ff 	add.w	r1, r2, #4294967295
  40a6d6:	f080 809b 	bcs.w	40a810 <__udivdi3+0x254>
  40a6da:	42a7      	cmp	r7, r4
  40a6dc:	f240 8098 	bls.w	40a810 <__udivdi3+0x254>
  40a6e0:	3a02      	subs	r2, #2
  40a6e2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40a6e6:	4610      	mov	r0, r2
  40a6e8:	4619      	mov	r1, r3
  40a6ea:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a6ee:	4770      	bx	lr
  40a6f0:	2300      	movs	r3, #0
  40a6f2:	461a      	mov	r2, r3
  40a6f4:	4610      	mov	r0, r2
  40a6f6:	4619      	mov	r1, r3
  40a6f8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a6fc:	4770      	bx	lr
  40a6fe:	f1c6 0520 	rsb	r5, r6, #32
  40a702:	fa22 f705 	lsr.w	r7, r2, r5
  40a706:	fa03 f406 	lsl.w	r4, r3, r6
  40a70a:	fa21 f305 	lsr.w	r3, r1, r5
  40a70e:	fa01 fb06 	lsl.w	fp, r1, r6
  40a712:	fa20 f505 	lsr.w	r5, r0, r5
  40a716:	433c      	orrs	r4, r7
  40a718:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40a71c:	fbb3 fcf8 	udiv	ip, r3, r8
  40a720:	fb08 331c 	mls	r3, r8, ip, r3
  40a724:	fa1f f984 	uxth.w	r9, r4
  40a728:	fb09 fa0c 	mul.w	sl, r9, ip
  40a72c:	ea45 0b0b 	orr.w	fp, r5, fp
  40a730:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40a734:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40a738:	459a      	cmp	sl, r3
  40a73a:	fa02 f206 	lsl.w	r2, r2, r6
  40a73e:	d904      	bls.n	40a74a <__udivdi3+0x18e>
  40a740:	191b      	adds	r3, r3, r4
  40a742:	f10c 35ff 	add.w	r5, ip, #4294967295
  40a746:	d36f      	bcc.n	40a828 <__udivdi3+0x26c>
  40a748:	46ac      	mov	ip, r5
  40a74a:	ebca 0303 	rsb	r3, sl, r3
  40a74e:	fbb3 f5f8 	udiv	r5, r3, r8
  40a752:	fb08 3315 	mls	r3, r8, r5, r3
  40a756:	fb09 f905 	mul.w	r9, r9, r5
  40a75a:	fa1f fb8b 	uxth.w	fp, fp
  40a75e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40a762:	45b9      	cmp	r9, r7
  40a764:	d904      	bls.n	40a770 <__udivdi3+0x1b4>
  40a766:	193f      	adds	r7, r7, r4
  40a768:	f105 33ff 	add.w	r3, r5, #4294967295
  40a76c:	d362      	bcc.n	40a834 <__udivdi3+0x278>
  40a76e:	461d      	mov	r5, r3
  40a770:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40a774:	fbac 2302 	umull	r2, r3, ip, r2
  40a778:	ebc9 0707 	rsb	r7, r9, r7
  40a77c:	429f      	cmp	r7, r3
  40a77e:	f04f 0500 	mov.w	r5, #0
  40a782:	d34a      	bcc.n	40a81a <__udivdi3+0x25e>
  40a784:	d046      	beq.n	40a814 <__udivdi3+0x258>
  40a786:	4662      	mov	r2, ip
  40a788:	462b      	mov	r3, r5
  40a78a:	e75d      	b.n	40a648 <__udivdi3+0x8c>
  40a78c:	4094      	lsls	r4, r2
  40a78e:	f1c2 0920 	rsb	r9, r2, #32
  40a792:	fa21 fc09 	lsr.w	ip, r1, r9
  40a796:	4091      	lsls	r1, r2
  40a798:	fa20 f909 	lsr.w	r9, r0, r9
  40a79c:	0c26      	lsrs	r6, r4, #16
  40a79e:	fbbc f8f6 	udiv	r8, ip, r6
  40a7a2:	fb06 cc18 	mls	ip, r6, r8, ip
  40a7a6:	b2a7      	uxth	r7, r4
  40a7a8:	fb07 f308 	mul.w	r3, r7, r8
  40a7ac:	ea49 0901 	orr.w	r9, r9, r1
  40a7b0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40a7b4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40a7b8:	4563      	cmp	r3, ip
  40a7ba:	fa00 f502 	lsl.w	r5, r0, r2
  40a7be:	d909      	bls.n	40a7d4 <__udivdi3+0x218>
  40a7c0:	eb1c 0c04 	adds.w	ip, ip, r4
  40a7c4:	f108 32ff 	add.w	r2, r8, #4294967295
  40a7c8:	d23b      	bcs.n	40a842 <__udivdi3+0x286>
  40a7ca:	4563      	cmp	r3, ip
  40a7cc:	d939      	bls.n	40a842 <__udivdi3+0x286>
  40a7ce:	f1a8 0802 	sub.w	r8, r8, #2
  40a7d2:	44a4      	add	ip, r4
  40a7d4:	ebc3 0c0c 	rsb	ip, r3, ip
  40a7d8:	fbbc f3f6 	udiv	r3, ip, r6
  40a7dc:	fb06 c113 	mls	r1, r6, r3, ip
  40a7e0:	fb07 f203 	mul.w	r2, r7, r3
  40a7e4:	fa1f f989 	uxth.w	r9, r9
  40a7e8:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40a7ec:	428a      	cmp	r2, r1
  40a7ee:	d907      	bls.n	40a800 <__udivdi3+0x244>
  40a7f0:	1909      	adds	r1, r1, r4
  40a7f2:	f103 30ff 	add.w	r0, r3, #4294967295
  40a7f6:	d222      	bcs.n	40a83e <__udivdi3+0x282>
  40a7f8:	428a      	cmp	r2, r1
  40a7fa:	d920      	bls.n	40a83e <__udivdi3+0x282>
  40a7fc:	3b02      	subs	r3, #2
  40a7fe:	4421      	add	r1, r4
  40a800:	1a89      	subs	r1, r1, r2
  40a802:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a806:	e743      	b.n	40a690 <__udivdi3+0xd4>
  40a808:	463a      	mov	r2, r7
  40a80a:	e705      	b.n	40a618 <__udivdi3+0x5c>
  40a80c:	4633      	mov	r3, r6
  40a80e:	e718      	b.n	40a642 <__udivdi3+0x86>
  40a810:	460a      	mov	r2, r1
  40a812:	e766      	b.n	40a6e2 <__udivdi3+0x126>
  40a814:	40b0      	lsls	r0, r6
  40a816:	4290      	cmp	r0, r2
  40a818:	d2b5      	bcs.n	40a786 <__udivdi3+0x1ca>
  40a81a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40a81e:	2300      	movs	r3, #0
  40a820:	e712      	b.n	40a648 <__udivdi3+0x8c>
  40a822:	4633      	mov	r3, r6
  40a824:	4632      	mov	r2, r6
  40a826:	e70f      	b.n	40a648 <__udivdi3+0x8c>
  40a828:	459a      	cmp	sl, r3
  40a82a:	d98d      	bls.n	40a748 <__udivdi3+0x18c>
  40a82c:	f1ac 0c02 	sub.w	ip, ip, #2
  40a830:	4423      	add	r3, r4
  40a832:	e78a      	b.n	40a74a <__udivdi3+0x18e>
  40a834:	45b9      	cmp	r9, r7
  40a836:	d99a      	bls.n	40a76e <__udivdi3+0x1b2>
  40a838:	3d02      	subs	r5, #2
  40a83a:	4427      	add	r7, r4
  40a83c:	e798      	b.n	40a770 <__udivdi3+0x1b4>
  40a83e:	4603      	mov	r3, r0
  40a840:	e7de      	b.n	40a800 <__udivdi3+0x244>
  40a842:	4690      	mov	r8, r2
  40a844:	e7c6      	b.n	40a7d4 <__udivdi3+0x218>
  40a846:	3802      	subs	r0, #2
  40a848:	4421      	add	r1, r4
  40a84a:	e735      	b.n	40a6b8 <__udivdi3+0xfc>
  40a84c:	504f5453 	.word	0x504f5453
  40a850:	00000a0d 	.word	0x00000a0d
  40a854:	0d214b4f 	.word	0x0d214b4f
  40a858:	0000000a 	.word	0x0000000a
  40a85c:	6f727245 	.word	0x6f727245
  40a860:	49575420 	.word	0x49575420
  40a864:	00000000 	.word	0x00000000
  40a868:	66332e25 	.word	0x66332e25
  40a86c:	332e2520 	.word	0x332e2520
  40a870:	2e252066 	.word	0x2e252066
  40a874:	25206633 	.word	0x25206633
  40a878:	2066332e 	.word	0x2066332e
  40a87c:	66312e25 	.word	0x66312e25
  40a880:	312e2520 	.word	0x312e2520
  40a884:	2e252066 	.word	0x2e252066
  40a888:	25206631 	.word	0x25206631
  40a88c:	2066312e 	.word	0x2066312e
  40a890:	66312e25 	.word	0x66312e25
  40a894:	312e2520 	.word	0x312e2520
  40a898:	2e252066 	.word	0x2e252066
  40a89c:	25206633 	.word	0x25206633
  40a8a0:	2066312e 	.word	0x2066312e
  40a8a4:	66312e25 	.word	0x66312e25
  40a8a8:	00000a0d 	.word	0x00000a0d

0040a8ac <atanlo>:
  40a8ac:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040a8bc <atanhi>:
  40a8bc:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?
  40a8cc:	6e697361 00000066 00000043              asinf...C...

0040a8d8 <_global_impure_ptr>:
  40a8d8:	200000f8                                ... 

0040a8dc <fpi.5238>:
  40a8dc:	00000035 fffffbce 000003cb 00000001     5...............
  40a8ec:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  40a8fc:	00006e61                                an..

0040a900 <fpinan.5274>:
  40a900:	00000034 fffffbce 000003cb 00000001     4...............
	...

0040a918 <tinytens>:
  40a918:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  40a928:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  40a938:	64ac6f43 11680628                       Co.d(.h.

0040a940 <zeroes.6763>:
  40a940:	30303030 30303030 30303030 30303030     0000000000000000
  40a950:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40a960:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40a970:	00000000 33323130 37363534 62613938     ....0123456789ab
  40a980:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40a990:	00000030                                0...

0040a994 <blanks.6762>:
  40a994:	20202020 20202020 20202020 20202020                     

0040a9a4 <zeroes.6721>:
  40a9a4:	30303030 30303030 30303030 30303030     0000000000000000

0040a9b4 <blanks.6720>:
  40a9b4:	20202020 20202020 20202020 20202020                     
  40a9c4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040a9d4 <__hexdig>:
	...
  40aa04:	13121110 17161514 00001918 00000000     ................
  40aa14:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40aa34:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40aad4:	49534f50 00000058 0000002e              POSIX.......

0040aae0 <__mprec_tens>:
  40aae0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40aaf0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40ab00:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40ab10:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ab20:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ab30:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ab40:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40ab50:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ab60:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40ab70:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40ab80:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40ab90:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40aba0:	79d99db4 44ea7843                       ...yCx.D

0040aba8 <__mprec_bigtens>:
  40aba8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40abb8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40abc8:	7f73bf3c 75154fdd                       <.s..O.u

0040abd0 <p05.5269>:
  40abd0:	00000005 00000019 0000007d              ........}...

0040abdc <_init>:
  40abdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40abde:	bf00      	nop
  40abe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40abe2:	bc08      	pop	{r3}
  40abe4:	469e      	mov	lr, r3
  40abe6:	4770      	bx	lr

0040abe8 <__init_array_start>:
  40abe8:	00406565 	.word	0x00406565

0040abec <__frame_dummy_init_array_entry>:
  40abec:	004000e9                                ..@.

0040abf0 <_fini>:
  40abf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40abf2:	bf00      	nop
  40abf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40abf6:	bc08      	pop	{r3}
  40abf8:	469e      	mov	lr, r3
  40abfa:	4770      	bx	lr

0040abfc <__fini_array_start>:
  40abfc:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <twi_status>:
200000e8:	00000001                                ....

200000ec <time_test>:
200000ec:	3f800000                                ...?

200000f0 <__fdlib_version>:
200000f0:	00000001 00000000                       ........

200000f8 <impure_data>:
200000f8:	00000000 200003e4 2000044c 200004b4     ....... L.. ... 
	...
2000012c:	0040a8d4 00000000 00000000 00000000     ..@.............
	...
200001a0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b0:	0005deec 0000000b 00000000 00000000     ................
	...

20000520 <_impure_ptr>:
20000520:	200000f8                                ... 

20000524 <lconv>:
20000524:	0040aadc 0040a970 0040a970 0040a970     ..@.p.@.p.@.p.@.
20000534:	0040a970 0040a970 0040a970 0040a970     p.@.p.@.p.@.p.@.
20000544:	0040a970 0040a970 ffffffff ffffffff     p.@.p.@.........
20000554:	ffffffff 0000ffff                       ........

2000055c <lc_ctype_charset>:
2000055c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000057c <__mb_cur_max>:
2000057c:	00000001                                ....

20000580 <__malloc_av_>:
	...
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 

20000988 <__malloc_trim_threshold>:
20000988:	00020000                                ....

2000098c <__malloc_sbrk_base>:
2000098c:	ffffffff                                ....

20000990 <__wctomb>:
20000990:	00409e51                                Q.@.
