#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n125.in[0] (.names)                                      0.100     0.687
new_new_n125.out[0] (.names)                                     0.261     0.948
new_new_n145.in[1] (.names)                                      0.504     1.452
new_new_n145.out[0] (.names)                                     0.261     1.713
n148.in[0] (.names)                                              0.100     1.813
n148.out[0] (.names)                                             0.235     2.048
S~11.D[0] (.latch)                                               0.600     2.648
data arrival time                                                          2.648

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.648
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.671


#Path 2
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n119_1.in[1] (.names)                                    0.100     0.687
new_new_n119_1.out[0] (.names)                                   0.261     0.948
new_new_n138.in[1] (.names)                                      0.481     1.429
new_new_n138.out[0] (.names)                                     0.261     1.690
new_new_n160.in[1] (.names)                                      0.100     1.790
new_new_n160.out[0] (.names)                                     0.261     2.051
n168.in[0] (.names)                                              0.287     2.339
n168.out[0] (.names)                                             0.261     2.600
S~16.D[0] (.latch)                                               0.000     2.600
data arrival time                                                          2.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.623


#Path 3
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n125.in[0] (.names)                                      0.100     0.687
new_new_n125.out[0] (.names)                                     0.261     0.948
new_new_n145.in[1] (.names)                                      0.504     1.452
new_new_n145.out[0] (.names)                                     0.261     1.713
new_new_n156.in[0] (.names)                                      0.100     1.813
new_new_n156.out[0] (.names)                                     0.261     2.074
n164.in[0] (.names)                                              0.100     2.174
n164.out[0] (.names)                                             0.261     2.435
S~15.D[0] (.latch)                                               0.000     2.435
data arrival time                                                          2.435

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.458


#Path 4
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n125.in[0] (.names)                                      0.100     0.687
new_new_n125.out[0] (.names)                                     0.261     0.948
new_new_n145.in[1] (.names)                                      0.504     1.452
new_new_n145.out[0] (.names)                                     0.261     1.713
new_new_n156.in[0] (.names)                                      0.100     1.813
new_new_n156.out[0] (.names)                                     0.261     2.074
n156.in[1] (.names)                                              0.100     2.174
n156.out[0] (.names)                                             0.235     2.409
S~13.D[0] (.latch)                                               0.000     2.409
data arrival time                                                          2.409

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.432


#Path 5
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n119_1.in[1] (.names)                                    0.100     0.687
new_new_n119_1.out[0] (.names)                                   0.261     0.948
new_new_n138.in[1] (.names)                                      0.481     1.429
new_new_n138.out[0] (.names)                                     0.261     1.690
new_new_n160.in[1] (.names)                                      0.100     1.790
new_new_n160.out[0] (.names)                                     0.261     2.051
n160.in[0] (.names)                                              0.100     2.151
n160.out[0] (.names)                                             0.235     2.386
S~14.D[0] (.latch)                                               0.000     2.386
data arrival time                                                          2.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.410


#Path 6
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n125.in[0] (.names)                                      0.100     0.687
new_new_n125.out[0] (.names)                                     0.261     0.948
new_new_n145.in[1] (.names)                                      0.504     1.452
new_new_n145.out[0] (.names)                                     0.261     1.713
n148.in[0] (.names)                                              0.100     1.813
n148.out[0] (.names)                                             0.235     2.048
n152.in[2] (.names)                                              0.100     2.148
n152.out[0] (.names)                                             0.235     2.383
S~12.D[0] (.latch)                                               0.000     2.383
data arrival time                                                          2.383

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.406


#Path 7
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n119_1.in[1] (.names)                                    0.100     0.687
new_new_n119_1.out[0] (.names)                                   0.261     0.948
new_new_n138.in[1] (.names)                                      0.481     1.429
new_new_n138.out[0] (.names)                                     0.261     1.690
n144.in[0] (.names)                                              0.367     2.057
n144.out[0] (.names)                                             0.235     2.292
S~10.D[0] (.latch)                                               0.000     2.292
data arrival time                                                          2.292

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.292
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.316


#Path 8
Startpoint: Y~7.inpad[0] (.input clocked by clk)
Endpoint  : S~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~7.inpad[0] (.input)                                            0.000     0.000
new_new_n131_1.in[0] (.names)                                    0.422     0.422
new_new_n131_1.out[0] (.names)                                   0.235     0.657
new_new_n130.in[2] (.names)                                      0.100     0.757
new_new_n130.out[0] (.names)                                     0.235     0.992
n136.in[2] (.names)                                              0.311     1.302
n136.out[0] (.names)                                             0.261     1.563
S~8.D[0] (.latch)                                                0.546     2.109
data arrival time                                                          2.109

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.109
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.132


#Path 9
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n125.in[0] (.names)                                      0.100     0.687
new_new_n125.out[0] (.names)                                     0.261     0.948
new_new_n124_1.in[0] (.names)                                    0.387     1.335
new_new_n124_1.out[0] (.names)                                   0.235     1.570
n132.in[1] (.names)                                              0.100     1.670
n132.out[0] (.names)                                             0.235     1.905
S~7.D[0] (.latch)                                                0.000     1.905
data arrival time                                                          1.905

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.928


#Path 10
Startpoint: Y~7.inpad[0] (.input clocked by clk)
Endpoint  : S~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~7.inpad[0] (.input)                                            0.000     0.000
new_new_n131_1.in[0] (.names)                                    0.422     0.422
new_new_n131_1.out[0] (.names)                                   0.235     0.657
new_new_n130.in[2] (.names)                                      0.100     0.757
new_new_n130.out[0] (.names)                                     0.235     0.992
n136.in[2] (.names)                                              0.311     1.302
n136.out[0] (.names)                                             0.261     1.563
n140.in[2] (.names)                                              0.100     1.663
n140.out[0] (.names)                                             0.235     1.898
S~9.D[0] (.latch)                                                0.000     1.898
data arrival time                                                          1.898

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.898
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.922


#Path 11
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
new_new_n119_1.in[1] (.names)                                    0.100     0.687
new_new_n119_1.out[0] (.names)                                   0.261     0.948
n128.in[1] (.names)                                              0.387     1.335
n128.out[0] (.names)                                             0.235     1.570
S~6.D[0] (.latch)                                                0.000     1.570
data arrival time                                                          1.570

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.593


#Path 12
Startpoint: X~4.inpad[0] (.input clocked by clk)
Endpoint  : S~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~4.inpad[0] (.input)                                            0.000     0.000
new_new_n115_1.in[1] (.names)                                    0.287     0.287
new_new_n115_1.out[0] (.names)                                   0.235     0.522
n124.in[3] (.names)                                              0.442     0.964
n124.out[0] (.names)                                             0.261     1.225
S~5.D[0] (.latch)                                                0.000     1.225
data arrival time                                                          1.225

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.249


#Path 13
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
n116.in[1] (.names)                                              0.313     0.900
n116.out[0] (.names)                                             0.235     1.135
S~3.D[0] (.latch)                                                0.000     1.135
data arrival time                                                          1.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.158


#Path 14
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.326     0.326
new_new_n110.out[0] (.names)                                     0.261     0.587
n120.in[0] (.names)                                              0.313     0.900
n120.out[0] (.names)                                             0.235     1.135
S~4.D[0] (.latch)                                                0.000     1.135
data arrival time                                                          1.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.158


#Path 15
Startpoint: X~0.inpad[0] (.input clocked by clk)
Endpoint  : S~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~0.inpad[0] (.input)                                            0.000     0.000
new_new_n108_1.in[3] (.names)                                    0.534     0.534
new_new_n108_1.out[0] (.names)                                   0.235     0.769
n112.in[1] (.names)                                              0.100     0.869
n112.out[0] (.names)                                             0.235     1.104
S~2.D[0] (.latch)                                                0.000     1.104
data arrival time                                                          1.104

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.128


#Path 16
Startpoint: X~0.inpad[0] (.input clocked by clk)
Endpoint  : S~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~0.inpad[0] (.input)                                            0.000     0.000
S~0.D[0] (.latch)                                                0.769     0.769
data arrival time                                                          0.769

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 17
Startpoint: X~0.inpad[0] (.input clocked by clk)
Endpoint  : S~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~0.inpad[0] (.input)                                            0.000     0.000
n108.in[1] (.names)                                              0.534     0.534
n108.out[0] (.names)                                             0.235     0.769
S~1.D[0] (.latch)                                                0.000     0.769
data arrival time                                                          0.769

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 18
Startpoint: S~1.Q[0] (.latch clocked by clk)
Endpoint  : out:S~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              0.042     0.042
S~1.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~1.outpad[0] (.output)                                      0.606     0.773
data arrival time                                                          0.773

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.773
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.773


#Path 19
Startpoint: S~10.Q[0] (.latch clocked by clk)
Endpoint  : out:S~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             0.042     0.042
S~10.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~10.outpad[0] (.output)                                     0.581     0.748
data arrival time                                                          0.748

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.748


#Path 20
Startpoint: S~0.Q[0] (.latch clocked by clk)
Endpoint  : out:S~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              0.042     0.042
S~0.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~0.outpad[0] (.output)                                      0.534     0.700
data arrival time                                                          0.700

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.700


#Path 21
Startpoint: S~6.Q[0] (.latch clocked by clk)
Endpoint  : out:S~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              0.042     0.042
S~6.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~6.outpad[0] (.output)                                      0.518     0.685
data arrival time                                                          0.685

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.685


#Path 22
Startpoint: S~5.Q[0] (.latch clocked by clk)
Endpoint  : out:S~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              0.042     0.042
S~5.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~5.outpad[0] (.output)                                      0.471     0.638
data arrival time                                                          0.638

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.638
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.638


#Path 23
Startpoint: S~7.Q[0] (.latch clocked by clk)
Endpoint  : out:S~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              0.042     0.042
S~7.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~7.outpad[0] (.output)                                      0.441     0.607
data arrival time                                                          0.607

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.607
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.607


#Path 24
Startpoint: S~12.Q[0] (.latch clocked by clk)
Endpoint  : out:S~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             0.042     0.042
S~12.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~12.outpad[0] (.output)                                     0.402     0.568
data arrival time                                                          0.568

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.568


#Path 25
Startpoint: S~4.Q[0] (.latch clocked by clk)
Endpoint  : out:S~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              0.042     0.042
S~4.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~4.outpad[0] (.output)                                      0.330     0.496
data arrival time                                                          0.496

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.496


#Path 26
Startpoint: S~16.Q[0] (.latch clocked by clk)
Endpoint  : out:S~16.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             0.042     0.042
S~16.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~16.outpad[0] (.output)                                     0.329     0.495
data arrival time                                                          0.495

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.495
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.495


#Path 27
Startpoint: S~2.Q[0] (.latch clocked by clk)
Endpoint  : out:S~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              0.042     0.042
S~2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~2.outpad[0] (.output)                                      0.328     0.494
data arrival time                                                          0.494

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.494
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.494


#Path 28
Startpoint: S~14.Q[0] (.latch clocked by clk)
Endpoint  : out:S~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             0.042     0.042
S~14.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~14.outpad[0] (.output)                                     0.307     0.473
data arrival time                                                          0.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.473


#Path 29
Startpoint: S~13.Q[0] (.latch clocked by clk)
Endpoint  : out:S~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             0.042     0.042
S~13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~13.outpad[0] (.output)                                     0.307     0.473
data arrival time                                                          0.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.473


#Path 30
Startpoint: S~15.Q[0] (.latch clocked by clk)
Endpoint  : out:S~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             0.042     0.042
S~15.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~15.outpad[0] (.output)                                     0.306     0.472
data arrival time                                                          0.472

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.472


#Path 31
Startpoint: S~3.Q[0] (.latch clocked by clk)
Endpoint  : out:S~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              0.042     0.042
S~3.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~3.outpad[0] (.output)                                      0.286     0.453
data arrival time                                                          0.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.453


#Path 32
Startpoint: S~9.Q[0] (.latch clocked by clk)
Endpoint  : out:S~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              0.042     0.042
S~9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~9.outpad[0] (.output)                                      0.252     0.418
data arrival time                                                          0.418

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.418


#Path 33
Startpoint: S~8.Q[0] (.latch clocked by clk)
Endpoint  : out:S~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              0.042     0.042
S~8.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~8.outpad[0] (.output)                                      0.209     0.376
data arrival time                                                          0.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.376


#Path 34
Startpoint: S~11.Q[0] (.latch clocked by clk)
Endpoint  : out:S~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             0.042     0.042
S~11.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~11.outpad[0] (.output)                                     0.208     0.375
data arrival time                                                          0.375

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.375


#End of timing report
