read_verilog ../top.v
prep -top top
synth -top top

