# custom-processor
My iteration of a pipelined processor designed to run the RISC-V RV32I instruction set with hazard detection and data forwarding.
