

================================================================
== Vitis HLS Report for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
================================================================
* Date:           Thu May 22 18:56:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50180|    50180|  0.201 ms|  0.201 ms|  50180|  50180|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3  |    50178|    50178|         4|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:237]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 8 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:236]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:235]   --->   Operation 11 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln235_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln235"   --->   Operation 13 'read' 'sext_ln235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln235_cast = sext i58 %sext_ln235_read"   --->   Operation 14 'sext' 'sext_ln235_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln235 = store i5 0, i5 %i0" [cnn.cpp:235]   --->   Operation 17 'store' 'store_ln235' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln236 = store i8 0, i8 %i1" [cnn.cpp:236]   --->   Operation 19 'store' 'store_ln236' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln237 = store i8 0, i8 %i2" [cnn.cpp:237]   --->   Operation 21 'store' 'store_ln237' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [cnn.cpp:235]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln235 = icmp_eq  i16 %indvar_flatten13_load, i16 50176" [cnn.cpp:235]   --->   Operation 24 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln235 = add i16 %indvar_flatten13_load, i16 1" [cnn.cpp:235]   --->   Operation 25 'add' 'add_ln235' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %for.inc144, void %for.end146.exitStub" [cnn.cpp:235]   --->   Operation 26 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_load = load i4 %indvar" [cnn.cpp:237]   --->   Operation 27 'load' 'indvar_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:235]   --->   Operation 28 'load' 'i1_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [cnn.cpp:236]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:235]   --->   Operation 30 'load' 'i0_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln235_1 = add i5 %i0_load, i5 1" [cnn.cpp:235]   --->   Operation 31 'add' 'add_ln235_1' <Predicate = (!icmp_ln235)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.74ns)   --->   "%icmp_ln236 = icmp_eq  i12 %indvar_flatten_load, i12 3136" [cnn.cpp:236]   --->   Operation 32 'icmp' 'icmp_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln235 = select i1 %icmp_ln236, i8 0, i8 %i1_load" [cnn.cpp:235]   --->   Operation 33 'select' 'select_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln235)   --->   "%xor_ln235 = xor i1 %icmp_ln236, i1 1" [cnn.cpp:235]   --->   Operation 34 'xor' 'xor_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln237 = icmp_eq  i4 %indvar_load, i4 14" [cnn.cpp:237]   --->   Operation 35 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln235 = and i1 %icmp_ln237, i1 %xor_ln235" [cnn.cpp:235]   --->   Operation 36 'and' 'and_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln235_1 = select i1 %icmp_ln236, i5 %add_ln235_1, i5 %i0_load" [cnn.cpp:235]   --->   Operation 37 'select' 'select_ln235_1' <Predicate = (!icmp_ln235)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln236 = add i8 %select_ln235, i8 1" [cnn.cpp:236]   --->   Operation 38 'add' 'add_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln236 = or i1 %and_ln235, i1 %icmp_ln236" [cnn.cpp:236]   --->   Operation 39 'or' 'or_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln236_1 = select i1 %and_ln235, i8 %add_ln236, i8 %select_ln235" [cnn.cpp:236]   --->   Operation 40 'select' 'select_ln236_1' <Predicate = (!icmp_ln235)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln235_1, i6 0" [cnn.cpp:250]   --->   Operation 41 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i11 %tmp_15" [cnn.cpp:250]   --->   Operation 42 'zext' 'zext_ln250' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln235_1, i3 0" [cnn.cpp:250]   --->   Operation 43 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i8 %tmp_16" [cnn.cpp:250]   --->   Operation 44 'zext' 'zext_ln250_1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.73ns)   --->   "%sub_ln250 = sub i12 %zext_ln250, i12 %zext_ln250_1" [cnn.cpp:250]   --->   Operation 45 'sub' 'sub_ln250' <Predicate = (!icmp_ln235)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i12 %sub_ln250" [cnn.cpp:236]   --->   Operation 46 'sext' 'sext_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i8 %select_ln236_1" [cnn.cpp:236]   --->   Operation 47 'trunc' 'trunc_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln236_1, i32 2, i32 7" [cnn.cpp:236]   --->   Operation 48 'partselect' 'lshr_ln' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln250_2 = zext i6 %lshr_ln" [cnn.cpp:250]   --->   Operation 49 'zext' 'zext_ln250_2' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.74ns)   --->   "%add_ln250 = add i13 %sext_ln236, i13 %zext_ln250_2" [cnn.cpp:250]   --->   Operation 50 'add' 'add_ln250' <Predicate = (!icmp_ln235)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i13 %add_ln250" [cnn.cpp:250]   --->   Operation 51 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln237_1 = add i4 %indvar_load, i4 1" [cnn.cpp:237]   --->   Operation 52 'add' 'add_ln237_1' <Predicate = (!icmp_ln235)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.35ns)   --->   "%select_ln237 = select i1 %or_ln236, i4 1, i4 %add_ln237_1" [cnn.cpp:237]   --->   Operation 53 'select' 'select_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%add_ln236_1 = add i12 %indvar_flatten_load, i12 1" [cnn.cpp:236]   --->   Operation 54 'add' 'add_ln236_1' <Predicate = (!icmp_ln235)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.29ns)   --->   "%select_ln236_2 = select i1 %icmp_ln236, i12 1, i12 %add_ln236_1" [cnn.cpp:236]   --->   Operation 55 'select' 'select_ln236_2' <Predicate = (!icmp_ln235)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln235 = store i16 %add_ln235, i16 %indvar_flatten13" [cnn.cpp:235]   --->   Operation 56 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln235 = store i5 %select_ln235_1, i5 %i0" [cnn.cpp:235]   --->   Operation 57 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln236 = store i12 %select_ln236_2, i12 %indvar_flatten" [cnn.cpp:236]   --->   Operation 58 'store' 'store_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln236 = store i8 %select_ln236_1, i8 %i1" [cnn.cpp:236]   --->   Operation 59 'store' 'store_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln237 = store i4 %select_ln237, i4 %indvar" [cnn.cpp:237]   --->   Operation 60 'store' 'store_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:236]   --->   Operation 61 'load' 'i2_load' <Predicate = (!or_ln236)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.30ns)   --->   "%select_ln236 = select i1 %or_ln236, i8 0, i8 %i2_load" [cnn.cpp:236]   --->   Operation 62 'select' 'select_ln236' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln250, i5 0" [cnn.cpp:250]   --->   Operation 63 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln250, i2 0" [cnn.cpp:250]   --->   Operation 64 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.77ns)   --->   "%sub_ln250_1 = sub i15 %tmp_17, i15 %tmp_18" [cnn.cpp:250]   --->   Operation 65 'sub' 'sub_ln250_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln236, i32 3, i32 7" [cnn.cpp:237]   --->   Operation 66 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln250_3 = zext i5 %lshr_ln1" [cnn.cpp:250]   --->   Operation 67 'zext' 'zext_ln250_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln250_1 = add i15 %sub_ln250_1, i15 %zext_ln250_3" [cnn.cpp:250]   --->   Operation 68 'add' 'add_ln250_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln250_4 = zext i15 %add_ln250_1" [cnn.cpp:250]   --->   Operation 69 'zext' 'zext_ln250_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i32 %output_0_0, i64 0, i64 %zext_ln250_4" [cnn.cpp:250]   --->   Operation 70 'getelementptr' 'output_0_0_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i32 %output_0_1, i64 0, i64 %zext_ln250_4" [cnn.cpp:251]   --->   Operation 71 'getelementptr' 'output_0_1_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%output_0_2_addr = getelementptr i32 %output_0_2, i64 0, i64 %zext_ln250_4" [cnn.cpp:252]   --->   Operation 72 'getelementptr' 'output_0_2_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_3_addr = getelementptr i32 %output_0_3, i64 0, i64 %zext_ln250_4" [cnn.cpp:253]   --->   Operation 73 'getelementptr' 'output_0_3_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%output_0_4_addr = getelementptr i32 %output_0_4, i64 0, i64 %zext_ln250_4" [cnn.cpp:254]   --->   Operation 74 'getelementptr' 'output_0_4_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%output_0_5_addr = getelementptr i32 %output_0_5, i64 0, i64 %zext_ln250_4" [cnn.cpp:255]   --->   Operation 75 'getelementptr' 'output_0_5_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%output_0_6_addr = getelementptr i32 %output_0_6, i64 0, i64 %zext_ln250_4" [cnn.cpp:256]   --->   Operation 76 'getelementptr' 'output_0_6_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%output_0_7_addr = getelementptr i32 %output_0_7, i64 0, i64 %zext_ln250_4" [cnn.cpp:257]   --->   Operation 77 'getelementptr' 'output_0_7_addr' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i32 %output_1_0, i64 0, i64 %zext_ln250_4" [cnn.cpp:250]   --->   Operation 78 'getelementptr' 'output_1_0_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i32 %output_1_1, i64 0, i64 %zext_ln250_4" [cnn.cpp:251]   --->   Operation 79 'getelementptr' 'output_1_1_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%output_1_2_addr = getelementptr i32 %output_1_2, i64 0, i64 %zext_ln250_4" [cnn.cpp:252]   --->   Operation 80 'getelementptr' 'output_1_2_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%output_1_3_addr = getelementptr i32 %output_1_3, i64 0, i64 %zext_ln250_4" [cnn.cpp:253]   --->   Operation 81 'getelementptr' 'output_1_3_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%output_1_4_addr = getelementptr i32 %output_1_4, i64 0, i64 %zext_ln250_4" [cnn.cpp:254]   --->   Operation 82 'getelementptr' 'output_1_4_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%output_1_5_addr = getelementptr i32 %output_1_5, i64 0, i64 %zext_ln250_4" [cnn.cpp:255]   --->   Operation 83 'getelementptr' 'output_1_5_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%output_1_6_addr = getelementptr i32 %output_1_6, i64 0, i64 %zext_ln250_4" [cnn.cpp:256]   --->   Operation 84 'getelementptr' 'output_1_6_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%output_1_7_addr = getelementptr i32 %output_1_7, i64 0, i64 %zext_ln250_4" [cnn.cpp:257]   --->   Operation 85 'getelementptr' 'output_1_7_addr' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%output_2_0_addr = getelementptr i32 %output_2_0, i64 0, i64 %zext_ln250_4" [cnn.cpp:250]   --->   Operation 86 'getelementptr' 'output_2_0_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%output_2_1_addr = getelementptr i32 %output_2_1, i64 0, i64 %zext_ln250_4" [cnn.cpp:251]   --->   Operation 87 'getelementptr' 'output_2_1_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%output_2_2_addr = getelementptr i32 %output_2_2, i64 0, i64 %zext_ln250_4" [cnn.cpp:252]   --->   Operation 88 'getelementptr' 'output_2_2_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%output_2_3_addr = getelementptr i32 %output_2_3, i64 0, i64 %zext_ln250_4" [cnn.cpp:253]   --->   Operation 89 'getelementptr' 'output_2_3_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%output_2_4_addr = getelementptr i32 %output_2_4, i64 0, i64 %zext_ln250_4" [cnn.cpp:254]   --->   Operation 90 'getelementptr' 'output_2_4_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%output_2_5_addr = getelementptr i32 %output_2_5, i64 0, i64 %zext_ln250_4" [cnn.cpp:255]   --->   Operation 91 'getelementptr' 'output_2_5_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%output_2_6_addr = getelementptr i32 %output_2_6, i64 0, i64 %zext_ln250_4" [cnn.cpp:256]   --->   Operation 92 'getelementptr' 'output_2_6_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%output_2_7_addr = getelementptr i32 %output_2_7, i64 0, i64 %zext_ln250_4" [cnn.cpp:257]   --->   Operation 93 'getelementptr' 'output_2_7_addr' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%output_3_0_addr = getelementptr i32 %output_3_0, i64 0, i64 %zext_ln250_4" [cnn.cpp:250]   --->   Operation 94 'getelementptr' 'output_3_0_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%output_3_1_addr = getelementptr i32 %output_3_1, i64 0, i64 %zext_ln250_4" [cnn.cpp:251]   --->   Operation 95 'getelementptr' 'output_3_1_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%output_3_2_addr = getelementptr i32 %output_3_2, i64 0, i64 %zext_ln250_4" [cnn.cpp:252]   --->   Operation 96 'getelementptr' 'output_3_2_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%output_3_3_addr = getelementptr i32 %output_3_3, i64 0, i64 %zext_ln250_4" [cnn.cpp:253]   --->   Operation 97 'getelementptr' 'output_3_3_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%output_3_4_addr = getelementptr i32 %output_3_4, i64 0, i64 %zext_ln250_4" [cnn.cpp:254]   --->   Operation 98 'getelementptr' 'output_3_4_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%output_3_5_addr = getelementptr i32 %output_3_5, i64 0, i64 %zext_ln250_4" [cnn.cpp:255]   --->   Operation 99 'getelementptr' 'output_3_5_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%output_3_6_addr = getelementptr i32 %output_3_6, i64 0, i64 %zext_ln250_4" [cnn.cpp:256]   --->   Operation 100 'getelementptr' 'output_3_6_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%output_3_7_addr = getelementptr i32 %output_3_7, i64 0, i64 %zext_ln250_4" [cnn.cpp:257]   --->   Operation 101 'getelementptr' 'output_3_7_addr' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.24ns)   --->   "%output_0_0_load = load i15 %output_0_0_addr" [cnn.cpp:250]   --->   Operation 102 'load' 'output_0_0_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 103 [2/2] (1.24ns)   --->   "%output_1_0_load = load i15 %output_1_0_addr" [cnn.cpp:250]   --->   Operation 103 'load' 'output_1_0_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 104 [2/2] (1.24ns)   --->   "%output_2_0_load = load i15 %output_2_0_addr" [cnn.cpp:250]   --->   Operation 104 'load' 'output_2_0_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 105 [2/2] (1.24ns)   --->   "%output_3_0_load = load i15 %output_3_0_addr" [cnn.cpp:250]   --->   Operation 105 'load' 'output_3_0_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 106 [2/2] (1.24ns)   --->   "%output_0_1_load = load i15 %output_0_1_addr" [cnn.cpp:251]   --->   Operation 106 'load' 'output_0_1_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 107 [2/2] (1.24ns)   --->   "%output_1_1_load = load i15 %output_1_1_addr" [cnn.cpp:251]   --->   Operation 107 'load' 'output_1_1_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 108 [2/2] (1.24ns)   --->   "%output_2_1_load = load i15 %output_2_1_addr" [cnn.cpp:251]   --->   Operation 108 'load' 'output_2_1_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 109 [2/2] (1.24ns)   --->   "%output_3_1_load = load i15 %output_3_1_addr" [cnn.cpp:251]   --->   Operation 109 'load' 'output_3_1_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 110 [2/2] (1.24ns)   --->   "%output_0_2_load = load i15 %output_0_2_addr" [cnn.cpp:252]   --->   Operation 110 'load' 'output_0_2_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 111 [2/2] (1.24ns)   --->   "%output_1_2_load = load i15 %output_1_2_addr" [cnn.cpp:252]   --->   Operation 111 'load' 'output_1_2_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 112 [2/2] (1.24ns)   --->   "%output_2_2_load = load i15 %output_2_2_addr" [cnn.cpp:252]   --->   Operation 112 'load' 'output_2_2_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 113 [2/2] (1.24ns)   --->   "%output_3_2_load = load i15 %output_3_2_addr" [cnn.cpp:252]   --->   Operation 113 'load' 'output_3_2_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 114 [2/2] (1.24ns)   --->   "%output_0_3_load = load i15 %output_0_3_addr" [cnn.cpp:253]   --->   Operation 114 'load' 'output_0_3_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 115 [2/2] (1.24ns)   --->   "%output_1_3_load = load i15 %output_1_3_addr" [cnn.cpp:253]   --->   Operation 115 'load' 'output_1_3_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 116 [2/2] (1.24ns)   --->   "%output_2_3_load = load i15 %output_2_3_addr" [cnn.cpp:253]   --->   Operation 116 'load' 'output_2_3_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 117 [2/2] (1.24ns)   --->   "%output_3_3_load = load i15 %output_3_3_addr" [cnn.cpp:253]   --->   Operation 117 'load' 'output_3_3_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 118 [2/2] (1.24ns)   --->   "%output_0_4_load = load i15 %output_0_4_addr" [cnn.cpp:254]   --->   Operation 118 'load' 'output_0_4_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 119 [2/2] (1.24ns)   --->   "%output_1_4_load = load i15 %output_1_4_addr" [cnn.cpp:254]   --->   Operation 119 'load' 'output_1_4_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 120 [2/2] (1.24ns)   --->   "%output_2_4_load = load i15 %output_2_4_addr" [cnn.cpp:254]   --->   Operation 120 'load' 'output_2_4_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 121 [2/2] (1.24ns)   --->   "%output_3_4_load = load i15 %output_3_4_addr" [cnn.cpp:254]   --->   Operation 121 'load' 'output_3_4_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 122 [2/2] (1.24ns)   --->   "%output_0_5_load = load i15 %output_0_5_addr" [cnn.cpp:255]   --->   Operation 122 'load' 'output_0_5_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 123 [2/2] (1.24ns)   --->   "%output_1_5_load = load i15 %output_1_5_addr" [cnn.cpp:255]   --->   Operation 123 'load' 'output_1_5_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 124 [2/2] (1.24ns)   --->   "%output_2_5_load = load i15 %output_2_5_addr" [cnn.cpp:255]   --->   Operation 124 'load' 'output_2_5_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 125 [2/2] (1.24ns)   --->   "%output_3_5_load = load i15 %output_3_5_addr" [cnn.cpp:255]   --->   Operation 125 'load' 'output_3_5_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 126 [2/2] (1.24ns)   --->   "%output_0_6_load = load i15 %output_0_6_addr" [cnn.cpp:256]   --->   Operation 126 'load' 'output_0_6_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 127 [2/2] (1.24ns)   --->   "%output_1_6_load = load i15 %output_1_6_addr" [cnn.cpp:256]   --->   Operation 127 'load' 'output_1_6_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 128 [2/2] (1.24ns)   --->   "%output_2_6_load = load i15 %output_2_6_addr" [cnn.cpp:256]   --->   Operation 128 'load' 'output_2_6_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 129 [2/2] (1.24ns)   --->   "%output_3_6_load = load i15 %output_3_6_addr" [cnn.cpp:256]   --->   Operation 129 'load' 'output_3_6_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 130 [2/2] (1.24ns)   --->   "%output_0_7_load = load i15 %output_0_7_addr" [cnn.cpp:257]   --->   Operation 130 'load' 'output_0_7_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 131 [2/2] (1.24ns)   --->   "%output_1_7_load = load i15 %output_1_7_addr" [cnn.cpp:257]   --->   Operation 131 'load' 'output_1_7_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 132 [2/2] (1.24ns)   --->   "%output_2_7_load = load i15 %output_2_7_addr" [cnn.cpp:257]   --->   Operation 132 'load' 'output_2_7_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 133 [2/2] (1.24ns)   --->   "%output_3_7_load = load i15 %output_3_7_addr" [cnn.cpp:257]   --->   Operation 133 'load' 'output_3_7_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln258)   --->   "%or_ln258 = or i5 %lshr_ln1, i5 1" [cnn.cpp:258]   --->   Operation 134 'or' 'or_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln258)   --->   "%zext_ln258 = zext i5 %or_ln258" [cnn.cpp:258]   --->   Operation 135 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln258 = add i15 %sub_ln250_1, i15 %zext_ln258" [cnn.cpp:258]   --->   Operation 136 'add' 'add_ln258' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i15 %add_ln258" [cnn.cpp:258]   --->   Operation 137 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%output_0_0_addr_1 = getelementptr i32 %output_0_0, i64 0, i64 %zext_ln258_1" [cnn.cpp:258]   --->   Operation 138 'getelementptr' 'output_0_0_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%output_0_1_addr_1 = getelementptr i32 %output_0_1, i64 0, i64 %zext_ln258_1" [cnn.cpp:259]   --->   Operation 139 'getelementptr' 'output_0_1_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%output_0_2_addr_1 = getelementptr i32 %output_0_2, i64 0, i64 %zext_ln258_1" [cnn.cpp:260]   --->   Operation 140 'getelementptr' 'output_0_2_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%output_0_3_addr_1 = getelementptr i32 %output_0_3, i64 0, i64 %zext_ln258_1" [cnn.cpp:261]   --->   Operation 141 'getelementptr' 'output_0_3_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%output_0_4_addr_1 = getelementptr i32 %output_0_4, i64 0, i64 %zext_ln258_1" [cnn.cpp:262]   --->   Operation 142 'getelementptr' 'output_0_4_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%output_0_5_addr_1 = getelementptr i32 %output_0_5, i64 0, i64 %zext_ln258_1" [cnn.cpp:263]   --->   Operation 143 'getelementptr' 'output_0_5_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%output_0_6_addr_1 = getelementptr i32 %output_0_6, i64 0, i64 %zext_ln258_1" [cnn.cpp:264]   --->   Operation 144 'getelementptr' 'output_0_6_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%output_0_7_addr_1 = getelementptr i32 %output_0_7, i64 0, i64 %zext_ln258_1" [cnn.cpp:265]   --->   Operation 145 'getelementptr' 'output_0_7_addr_1' <Predicate = (trunc_ln236 == 0)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%output_1_0_addr_1 = getelementptr i32 %output_1_0, i64 0, i64 %zext_ln258_1" [cnn.cpp:258]   --->   Operation 146 'getelementptr' 'output_1_0_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%output_1_1_addr_1 = getelementptr i32 %output_1_1, i64 0, i64 %zext_ln258_1" [cnn.cpp:259]   --->   Operation 147 'getelementptr' 'output_1_1_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%output_1_2_addr_1 = getelementptr i32 %output_1_2, i64 0, i64 %zext_ln258_1" [cnn.cpp:260]   --->   Operation 148 'getelementptr' 'output_1_2_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%output_1_3_addr_1 = getelementptr i32 %output_1_3, i64 0, i64 %zext_ln258_1" [cnn.cpp:261]   --->   Operation 149 'getelementptr' 'output_1_3_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%output_1_4_addr_1 = getelementptr i32 %output_1_4, i64 0, i64 %zext_ln258_1" [cnn.cpp:262]   --->   Operation 150 'getelementptr' 'output_1_4_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%output_1_5_addr_1 = getelementptr i32 %output_1_5, i64 0, i64 %zext_ln258_1" [cnn.cpp:263]   --->   Operation 151 'getelementptr' 'output_1_5_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%output_1_6_addr_1 = getelementptr i32 %output_1_6, i64 0, i64 %zext_ln258_1" [cnn.cpp:264]   --->   Operation 152 'getelementptr' 'output_1_6_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%output_1_7_addr_1 = getelementptr i32 %output_1_7, i64 0, i64 %zext_ln258_1" [cnn.cpp:265]   --->   Operation 153 'getelementptr' 'output_1_7_addr_1' <Predicate = (trunc_ln236 == 1)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%output_2_0_addr_1 = getelementptr i32 %output_2_0, i64 0, i64 %zext_ln258_1" [cnn.cpp:258]   --->   Operation 154 'getelementptr' 'output_2_0_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%output_2_1_addr_1 = getelementptr i32 %output_2_1, i64 0, i64 %zext_ln258_1" [cnn.cpp:259]   --->   Operation 155 'getelementptr' 'output_2_1_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%output_2_2_addr_1 = getelementptr i32 %output_2_2, i64 0, i64 %zext_ln258_1" [cnn.cpp:260]   --->   Operation 156 'getelementptr' 'output_2_2_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%output_2_3_addr_1 = getelementptr i32 %output_2_3, i64 0, i64 %zext_ln258_1" [cnn.cpp:261]   --->   Operation 157 'getelementptr' 'output_2_3_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%output_2_4_addr_1 = getelementptr i32 %output_2_4, i64 0, i64 %zext_ln258_1" [cnn.cpp:262]   --->   Operation 158 'getelementptr' 'output_2_4_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%output_2_5_addr_1 = getelementptr i32 %output_2_5, i64 0, i64 %zext_ln258_1" [cnn.cpp:263]   --->   Operation 159 'getelementptr' 'output_2_5_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%output_2_6_addr_1 = getelementptr i32 %output_2_6, i64 0, i64 %zext_ln258_1" [cnn.cpp:264]   --->   Operation 160 'getelementptr' 'output_2_6_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%output_2_7_addr_1 = getelementptr i32 %output_2_7, i64 0, i64 %zext_ln258_1" [cnn.cpp:265]   --->   Operation 161 'getelementptr' 'output_2_7_addr_1' <Predicate = (trunc_ln236 == 2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%output_3_0_addr_1 = getelementptr i32 %output_3_0, i64 0, i64 %zext_ln258_1" [cnn.cpp:258]   --->   Operation 162 'getelementptr' 'output_3_0_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%output_3_1_addr_1 = getelementptr i32 %output_3_1, i64 0, i64 %zext_ln258_1" [cnn.cpp:259]   --->   Operation 163 'getelementptr' 'output_3_1_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%output_3_2_addr_1 = getelementptr i32 %output_3_2, i64 0, i64 %zext_ln258_1" [cnn.cpp:260]   --->   Operation 164 'getelementptr' 'output_3_2_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%output_3_3_addr_1 = getelementptr i32 %output_3_3, i64 0, i64 %zext_ln258_1" [cnn.cpp:261]   --->   Operation 165 'getelementptr' 'output_3_3_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%output_3_4_addr_1 = getelementptr i32 %output_3_4, i64 0, i64 %zext_ln258_1" [cnn.cpp:262]   --->   Operation 166 'getelementptr' 'output_3_4_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%output_3_5_addr_1 = getelementptr i32 %output_3_5, i64 0, i64 %zext_ln258_1" [cnn.cpp:263]   --->   Operation 167 'getelementptr' 'output_3_5_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%output_3_6_addr_1 = getelementptr i32 %output_3_6, i64 0, i64 %zext_ln258_1" [cnn.cpp:264]   --->   Operation 168 'getelementptr' 'output_3_6_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%output_3_7_addr_1 = getelementptr i32 %output_3_7, i64 0, i64 %zext_ln258_1" [cnn.cpp:265]   --->   Operation 169 'getelementptr' 'output_3_7_addr_1' <Predicate = (trunc_ln236 == 3)> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (1.24ns)   --->   "%output_0_0_load_1 = load i15 %output_0_0_addr_1" [cnn.cpp:258]   --->   Operation 170 'load' 'output_0_0_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 171 [2/2] (1.24ns)   --->   "%output_1_0_load_1 = load i15 %output_1_0_addr_1" [cnn.cpp:258]   --->   Operation 171 'load' 'output_1_0_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 172 [2/2] (1.24ns)   --->   "%output_2_0_load_1 = load i15 %output_2_0_addr_1" [cnn.cpp:258]   --->   Operation 172 'load' 'output_2_0_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 173 [2/2] (1.24ns)   --->   "%output_3_0_load_1 = load i15 %output_3_0_addr_1" [cnn.cpp:258]   --->   Operation 173 'load' 'output_3_0_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 174 [2/2] (1.24ns)   --->   "%output_0_1_load_1 = load i15 %output_0_1_addr_1" [cnn.cpp:259]   --->   Operation 174 'load' 'output_0_1_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 175 [2/2] (1.24ns)   --->   "%output_1_1_load_1 = load i15 %output_1_1_addr_1" [cnn.cpp:259]   --->   Operation 175 'load' 'output_1_1_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 176 [2/2] (1.24ns)   --->   "%output_2_1_load_1 = load i15 %output_2_1_addr_1" [cnn.cpp:259]   --->   Operation 176 'load' 'output_2_1_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 177 [2/2] (1.24ns)   --->   "%output_3_1_load_1 = load i15 %output_3_1_addr_1" [cnn.cpp:259]   --->   Operation 177 'load' 'output_3_1_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 178 [2/2] (1.24ns)   --->   "%output_0_2_load_1 = load i15 %output_0_2_addr_1" [cnn.cpp:260]   --->   Operation 178 'load' 'output_0_2_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 179 [2/2] (1.24ns)   --->   "%output_1_2_load_1 = load i15 %output_1_2_addr_1" [cnn.cpp:260]   --->   Operation 179 'load' 'output_1_2_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 180 [2/2] (1.24ns)   --->   "%output_2_2_load_1 = load i15 %output_2_2_addr_1" [cnn.cpp:260]   --->   Operation 180 'load' 'output_2_2_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 181 [2/2] (1.24ns)   --->   "%output_3_2_load_1 = load i15 %output_3_2_addr_1" [cnn.cpp:260]   --->   Operation 181 'load' 'output_3_2_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 182 [2/2] (1.24ns)   --->   "%output_0_3_load_1 = load i15 %output_0_3_addr_1" [cnn.cpp:261]   --->   Operation 182 'load' 'output_0_3_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 183 [2/2] (1.24ns)   --->   "%output_1_3_load_1 = load i15 %output_1_3_addr_1" [cnn.cpp:261]   --->   Operation 183 'load' 'output_1_3_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 184 [2/2] (1.24ns)   --->   "%output_2_3_load_1 = load i15 %output_2_3_addr_1" [cnn.cpp:261]   --->   Operation 184 'load' 'output_2_3_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 185 [2/2] (1.24ns)   --->   "%output_3_3_load_1 = load i15 %output_3_3_addr_1" [cnn.cpp:261]   --->   Operation 185 'load' 'output_3_3_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 186 [2/2] (1.24ns)   --->   "%output_0_4_load_1 = load i15 %output_0_4_addr_1" [cnn.cpp:262]   --->   Operation 186 'load' 'output_0_4_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 187 [2/2] (1.24ns)   --->   "%output_1_4_load_1 = load i15 %output_1_4_addr_1" [cnn.cpp:262]   --->   Operation 187 'load' 'output_1_4_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 188 [2/2] (1.24ns)   --->   "%output_2_4_load_1 = load i15 %output_2_4_addr_1" [cnn.cpp:262]   --->   Operation 188 'load' 'output_2_4_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 189 [2/2] (1.24ns)   --->   "%output_3_4_load_1 = load i15 %output_3_4_addr_1" [cnn.cpp:262]   --->   Operation 189 'load' 'output_3_4_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 190 [2/2] (1.24ns)   --->   "%output_0_5_load_1 = load i15 %output_0_5_addr_1" [cnn.cpp:263]   --->   Operation 190 'load' 'output_0_5_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 191 [2/2] (1.24ns)   --->   "%output_1_5_load_1 = load i15 %output_1_5_addr_1" [cnn.cpp:263]   --->   Operation 191 'load' 'output_1_5_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 192 [2/2] (1.24ns)   --->   "%output_2_5_load_1 = load i15 %output_2_5_addr_1" [cnn.cpp:263]   --->   Operation 192 'load' 'output_2_5_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 193 [2/2] (1.24ns)   --->   "%output_3_5_load_1 = load i15 %output_3_5_addr_1" [cnn.cpp:263]   --->   Operation 193 'load' 'output_3_5_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 194 [2/2] (1.24ns)   --->   "%output_0_6_load_1 = load i15 %output_0_6_addr_1" [cnn.cpp:264]   --->   Operation 194 'load' 'output_0_6_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 195 [2/2] (1.24ns)   --->   "%output_1_6_load_1 = load i15 %output_1_6_addr_1" [cnn.cpp:264]   --->   Operation 195 'load' 'output_1_6_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 196 [2/2] (1.24ns)   --->   "%output_2_6_load_1 = load i15 %output_2_6_addr_1" [cnn.cpp:264]   --->   Operation 196 'load' 'output_2_6_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 197 [2/2] (1.24ns)   --->   "%output_3_6_load_1 = load i15 %output_3_6_addr_1" [cnn.cpp:264]   --->   Operation 197 'load' 'output_3_6_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 198 [2/2] (1.24ns)   --->   "%output_0_7_load_1 = load i15 %output_0_7_addr_1" [cnn.cpp:265]   --->   Operation 198 'load' 'output_0_7_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 199 [2/2] (1.24ns)   --->   "%output_1_7_load_1 = load i15 %output_1_7_addr_1" [cnn.cpp:265]   --->   Operation 199 'load' 'output_1_7_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 200 [2/2] (1.24ns)   --->   "%output_2_7_load_1 = load i15 %output_2_7_addr_1" [cnn.cpp:265]   --->   Operation 200 'load' 'output_2_7_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 201 [2/2] (1.24ns)   --->   "%output_3_7_load_1 = load i15 %output_3_7_addr_1" [cnn.cpp:265]   --->   Operation 201 'load' 'output_3_7_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_3 : Operation 202 [1/1] (0.70ns)   --->   "%add_ln237 = add i8 %select_ln236, i8 16" [cnn.cpp:237]   --->   Operation 202 'add' 'add_ln237' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln237 = store i8 %add_ln237, i8 %i2" [cnn.cpp:237]   --->   Operation 203 'store' 'store_ln237' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 204 [1/2] (1.24ns)   --->   "%output_0_0_load = load i15 %output_0_0_addr" [cnn.cpp:250]   --->   Operation 204 'load' 'output_0_0_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 205 [1/2] (1.24ns)   --->   "%output_1_0_load = load i15 %output_1_0_addr" [cnn.cpp:250]   --->   Operation 205 'load' 'output_1_0_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 206 [1/2] (1.24ns)   --->   "%output_2_0_load = load i15 %output_2_0_addr" [cnn.cpp:250]   --->   Operation 206 'load' 'output_2_0_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 207 [1/2] (1.24ns)   --->   "%output_3_0_load = load i15 %output_3_0_addr" [cnn.cpp:250]   --->   Operation 207 'load' 'output_3_0_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 208 [1/1] (0.45ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_0_load, i2 1, i32 %output_1_0_load, i2 2, i32 %output_2_0_load, i2 3, i32 %output_3_0_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:250]   --->   Operation 208 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (1.24ns)   --->   "%output_0_1_load = load i15 %output_0_1_addr" [cnn.cpp:251]   --->   Operation 209 'load' 'output_0_1_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 210 [1/2] (1.24ns)   --->   "%output_1_1_load = load i15 %output_1_1_addr" [cnn.cpp:251]   --->   Operation 210 'load' 'output_1_1_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 211 [1/2] (1.24ns)   --->   "%output_2_1_load = load i15 %output_2_1_addr" [cnn.cpp:251]   --->   Operation 211 'load' 'output_2_1_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 212 [1/2] (1.24ns)   --->   "%output_3_1_load = load i15 %output_3_1_addr" [cnn.cpp:251]   --->   Operation 212 'load' 'output_3_1_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 213 [1/1] (0.45ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_1_load, i2 1, i32 %output_1_1_load, i2 2, i32 %output_2_1_load, i2 3, i32 %output_3_1_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:251]   --->   Operation 213 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (1.24ns)   --->   "%output_0_2_load = load i15 %output_0_2_addr" [cnn.cpp:252]   --->   Operation 214 'load' 'output_0_2_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 215 [1/2] (1.24ns)   --->   "%output_1_2_load = load i15 %output_1_2_addr" [cnn.cpp:252]   --->   Operation 215 'load' 'output_1_2_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 216 [1/2] (1.24ns)   --->   "%output_2_2_load = load i15 %output_2_2_addr" [cnn.cpp:252]   --->   Operation 216 'load' 'output_2_2_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 217 [1/2] (1.24ns)   --->   "%output_3_2_load = load i15 %output_3_2_addr" [cnn.cpp:252]   --->   Operation 217 'load' 'output_3_2_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 218 [1/1] (0.45ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_2_load, i2 1, i32 %output_1_2_load, i2 2, i32 %output_2_2_load, i2 3, i32 %output_3_2_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:252]   --->   Operation 218 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/2] (1.24ns)   --->   "%output_0_3_load = load i15 %output_0_3_addr" [cnn.cpp:253]   --->   Operation 219 'load' 'output_0_3_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 220 [1/2] (1.24ns)   --->   "%output_1_3_load = load i15 %output_1_3_addr" [cnn.cpp:253]   --->   Operation 220 'load' 'output_1_3_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 221 [1/2] (1.24ns)   --->   "%output_2_3_load = load i15 %output_2_3_addr" [cnn.cpp:253]   --->   Operation 221 'load' 'output_2_3_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 222 [1/2] (1.24ns)   --->   "%output_3_3_load = load i15 %output_3_3_addr" [cnn.cpp:253]   --->   Operation 222 'load' 'output_3_3_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 223 [1/1] (0.45ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_3_load, i2 1, i32 %output_1_3_load, i2 2, i32 %output_2_3_load, i2 3, i32 %output_3_3_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:253]   --->   Operation 223 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/2] (1.24ns)   --->   "%output_0_4_load = load i15 %output_0_4_addr" [cnn.cpp:254]   --->   Operation 224 'load' 'output_0_4_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 225 [1/2] (1.24ns)   --->   "%output_1_4_load = load i15 %output_1_4_addr" [cnn.cpp:254]   --->   Operation 225 'load' 'output_1_4_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 226 [1/2] (1.24ns)   --->   "%output_2_4_load = load i15 %output_2_4_addr" [cnn.cpp:254]   --->   Operation 226 'load' 'output_2_4_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 227 [1/2] (1.24ns)   --->   "%output_3_4_load = load i15 %output_3_4_addr" [cnn.cpp:254]   --->   Operation 227 'load' 'output_3_4_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 228 [1/1] (0.45ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_4_load, i2 1, i32 %output_1_4_load, i2 2, i32 %output_2_4_load, i2 3, i32 %output_3_4_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:254]   --->   Operation 228 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/2] (1.24ns)   --->   "%output_0_5_load = load i15 %output_0_5_addr" [cnn.cpp:255]   --->   Operation 229 'load' 'output_0_5_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 230 [1/2] (1.24ns)   --->   "%output_1_5_load = load i15 %output_1_5_addr" [cnn.cpp:255]   --->   Operation 230 'load' 'output_1_5_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 231 [1/2] (1.24ns)   --->   "%output_2_5_load = load i15 %output_2_5_addr" [cnn.cpp:255]   --->   Operation 231 'load' 'output_2_5_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 232 [1/2] (1.24ns)   --->   "%output_3_5_load = load i15 %output_3_5_addr" [cnn.cpp:255]   --->   Operation 232 'load' 'output_3_5_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 233 [1/1] (0.45ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_5_load, i2 1, i32 %output_1_5_load, i2 2, i32 %output_2_5_load, i2 3, i32 %output_3_5_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:255]   --->   Operation 233 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/2] (1.24ns)   --->   "%output_0_6_load = load i15 %output_0_6_addr" [cnn.cpp:256]   --->   Operation 234 'load' 'output_0_6_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 235 [1/2] (1.24ns)   --->   "%output_1_6_load = load i15 %output_1_6_addr" [cnn.cpp:256]   --->   Operation 235 'load' 'output_1_6_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 236 [1/2] (1.24ns)   --->   "%output_2_6_load = load i15 %output_2_6_addr" [cnn.cpp:256]   --->   Operation 236 'load' 'output_2_6_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 237 [1/2] (1.24ns)   --->   "%output_3_6_load = load i15 %output_3_6_addr" [cnn.cpp:256]   --->   Operation 237 'load' 'output_3_6_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 238 [1/1] (0.45ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_6_load, i2 1, i32 %output_1_6_load, i2 2, i32 %output_2_6_load, i2 3, i32 %output_3_6_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:256]   --->   Operation 238 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/2] (1.24ns)   --->   "%output_0_7_load = load i15 %output_0_7_addr" [cnn.cpp:257]   --->   Operation 239 'load' 'output_0_7_load' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 240 [1/2] (1.24ns)   --->   "%output_1_7_load = load i15 %output_1_7_addr" [cnn.cpp:257]   --->   Operation 240 'load' 'output_1_7_load' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 241 [1/2] (1.24ns)   --->   "%output_2_7_load = load i15 %output_2_7_addr" [cnn.cpp:257]   --->   Operation 241 'load' 'output_2_7_load' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 242 [1/2] (1.24ns)   --->   "%output_3_7_load = load i15 %output_3_7_addr" [cnn.cpp:257]   --->   Operation 242 'load' 'output_3_7_load' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 243 [1/1] (0.45ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_7_load, i2 1, i32 %output_1_7_load, i2 2, i32 %output_2_7_load, i2 3, i32 %output_3_7_load, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:257]   --->   Operation 243 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/2] (1.24ns)   --->   "%output_0_0_load_1 = load i15 %output_0_0_addr_1" [cnn.cpp:258]   --->   Operation 244 'load' 'output_0_0_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 245 [1/2] (1.24ns)   --->   "%output_1_0_load_1 = load i15 %output_1_0_addr_1" [cnn.cpp:258]   --->   Operation 245 'load' 'output_1_0_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 246 [1/2] (1.24ns)   --->   "%output_2_0_load_1 = load i15 %output_2_0_addr_1" [cnn.cpp:258]   --->   Operation 246 'load' 'output_2_0_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 247 [1/2] (1.24ns)   --->   "%output_3_0_load_1 = load i15 %output_3_0_addr_1" [cnn.cpp:258]   --->   Operation 247 'load' 'output_3_0_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 248 [1/1] (0.45ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_0_load_1, i2 1, i32 %output_1_0_load_1, i2 2, i32 %output_2_0_load_1, i2 3, i32 %output_3_0_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:258]   --->   Operation 248 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/2] (1.24ns)   --->   "%output_0_1_load_1 = load i15 %output_0_1_addr_1" [cnn.cpp:259]   --->   Operation 249 'load' 'output_0_1_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 250 [1/2] (1.24ns)   --->   "%output_1_1_load_1 = load i15 %output_1_1_addr_1" [cnn.cpp:259]   --->   Operation 250 'load' 'output_1_1_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 251 [1/2] (1.24ns)   --->   "%output_2_1_load_1 = load i15 %output_2_1_addr_1" [cnn.cpp:259]   --->   Operation 251 'load' 'output_2_1_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 252 [1/2] (1.24ns)   --->   "%output_3_1_load_1 = load i15 %output_3_1_addr_1" [cnn.cpp:259]   --->   Operation 252 'load' 'output_3_1_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 253 [1/1] (0.45ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_1_load_1, i2 1, i32 %output_1_1_load_1, i2 2, i32 %output_2_1_load_1, i2 3, i32 %output_3_1_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:259]   --->   Operation 253 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/2] (1.24ns)   --->   "%output_0_2_load_1 = load i15 %output_0_2_addr_1" [cnn.cpp:260]   --->   Operation 254 'load' 'output_0_2_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 255 [1/2] (1.24ns)   --->   "%output_1_2_load_1 = load i15 %output_1_2_addr_1" [cnn.cpp:260]   --->   Operation 255 'load' 'output_1_2_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 256 [1/2] (1.24ns)   --->   "%output_2_2_load_1 = load i15 %output_2_2_addr_1" [cnn.cpp:260]   --->   Operation 256 'load' 'output_2_2_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 257 [1/2] (1.24ns)   --->   "%output_3_2_load_1 = load i15 %output_3_2_addr_1" [cnn.cpp:260]   --->   Operation 257 'load' 'output_3_2_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 258 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_2_load_1, i2 1, i32 %output_1_2_load_1, i2 2, i32 %output_2_2_load_1, i2 3, i32 %output_3_2_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:260]   --->   Operation 258 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/2] (1.24ns)   --->   "%output_0_3_load_1 = load i15 %output_0_3_addr_1" [cnn.cpp:261]   --->   Operation 259 'load' 'output_0_3_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 260 [1/2] (1.24ns)   --->   "%output_1_3_load_1 = load i15 %output_1_3_addr_1" [cnn.cpp:261]   --->   Operation 260 'load' 'output_1_3_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 261 [1/2] (1.24ns)   --->   "%output_2_3_load_1 = load i15 %output_2_3_addr_1" [cnn.cpp:261]   --->   Operation 261 'load' 'output_2_3_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 262 [1/2] (1.24ns)   --->   "%output_3_3_load_1 = load i15 %output_3_3_addr_1" [cnn.cpp:261]   --->   Operation 262 'load' 'output_3_3_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 263 [1/1] (0.45ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_3_load_1, i2 1, i32 %output_1_3_load_1, i2 2, i32 %output_2_3_load_1, i2 3, i32 %output_3_3_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:261]   --->   Operation 263 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/2] (1.24ns)   --->   "%output_0_4_load_1 = load i15 %output_0_4_addr_1" [cnn.cpp:262]   --->   Operation 264 'load' 'output_0_4_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 265 [1/2] (1.24ns)   --->   "%output_1_4_load_1 = load i15 %output_1_4_addr_1" [cnn.cpp:262]   --->   Operation 265 'load' 'output_1_4_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 266 [1/2] (1.24ns)   --->   "%output_2_4_load_1 = load i15 %output_2_4_addr_1" [cnn.cpp:262]   --->   Operation 266 'load' 'output_2_4_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 267 [1/2] (1.24ns)   --->   "%output_3_4_load_1 = load i15 %output_3_4_addr_1" [cnn.cpp:262]   --->   Operation 267 'load' 'output_3_4_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 268 [1/1] (0.45ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_4_load_1, i2 1, i32 %output_1_4_load_1, i2 2, i32 %output_2_4_load_1, i2 3, i32 %output_3_4_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:262]   --->   Operation 268 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/2] (1.24ns)   --->   "%output_0_5_load_1 = load i15 %output_0_5_addr_1" [cnn.cpp:263]   --->   Operation 269 'load' 'output_0_5_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 270 [1/2] (1.24ns)   --->   "%output_1_5_load_1 = load i15 %output_1_5_addr_1" [cnn.cpp:263]   --->   Operation 270 'load' 'output_1_5_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 271 [1/2] (1.24ns)   --->   "%output_2_5_load_1 = load i15 %output_2_5_addr_1" [cnn.cpp:263]   --->   Operation 271 'load' 'output_2_5_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 272 [1/2] (1.24ns)   --->   "%output_3_5_load_1 = load i15 %output_3_5_addr_1" [cnn.cpp:263]   --->   Operation 272 'load' 'output_3_5_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 273 [1/1] (0.45ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_5_load_1, i2 1, i32 %output_1_5_load_1, i2 2, i32 %output_2_5_load_1, i2 3, i32 %output_3_5_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:263]   --->   Operation 273 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/2] (1.24ns)   --->   "%output_0_6_load_1 = load i15 %output_0_6_addr_1" [cnn.cpp:264]   --->   Operation 274 'load' 'output_0_6_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 275 [1/2] (1.24ns)   --->   "%output_1_6_load_1 = load i15 %output_1_6_addr_1" [cnn.cpp:264]   --->   Operation 275 'load' 'output_1_6_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 276 [1/2] (1.24ns)   --->   "%output_2_6_load_1 = load i15 %output_2_6_addr_1" [cnn.cpp:264]   --->   Operation 276 'load' 'output_2_6_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 277 [1/2] (1.24ns)   --->   "%output_3_6_load_1 = load i15 %output_3_6_addr_1" [cnn.cpp:264]   --->   Operation 277 'load' 'output_3_6_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 278 [1/1] (0.45ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_6_load_1, i2 1, i32 %output_1_6_load_1, i2 2, i32 %output_2_6_load_1, i2 3, i32 %output_3_6_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:264]   --->   Operation 278 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/2] (1.24ns)   --->   "%output_0_7_load_1 = load i15 %output_0_7_addr_1" [cnn.cpp:265]   --->   Operation 279 'load' 'output_0_7_load_1' <Predicate = (trunc_ln236 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 280 [1/2] (1.24ns)   --->   "%output_1_7_load_1 = load i15 %output_1_7_addr_1" [cnn.cpp:265]   --->   Operation 280 'load' 'output_1_7_load_1' <Predicate = (trunc_ln236 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 281 [1/2] (1.24ns)   --->   "%output_2_7_load_1 = load i15 %output_2_7_addr_1" [cnn.cpp:265]   --->   Operation 281 'load' 'output_2_7_load_1' <Predicate = (trunc_ln236 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 282 [1/2] (1.24ns)   --->   "%output_3_7_load_1 = load i15 %output_3_7_addr_1" [cnn.cpp:265]   --->   Operation 282 'load' 'output_3_7_load_1' <Predicate = (trunc_ln236 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 283 [1/1] (0.45ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %output_0_7_load_1, i2 1, i32 %output_1_7_load_1, i2 2, i32 %output_2_7_load_1, i2 3, i32 %output_3_7_load_1, i32 <undef>, i2 %trunc_ln236" [cnn.cpp:265]   --->   Operation 283 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 307 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln235_cast" [cnn.cpp:235]   --->   Operation 284 'getelementptr' 'kernel_output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_str"   --->   Operation 285 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 286 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln243 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:243]   --->   Operation 287 'specpipeline' 'specpipeline_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln271 = bitcast i32 %tmp" [cnn.cpp:271]   --->   Operation 288 'bitcast' 'bitcast_ln271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln271_1 = bitcast i32 %tmp_1" [cnn.cpp:271]   --->   Operation 289 'bitcast' 'bitcast_ln271_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln271_2 = bitcast i32 %tmp_2" [cnn.cpp:271]   --->   Operation 290 'bitcast' 'bitcast_ln271_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln271_3 = bitcast i32 %tmp_3" [cnn.cpp:271]   --->   Operation 291 'bitcast' 'bitcast_ln271_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln271_4 = bitcast i32 %tmp_4" [cnn.cpp:271]   --->   Operation 292 'bitcast' 'bitcast_ln271_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln271_5 = bitcast i32 %tmp_5" [cnn.cpp:271]   --->   Operation 293 'bitcast' 'bitcast_ln271_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln271_6 = bitcast i32 %tmp_6" [cnn.cpp:271]   --->   Operation 294 'bitcast' 'bitcast_ln271_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln271_7 = bitcast i32 %tmp_7" [cnn.cpp:271]   --->   Operation 295 'bitcast' 'bitcast_ln271_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln271_8 = bitcast i32 %tmp_8" [cnn.cpp:271]   --->   Operation 296 'bitcast' 'bitcast_ln271_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln271_9 = bitcast i32 %tmp_9" [cnn.cpp:271]   --->   Operation 297 'bitcast' 'bitcast_ln271_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln271_10 = bitcast i32 %tmp_s" [cnn.cpp:271]   --->   Operation 298 'bitcast' 'bitcast_ln271_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln271_11 = bitcast i32 %tmp_10" [cnn.cpp:271]   --->   Operation 299 'bitcast' 'bitcast_ln271_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln271_12 = bitcast i32 %tmp_11" [cnn.cpp:271]   --->   Operation 300 'bitcast' 'bitcast_ln271_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln271_13 = bitcast i32 %tmp_12" [cnn.cpp:271]   --->   Operation 301 'bitcast' 'bitcast_ln271_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln271_14 = bitcast i32 %tmp_13" [cnn.cpp:271]   --->   Operation 302 'bitcast' 'bitcast_ln271_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln271_15 = bitcast i32 %tmp_14" [cnn.cpp:271]   --->   Operation 303 'bitcast' 'bitcast_ln271_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln271_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln271_15, i32 %bitcast_ln271_14, i32 %bitcast_ln271_13, i32 %bitcast_ln271_12, i32 %bitcast_ln271_11, i32 %bitcast_ln271_10, i32 %bitcast_ln271_9, i32 %bitcast_ln271_8, i32 %bitcast_ln271_7, i32 %bitcast_ln271_6, i32 %bitcast_ln271_5, i32 %bitcast_ln271_4, i32 %bitcast_ln271_3, i32 %bitcast_ln271_2, i32 %bitcast_ln271_1, i32 %bitcast_ln271" [cnn.cpp:271]   --->   Operation 304 'bitconcatenate' 'or_ln271_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (2.92ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %kernel_output_addr, i512 %or_ln271_s, i64 18446744073709551615" [cnn.cpp:271]   --->   Operation 305 'write' 'write_ln271' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.inc" [cnn.cpp:237]   --->   Operation 306 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 16 bit ('indvar_flatten13') [40]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [44]  (0.387 ns)

 <State 2>: 2.801ns
The critical path consists of the following:
	'load' operation 12 bit ('indvar_flatten_load', cnn.cpp:236) on local variable 'indvar_flatten' [60]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln236', cnn.cpp:236) [66]  (0.745 ns)
	'select' operation 8 bit ('select_ln235', cnn.cpp:235) [67]  (0.303 ns)
	'add' operation 8 bit ('add_ln236', cnn.cpp:236) [72]  (0.705 ns)
	'select' operation 8 bit ('select_ln236_1', cnn.cpp:236) [75]  (0.303 ns)
	'add' operation 13 bit ('add_ln250', cnn.cpp:250) [85]  (0.745 ns)

 <State 3>: 2.798ns
The critical path consists of the following:
	'sub' operation 15 bit ('sub_ln250_1', cnn.cpp:250) [89]  (0.775 ns)
	'add' operation 15 bit ('add_ln250_1', cnn.cpp:250) [93]  (0.775 ns)
	'getelementptr' operation 15 bit ('output_0_0_addr', cnn.cpp:250) [95]  (0.000 ns)
	'load' operation 32 bit ('output_0_0_load', cnn.cpp:250) on array 'output_0_0' [127]  (1.248 ns)

 <State 4>: 1.701ns
The critical path consists of the following:
	'load' operation 32 bit ('output_0_0_load', cnn.cpp:250) on array 'output_0_0' [127]  (1.248 ns)
	'sparsemux' operation 32 bit ('tmp', cnn.cpp:250) [131]  (0.453 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('kernel_output_addr', cnn.cpp:235) [62]  (0.000 ns)
	bus write operation ('write_ln271', cnn.cpp:271) on port 'kernel_output' (cnn.cpp:271) [260]  (2.920 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
