// Seed: 48952993
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    output wor id_3,
    id_10,
    input tri id_4,
    input supply1 id_5,
    inout supply0 id_6,
    input supply1 id_7,
    output supply1 id_8
);
  wand id_11 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7
);
  assign id_7 = 1'b0 && -1;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_3,
      id_11,
      id_5,
      id_4,
      id_11,
      id_6,
      id_11
  );
  assign id_10 = (id_1);
  always id_7 <= -1;
  wire id_13;
  wire id_14;
endmodule
