Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 18:21:42 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.227        0.000                      0                10636        0.035        0.000                      0                10636        0.264        0.000                       0                  4167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.125        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   1.227        0.000                      0                10615        0.035        0.000                      0                10615       15.417        0.000                       0                  4062  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.246        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.518ns (35.305%)  route 0.949ns (64.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.703ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.194     6.703    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDCE (Prop_fdce_C_Q)         0.518     7.221 r  FDCE/Q
                         net (fo=1, routed)           0.949     8.170    soc_builder_basesoc_reset0
    SLICE_X57Y68         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.419    16.397    
                         clock uncertainty           -0.035    16.362    
    SLICE_X57Y68         FDCE (Setup_fdce_C_D)       -0.067    16.295    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.295    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.518ns (44.579%)  route 0.644ns (55.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518     6.991 r  FDCE_4/Q
                         net (fo=1, routed)           0.644     7.635    soc_builder_basesoc_reset4
    SLICE_X56Y68         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.495    16.473    
                         clock uncertainty           -0.035    16.438    
    SLICE_X56Y68         FDCE (Setup_fdce_C_D)       -0.045    16.393    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.694%)  route 0.641ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518     6.991 r  FDCE_6/Q
                         net (fo=1, routed)           0.641     7.632    soc_builder_basesoc_reset6
    SLICE_X56Y68         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.495    16.473    
                         clock uncertainty           -0.035    16.438    
    SLICE_X56Y68         FDCE (Setup_fdce_C_D)       -0.028    16.410    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.171%)  route 0.625ns (57.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.456     6.929 r  FDCE_1/Q
                         net (fo=1, routed)           0.625     7.554    soc_builder_basesoc_reset1
    SLICE_X57Y68         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.495    16.473    
                         clock uncertainty           -0.035    16.438    
    SLICE_X57Y68         FDCE (Setup_fdce_C_D)       -0.081    16.357    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.759%)  route 0.636ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.456     6.929 r  FDCE_2/Q
                         net (fo=1, routed)           0.636     7.565    soc_builder_basesoc_reset2
    SLICE_X57Y68         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.495    16.473    
                         clock uncertainty           -0.035    16.438    
    SLICE_X57Y68         FDCE (Setup_fdce_C_D)       -0.061    16.377    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.456     6.929 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     7.497    soc_builder_basesoc_reset3
    SLICE_X56Y68         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.473    16.451    
                         clock uncertainty           -0.035    16.416    
    SLICE_X56Y68         FDCE (Setup_fdce_C_D)       -0.031    16.385    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.385    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.473ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           0.964     6.473    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518     6.991 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     7.510    soc_builder_basesoc_reset5
    SLICE_X56Y68         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    15.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.152 r  clk100_inst/O
                         net (fo=9, routed)           0.826    15.978    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.495    16.473    
                         clock uncertainty           -0.035    16.438    
    SLICE_X56Y68         FDCE (Setup_fdce_C_D)       -0.028    16.410    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.410    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141     2.134 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.310    soc_builder_basesoc_reset3
    SLICE_X56Y68         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.583     2.006    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.059     2.065    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.164     2.157 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.327    soc_builder_basesoc_reset5
    SLICE_X56Y68         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.596     1.993    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.063     2.056    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141     2.134 r  FDCE_1/Q
                         net (fo=1, routed)           0.226     2.360    soc_builder_basesoc_reset1
    SLICE_X57Y68         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.596     1.993    
    SLICE_X57Y68         FDCE (Hold_fdce_C_D)         0.066     2.059    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.803%)  route 0.232ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDCE (Prop_fdce_C_Q)         0.141     2.134 r  FDCE_2/Q
                         net (fo=1, routed)           0.232     2.366    soc_builder_basesoc_reset2
    SLICE_X57Y68         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.596     1.993    
    SLICE_X57Y68         FDCE (Hold_fdce_C_D)         0.070     2.063    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.415%)  route 0.232ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.164     2.157 r  FDCE_6/Q
                         net (fo=1, routed)           0.232     2.389    soc_builder_basesoc_reset6
    SLICE_X56Y68         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.596     1.993    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.063     2.056    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.415%)  route 0.232ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.404     1.993    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.164     2.157 r  FDCE_4/Q
                         net (fo=1, routed)           0.232     2.389    soc_builder_basesoc_reset4
    SLICE_X56Y68         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X56Y68         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.596     1.993    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.052     2.045    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.120%)  route 0.419ns (71.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.546     2.135    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDCE (Prop_fdce_C_Q)         0.164     2.299 r  FDCE/Q
                         net (fo=1, routed)           0.419     2.718    soc_builder_basesoc_reset0
    SLICE_X57Y68         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.465     2.589    soc_crg_clkin
    SLICE_X57Y68         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.563     2.026    
    SLICE_X57Y68         FDCE (Hold_fdce_C_D)         0.070     2.096    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.622    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X70Y68    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y68    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y68    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y68    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y68    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y68    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y68    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y68    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y68    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y68    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y68    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y68    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y68    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.544ns
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.716    11.421    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDPE (Prop_fdpe_C_Q)         0.456    11.877 r  FDPE/Q
                         net (fo=1, routed)           0.190    12.067    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X75Y50         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     7.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     7.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     8.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    10.858    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.949 r  BUFG/O
                         net (fo=4060, routed)        1.595    12.544    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.876    13.421    
                         clock uncertainty           -0.080    13.341    
    SLICE_X75Y50         FDPE (Setup_fdpe_C_D)       -0.047    13.294    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             19.940ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 2.002ns (16.178%)  route 10.373ns (83.822%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.505    21.494    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.150    21.644 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           2.145    23.790    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.797    43.730    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         43.730    
                         arrival time                         -23.790    
  -------------------------------------------------------------------
                         slack                                 19.940    

Slack (MET) :             19.959ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.363ns  (logic 2.002ns (16.193%)  route 10.361ns (83.807%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.699    21.688    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.150    21.838 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, routed)           1.940    23.778    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    43.737    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         43.737    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                 19.959    

Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.373ns  (logic 2.005ns (16.205%)  route 10.368ns (83.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.496    21.485    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.153    21.638 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           2.149    23.787    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.773    43.754    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         43.754    
                         arrival time                         -23.787    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             20.172ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 2.002ns (16.450%)  route 10.168ns (83.550%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.632    21.621    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.150    21.771 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           1.814    23.585    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770    43.757    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         43.757    
                         arrival time                         -23.585    
  -------------------------------------------------------------------
                         slack                                 20.172    

Slack (MET) :             20.176ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.370ns  (logic 1.976ns (15.974%)  route 10.394ns (84.026%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.699    21.688    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.812 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           1.973    23.785    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    43.961    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         43.961    
                         arrival time                         -23.785    
  -------------------------------------------------------------------
                         slack                                 20.176    

Slack (MET) :             20.252ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.294ns  (logic 1.976ns (16.073%)  route 10.318ns (83.927%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.505    21.494    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.618 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           2.090    23.709    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    43.961    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         43.961    
                         arrival time                         -23.709    
  -------------------------------------------------------------------
                         slack                                 20.252    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 1.976ns (16.096%)  route 10.300ns (83.904%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.632    21.621    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.745 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           1.946    23.691    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y34         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    43.961    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         43.961    
                         arrival time                         -23.691    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.340ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 1.976ns (16.189%)  route 10.230ns (83.811%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.510ns = ( 43.843 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    VexRiscv/out
    SLICE_X74Y85         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.518    11.933 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=34, routed)          0.843    12.776    VexRiscv/dataCache_1/CsrPlugin_hadException_reg_0
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.152    12.928 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_20/O
                         net (fo=47, routed)          1.040    13.968    VexRiscv/dataCache_1/when_DBusCachedPlugin_l446
    SLICE_X66Y83         LUT6 (Prop_lut6_I5_O)        0.326    14.294 f  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_18/O
                         net (fo=154, routed)         2.132    16.426    VexRiscv/dataCache_1/memory_CfuPlugin_rsp_ready0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.150    16.576 f  VexRiscv/dataCache_1/stageA_mask[3]_i_1/O
                         net (fo=264, routed)         1.866    18.442    VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.374    18.816 f  VexRiscv/dataCache_1/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=213, routed)         0.841    19.657    VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l922_1
    SLICE_X75Y87         LUT6 (Prop_lut6_I5_O)        0.332    19.989 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_12/O
                         net (fo=15, routed)          1.496    21.485    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_interrupt_valid_reg
    SLICE_X60Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.609 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           2.011    23.621    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.561    43.843    VexRiscv/out
    RAMB18_X0Y35         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.763    44.607    
                         clock uncertainty           -0.080    44.527    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    43.961    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         43.961    
                         arrival time                         -23.621    
  -------------------------------------------------------------------
                         slack                                 20.340    

Slack (MET) :             20.413ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            OSERDESE2_1/RST
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.944ns  (logic 0.718ns (6.011%)  route 11.226ns (93.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.538ns = ( 43.871 - 33.333 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.716    11.421    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_1/Q
                         net (fo=1078, routed)        5.475    17.315    sys_rst
    SLICE_X84Y66         LUT2 (Prop_lut2_I0_O)        0.299    17.614 r  OSERDESE2_i_1/O
                         net (fo=65, routed)          5.751    23.365    RST0
    OLOGIC_X1Y99         OSERDESE2                                    r  OSERDESE2_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    38.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.485 r  clk100_inst/O
                         net (fo=9, routed)           1.705    40.190    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.273 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.191    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.282 r  BUFG/O
                         net (fo=4060, routed)        1.589    43.871    sys_clk
    OLOGIC_X1Y99         OSERDESE2                                    r  OSERDESE2_1/CLKDIV
                         clock pessimism              0.835    44.706    
                         clock uncertainty           -0.080    44.627    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    43.778    OSERDESE2_1
  -------------------------------------------------------------------
                         required time                         43.778    
                         arrival time                         -23.365    
  -------------------------------------------------------------------
                         slack                                 20.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.562     3.754    sys_clk
    SLICE_X67Y63         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     3.895 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.112    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y63         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.833     4.752    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y63         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.985     3.767    
    SLICE_X66Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.077    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.566     3.758    sys_clk
    SLICE_X67Y53         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141     3.899 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     4.127    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X66Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.838     4.757    storage_2_reg_0_7_18_21/WCLK
    SLICE_X66Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.986     3.771    
    SLICE_X66Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.081    storage_2_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_2_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.566     3.758    sys_clk
    SLICE_X67Y53         FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141     3.899 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     4.127    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X66Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.838     4.757    storage_2_reg_0_7_18_21/WCLK
    SLICE_X66Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.986     3.771    
    SLICE_X66Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.081    storage_2_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y34    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y34    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y35    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y35    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y16    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y34    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y34    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y32    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y30    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y34    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y63    storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.544ns
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.456    11.877 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    12.067    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X75Y51         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     7.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     7.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     8.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.949 r  BUFG_4/O
                         net (fo=8, routed)           1.595    12.544    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.876    13.421    
                         clock uncertainty           -0.061    13.359    
    SLICE_X75Y51         FDPE (Setup_fdpe_C_D)       -0.047    13.312    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.419ns (20.524%)  route 1.623ns (79.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_9/Q
                         net (fo=5, routed)           1.623    13.462    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.835    16.377    
                         clock uncertainty           -0.061    16.315    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    15.616    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.419ns (20.524%)  route 1.623ns (79.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_9/Q
                         net (fo=5, routed)           1.623    13.462    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.835    16.377    
                         clock uncertainty           -0.061    16.315    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    15.616    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.419ns (20.524%)  route 1.623ns (79.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_9/Q
                         net (fo=5, routed)           1.623    13.462    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.835    16.377    
                         clock uncertainty           -0.061    16.315    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    15.616    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.419ns (20.524%)  route 1.623ns (79.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_9/Q
                         net (fo=5, routed)           1.623    13.462    idelay_rst
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.835    16.377    
                         clock uncertainty           -0.061    16.315    
    SLICE_X88Y75         FDSE (Setup_fdse_C_S)       -0.699    15.616    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.718ns (31.292%)  route 1.577ns (68.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.421ns
    Clock Pessimism Removal (CPR):    0.835ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.716    11.421    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.419    11.840 r  FDPE_9/Q
                         net (fo=5, routed)           1.577    13.416    idelay_rst
    SLICE_X89Y75         LUT3 (Prop_lut3_I2_O)        0.299    13.715 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.715    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.835    16.377    
                         clock uncertainty           -0.061    16.315    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    16.344    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.642ns (35.394%)  route 1.172ns (64.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.873ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.415    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    11.933 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.172    13.105    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.124    13.229 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.229    soc_crg_reset_counter0[0]
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.873    16.415    
                         clock uncertainty           -0.061    16.353    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.077    16.430    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.430    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.642ns (35.590%)  route 1.162ns (64.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.873ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.415    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    11.933 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.162    13.095    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT3 (Prop_lut3_I1_O)        0.124    13.219 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.219    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.873    16.415    
                         clock uncertainty           -0.061    16.353    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.081    16.434    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.434    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.668ns (36.307%)  route 1.172ns (63.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.873ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.415    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    11.933 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.172    13.105    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.150    13.255 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.255    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.873    16.415    
                         clock uncertainty           -0.061    16.353    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.118    16.471    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.670ns (36.574%)  route 1.162ns (63.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.541ns = ( 15.541 - 5.000 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.873ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_4/O
                         net (fo=8, routed)           1.710    11.415    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.518    11.933 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.162    13.095    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.152    13.247 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    13.247    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630    10.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705    11.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.949 r  BUFG_4/O
                         net (fo=8, routed)           1.592    15.541    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.873    16.415    
                         clock uncertainty           -0.061    16.353    
    SLICE_X88Y75         FDSE (Setup_fdse_C_D)        0.118    16.471    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  3.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.788    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y51         FDPE (Prop_fdpe_C_Q)         0.141     3.929 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.985    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X75Y51         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.788    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.000     3.788    
    SLICE_X75Y51         FDPE (Hold_fdpe_C_D)         0.075     3.863    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.863    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     3.925 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.168     4.093    soc_crg_ic_reset
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.045     4.138 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.138    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X89Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.996     3.784    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     3.875    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.140%)  route 0.233ns (52.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.948 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.233     4.181    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT4 (Prop_lut4_I0_O)        0.044     4.225 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.225    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.915    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.948 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.233     4.181    soc_crg_reset_counter[2]
    SLICE_X88Y75         LUT3 (Prop_lut3_I2_O)        0.045     4.226 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.226    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.121     3.905    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.249ns (51.973%)  route 0.230ns (48.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.932 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.230     4.162    soc_crg_reset_counter[1]
    SLICE_X88Y75         LUT2 (Prop_lut2_I1_O)        0.101     4.263 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.263    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.131     3.915    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.932 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.109     4.041    soc_crg_reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.099     4.140 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     4.196    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_CE)       -0.016     3.768    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.932 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.109     4.041    soc_crg_reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.099     4.140 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     4.196    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_CE)       -0.016     3.768    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.932 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.109     4.041    soc_crg_reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.099     4.140 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     4.196    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_CE)       -0.016     3.768    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.148     3.932 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.109     4.041    soc_crg_reset_counter[3]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.099     4.140 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.056     4.196    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_CE)       -0.016     3.768    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.340%)  route 0.418ns (66.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.592     3.784    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDSE (Prop_fdse_C_Q)         0.164     3.948 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.418     4.366    soc_crg_reset_counter[0]
    SLICE_X88Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.411 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.411    soc_crg_reset_counter0[0]
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.861     4.780    idelay_clk
    SLICE_X88Y75         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.996     3.784    
    SLICE_X88Y75         FDSE (Hold_fdse_C_D)         0.120     3.904    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X75Y51     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X75Y51     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X75Y51     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.543ns  (logic 0.580ns (37.591%)  route 0.963ns (62.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns
    Source Clock Delay      (SCD):    11.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.620    11.325    sys_clk
    SLICE_X69Y68         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.456    11.781 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.963    12.744    soc_basesoc_reset_re
    SLICE_X70Y68         LUT3 (Prop_lut3_I0_O)        0.124    12.868 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.868    soc_crg_reset
    SLICE_X70Y68         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.031     6.183    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.434%)  route 0.339ns (64.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.559     3.751    sys_clk
    SLICE_X69Y68         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.141     3.892 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.339     4.231    soc_basesoc_reset_re
    SLICE_X70Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.276 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.276    soc_crg_reset
    SLICE_X70Y68         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.621     2.745    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.678     2.678    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.802 f  FDPE_i_1/O
                         net (fo=4, routed)           0.537     3.339    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y50         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG/O
                         net (fo=4060, routed)        1.595    10.544    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.124ns (3.714%)  route 3.215ns (96.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.678     2.678    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.802 f  FDPE_i_1/O
                         net (fo=4, routed)           0.537     3.339    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y50         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG/O
                         net (fo=4060, routed)        1.595    10.544    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.045ns (3.363%)  route 1.293ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.111     1.111    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.156 f  FDPE_i_1/O
                         net (fo=4, routed)           0.182     1.338    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y50         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.869     4.788    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.045ns (3.363%)  route 1.293ns (96.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.111     1.111    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.156 f  FDPE_i_1/O
                         net (fo=4, routed)           0.182     1.338    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y50         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.869     4.788    sys_clk
    SLICE_X75Y50         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.444ns
    Source Clock Delay      (SCD):    11.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.616    11.321    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.518    11.839 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.029    soc_builder_regs0
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG/O
                         net (fo=4060, routed)        1.495    10.444    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.556     3.748    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     3.912 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.968    soc_builder_regs0
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.825     4.744    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 0.124ns (3.564%)  route 3.355ns (96.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.678     2.678    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.802 f  FDPE_i_1/O
                         net (fo=4, routed)           0.677     3.479    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y51         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG_4/O
                         net (fo=8, routed)           1.595    10.544    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 0.124ns (3.564%)  route 3.355ns (96.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.678     2.678    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.802 f  FDPE_i_1/O
                         net (fo=4, routed)           0.677     3.479    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y51         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG_4/O
                         net (fo=8, routed)           1.595    10.544    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.045ns (3.231%)  route 1.348ns (96.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.111     1.111    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.156 f  FDPE_i_1/O
                         net (fo=4, routed)           0.237     1.393    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y51         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.788    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.045ns (3.231%)  route 1.348ns (96.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.111     1.111    PLLE2_ADV_n_8
    SLICE_X75Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.156 f  FDPE_i_1/O
                         net (fo=4, routed)           0.237     1.393    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X75Y51         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.788    idelay_clk
    SLICE_X75Y51         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783    10.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124    10.509 f  clk100_inst/O
                         net (fo=9, routed)           1.999    12.508    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.596 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.610    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.504 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.509    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.354ns  (logic 4.400ns (47.037%)  route 4.954ns (52.963%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.625    11.330    sys_clk
    SLICE_X62Y63         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.518    11.848 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.287    13.135    soc_mode
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.148    13.283 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.667    16.950    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.734    20.683 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    20.683    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 3.979ns (43.794%)  route 5.106ns (56.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.621    11.326    sys_clk
    SLICE_X63Y67         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDSE (Prop_fdse_C_Q)         0.456    11.782 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.106    16.888    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.410 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.410    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 4.219ns (48.007%)  route 4.569ns (51.993%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.625    11.330    sys_clk
    SLICE_X62Y63         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.518    11.848 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.918    12.765    soc_mode
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.124    12.889 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.652    16.541    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.118 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.118    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.468ns (51.423%)  route 4.221ns (48.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.623    11.328    sys_clk
    SLICE_X60Y64         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518    11.846 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.184    13.029    soc_chaser[2]
    SLICE_X62Y63         LUT3 (Prop_lut3_I1_O)        0.152    13.181 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.037    16.219    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.798    20.017 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    20.017    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 4.091ns (47.699%)  route 4.485ns (52.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.626    11.331    sys_clk
    SLICE_X68Y63         FDRE                                         r  soc_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_fdre_C_Q)         0.456    11.787 r  soc_storage_reg[1]/Q
                         net (fo=2, routed)           0.971    12.757    soc_storage[1]
    SLICE_X62Y63         LUT3 (Prop_lut3_I0_O)        0.124    12.881 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.515    16.396    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.907 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.907    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.059ns (52.070%)  route 3.736ns (47.930%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419    11.834 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.735    15.569    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    16.846 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    16.847    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    19.210 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    19.210    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.059ns (53.085%)  route 3.587ns (46.915%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419    11.834 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.586    15.420    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    16.697 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    16.698    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    19.061 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    19.061    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.059ns (54.163%)  route 3.435ns (45.837%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419    11.834 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.434    15.268    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    16.545 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    16.546    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.909 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    18.909    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 4.059ns (56.369%)  route 3.142ns (43.631%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419    11.834 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          3.141    14.974    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    16.251 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    16.252    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.615 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    18.615    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 4.059ns (57.568%)  route 2.992ns (42.432%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG/O
                         net (fo=4060, routed)        1.710    11.415    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419    11.834 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.991    14.825    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.277    16.102 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    16.103    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.466 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    18.466    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.354ns  (logic 0.762ns (56.247%)  route 0.593ns (43.753%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.592     4.503    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     4.907 f  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     4.908    IOBUF_9/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     5.138 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000     5.138    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.771ns (54.742%)  route 0.637ns (45.258%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.636     4.548    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.951 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.952    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.191 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.191    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.408ns  (logic 0.771ns (54.751%)  route 0.637ns (45.249%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.636     4.548    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.951 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.952    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.192 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.192    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.757ns (53.521%)  route 0.657ns (46.479%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.656     4.568    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     4.972 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.973    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     5.198 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     5.198    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.756ns (51.138%)  route 0.722ns (48.862%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.721     4.633    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.037 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     5.038    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     5.262 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     5.262    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.736ns (47.765%)  route 0.804ns (52.235%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.803     4.715    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     5.118 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.119    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     5.324 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.324    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.552ns  (logic 0.748ns (48.166%)  route 0.804ns (51.834%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.803     4.715    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     5.118 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     5.119    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     5.336 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.336    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.569ns  (logic 0.782ns (49.836%)  route 0.787ns (50.164%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.786     4.698    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.102 f  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     5.103    IOBUF_8/T
    V4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.250     5.353 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     5.353    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 0.771ns (47.486%)  route 0.852ns (52.514%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.851     4.763    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.167 f  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     5.168    IOBUF_11/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     5.407 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000     5.407    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 0.776ns (44.256%)  route 0.977ns (55.744%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG/O
                         net (fo=4060, routed)        0.592     3.784    sys_clk
    SLICE_X79Y67         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.128     3.912 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.976     4.888    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.404     5.292 f  OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     5.293    IOBUF_14/T
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.244     5.537 r  IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     5.537    ddram_dq[14]
    U3                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783    25.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124    25.509 f  clk100_inst/O
                         net (fo=9, routed)           1.999    27.508    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.596 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.608    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.704 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.719    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.263 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.263    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.947    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.191 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.191    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.440    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.992 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.993    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.356 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.356    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.439    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.991 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.992    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.355 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.355    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.439    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.991 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.992    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.355 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.355    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.438    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.990 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.991    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.354 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.354    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.438    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.990 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.991    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.354 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.354    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.437    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.989 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.990    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.353 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.353    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.437    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.989 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.990    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.353 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.353    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.437    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.989 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.990    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.353 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.353    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.434    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.986 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.987    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.350 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.350    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     5.385    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  clk100_inst/O
                         net (fo=9, routed)           1.999     7.508    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.596 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.608    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.704 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.433    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.985 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.986    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.349 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.349    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.788    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.980 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.981    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.166 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.166    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.788    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.980 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.981    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.177 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.177    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.789    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.981 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.982    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.178 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.178    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.789    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.981 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.982    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.178 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.178    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.788    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.980 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.981    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.179 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.179    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.788    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.980 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.981    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.182 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.182    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.788    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.980 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.981    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.186 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.186    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.790    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.982 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.983    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.189 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.189    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.782    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.974 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.975    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.199 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.199    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.782    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.974 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.975    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.200 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.200    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     7.468    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.592 r  clk100_inst/O
                         net (fo=9, routed)           1.999     9.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.679 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.692    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.788 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.521    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.073 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.074    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.437 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.437    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     7.468    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.592 r  clk100_inst/O
                         net (fo=9, routed)           1.999     9.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.679 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.692    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.788 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.521    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.073 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.074    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.436 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.436    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     7.468    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.592 r  clk100_inst/O
                         net (fo=9, routed)           1.999     9.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.679 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.692    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.788 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.514    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.066 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.067    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.430 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.430    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     7.468    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.592 r  clk100_inst/O
                         net (fo=9, routed)           1.999     9.591    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.679 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.692    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.788 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.514    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.066 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.067    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.429 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.429    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.865     4.537    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.587 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.250    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.276 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.871    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.063 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.064    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.269 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.269    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.865     4.537    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.587 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.250    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.276 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.871    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.063 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.064    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.281 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.281    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.865     4.537    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.587 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.250    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.276 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.868    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.060 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.061    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.301 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.301    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.865     4.537    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.587 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.250    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.276 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.868    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.060 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.061    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.301 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.301    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.783     7.885    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.009 f  clk100_inst/O
                         net (fo=9, routed)           1.999    10.008    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.096 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.108    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.204 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.613    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.543    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.588 r  clk100_inst/O
                         net (fo=9, routed)           0.865     2.454    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.504 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.166    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.192 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.697    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 1.631ns (33.672%)  route 3.213ns (66.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           3.213     4.721    cpu_reset_IBUF
    SLICE_X70Y68         LUT3 (Prop_lut3_I2_O)        0.124     4.845 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.845    soc_crg_reset
    SLICE_X70Y68         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.031     6.183    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.320ns (18.888%)  route 1.373ns (81.112%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.373     1.648    cpu_reset_IBUF
    SLICE_X70Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.693 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.693    soc_crg_reset
    SLICE_X70Y68         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.621     2.745    soc_crg_clkin
    SLICE_X70Y68         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.030ns  (logic 1.526ns (21.714%)  route 5.503ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           5.503     7.030    serial_rx_IBUF
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     5.052    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.152 r  clk100_inst/O
                         net (fo=9, routed)           1.705     6.857    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.858    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.949 r  BUFG/O
                         net (fo=4060, routed)        1.495    10.444    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.686ns  (logic 0.294ns (10.938%)  route 2.392ns (89.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           2.392     2.686    serial_rx_IBUF
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     2.068    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.124 r  clk100_inst/O
                         net (fo=9, routed)           0.997     3.121    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.890    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.919 r  BUFG/O
                         net (fo=4060, routed)        0.825     4.744    sys_clk
    SLICE_X58Y69         FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.526ns = ( 14.692 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.692    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.532ns = ( 14.698 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.698    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.532ns = ( 14.698 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.698    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.533ns = ( 14.699 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.699    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.526ns = ( 14.692 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.692    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.523ns = ( 14.689 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.689    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.525ns = ( 14.691 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.691    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.525ns = ( 14.691 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.691    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.538ns = ( 14.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.704    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.536ns = ( 14.702 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.630     9.218    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.318 f  clk100_inst/O
                         net (fo=9, routed)           1.705    11.023    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.106 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.025    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.116 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.702    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.957 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.957    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 8.958 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.958    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 8.958 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.958    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.957 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.957    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.957 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.957    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.957 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.957    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.957 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.957    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 8.959 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.959    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.949 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.949    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.949 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.903     6.235    clk100_IBUF_BUFG
    SLICE_X52Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.291 f  clk100_inst/O
                         net (fo=9, routed)           0.997     7.288    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.341 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.057    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.086 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.949    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





