
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100405                       # Number of seconds simulated
sim_ticks                                100404941412                       # Number of ticks simulated
final_tick                               627398838690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138701                       # Simulator instruction rate (inst/s)
host_op_rate                                   175022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6332814                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889004                       # Number of bytes of host memory used
host_seconds                                 15854.71                       # Real time elapsed on the host
sim_insts                                  2199067789                       # Number of instructions simulated
sim_ops                                    2774920039                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2293248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       822912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3119616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       965760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            965760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6429                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24372                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7545                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7545                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22839991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8195931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31070343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16573                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9618650                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9618650                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9618650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22839991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8195931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40688993                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240779237                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21948567                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17782087                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014955                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8965252                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284613                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465557                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91160                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185637071                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121964243                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21948567                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750170                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26722903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6174268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4030717                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11620790                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220504668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193781765     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486613      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960994      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592202      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          997503      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554415      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184243      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740489      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13206444      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220504668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091156                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506540                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183574195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6153086                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26618185                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86757                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4072439                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783176                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42156                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149599649                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        74337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4072439                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184078501                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1587419                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3155322                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26170084                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1440897                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149461484                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20894                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275267                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539475                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       185735                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210257346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697405905                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697405905                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39561828                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37433                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20892                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4728573                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14540595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7214233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       135317                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1598659                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148386366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139370629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142493                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24809703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51593018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4351                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220504668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160428793     72.76%     72.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25743029     11.67%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12489389      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8331575      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7730384      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593698      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679681      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378967      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129152      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220504668                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400991     59.05%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139146     20.49%     79.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138974     20.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117062568     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113302      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13020525      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7157700      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139370629                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.578832                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             679111                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004873                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500067528                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173233966                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135795975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140049740                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351098                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3306658                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       188507                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4072439                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1020032                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95639                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148423785                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14540595                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7214233                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20885                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1141321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239319                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136828740                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12572450                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541887                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19728909                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399714                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156459                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135796712                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135795975                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80434852                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222016097                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.563985                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362293                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25615521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018435                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216432229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567427                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164854301     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276002     11.22%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602830      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016215      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4362230      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710385      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324680      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954537      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331049      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216432229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331049                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362526084                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300922339                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20274569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.407792                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.407792                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415318                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415318                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616322495                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189128916                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138136154                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240779237                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21766488                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17661658                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2004196                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8814236                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8241007                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2361885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94393                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188510591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121386346                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21766488                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10602892                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26724826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6123119                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3680621                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11651168                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2002527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223009120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196284294     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1858690      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3391186      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3130154      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1988737      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1633895      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          935766      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          951672      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12834726      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223009120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090400                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.504140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186597232                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5611331                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26662336                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45360                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4092857                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3763974                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149010694                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4092857                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187074412                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1192673                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3328110                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26201041                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1120016                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148886788                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        180282                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       485240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211173256                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    693558911                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    693558911                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173724844                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37448406                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34211                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17106                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4147955                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14071560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7268035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83861                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1614108                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147887053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34212                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139590921                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118012                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22413017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47223254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    223009120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.625943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299013                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162809553     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25479162     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13716439      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6952625      3.12%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8266067      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2685372      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2512953      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       443432      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       143517      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223009120                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421522     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146622     20.72%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139515     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117384086     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2001542      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17105      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12943038      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7245150      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139590921                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579747                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             707659                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005070                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503016633                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170334493                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136569276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140298580                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272784                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2746427                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93674                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4092857                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         808216                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114614                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147921265                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14071560                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7268035                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17106                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1067493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2186354                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137578363                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12488265                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2012558                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19733256                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19418751                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7244991                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571388                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136569315                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136569276                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78836516                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219615670                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567197                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358975                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101176585                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124578186                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23343468                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2029631                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218916262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166451534     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24153544     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12526987      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4023482      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5532956      2.53%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1852760      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1073385      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948624      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2352990      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218916262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101176585                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124578186                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18499493                       # Number of memory references committed
system.switch_cpus1.commit.loads             11325132                       # Number of loads committed
system.switch_cpus1.commit.membars              17106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17981510                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112235439                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2569461                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2352990                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364484926                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299936199                       # The number of ROB writes
system.switch_cpus1.timesIdled                2920941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17770117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101176585                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124578186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101176585                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.379792                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.379792                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618803551                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191135263                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137497847                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34212                       # number of misc regfile writes
system.l2.replacements                          24374                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1053939                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40758                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.858457                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           248.510876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.779705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4367.327088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.126022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2388.786508                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4982.414535                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4380.055266                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000475                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.266560                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.145800                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.304102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.267337                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        55345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32807                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   88152                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29682                       # number of Writeback hits
system.l2.Writeback_hits::total                 29682                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        55345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32807                       # number of demand (read+write) hits
system.l2.demand_hits::total                    88152                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        55345                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32807                       # number of overall hits
system.l2.overall_hits::total                   88152                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17916                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6429                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24372                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17916                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6429                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24372                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17916                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6429                       # number of overall misses
system.l2.overall_misses::total                 24372                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1920978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2933453011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2111622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1077038976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4014524587                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1920978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2933453011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2111622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1077038976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4014524587                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1920978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2933453011                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2111622                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1077038976                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4014524587                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112524                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29682                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29682                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112524                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112524                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.244550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163855                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216594                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.244550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.163855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216594                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.244550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.163855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216594                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163733.702333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150830.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167528.227718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164718.717668                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163733.702333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150830.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167528.227718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164718.717668                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163733.702333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150830.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167528.227718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164718.717668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7545                       # number of writebacks
system.l2.writebacks::total                      7545                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17916                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24372                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24372                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1889469672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1295313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    702582425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2594510182                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1889469672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1295313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    702582425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2594510182                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1889469672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1295313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    702582425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2594510182                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.244550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163855                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216594                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.244550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.163855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.244550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.163855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216594                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105462.696584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92522.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109283.313890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106454.545462                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105462.696584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92522.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109283.313890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106454.545462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105462.696584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92522.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109283.313890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106454.545462                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996642                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011628399                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060342.971487                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996642                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11620775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11620775                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11620775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11620775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11620775                       # number of overall hits
system.cpu0.icache.overall_hits::total       11620775                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2420342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2420342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11620790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11620790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11620790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11620790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11620790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11620790                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73261                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480366                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73517                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2441.345077                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.998545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.001455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902338                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097662                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16407788                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16407788                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16407788                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16407788                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179617                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179617                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179617                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18954378017                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18954378017                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18954378017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18954378017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18954378017                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18954378017                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16587405                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16587405                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16587405                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16587405                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018720                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010829                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010829                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010829                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010829                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105526.637328                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105526.637328                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105526.637328                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105526.637328                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105526.637328                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105526.637328                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19623                       # number of writebacks
system.cpu0.dcache.writebacks::total            19623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106356                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106356                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106356                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73261                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73261                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73261                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6719772855                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6719772855                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6719772855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6719772855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6719772855                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6719772855                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91723.739165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91723.739165                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91723.739165                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91723.739165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91723.739165                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91723.739165                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996992                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009550002                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180453.568035                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996992                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11651152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11651152                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11651152                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11651152                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11651152                       # number of overall hits
system.cpu1.icache.overall_hits::total       11651152                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2600458                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2600458                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2600458                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2600458                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2600458                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2600458                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11651168                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11651168                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11651168                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11651168                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11651168                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11651168                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162528.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162528.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162528.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162528.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162528.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162528.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2227822                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2227822                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2227822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2227822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2227822                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2227822                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159130.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159130.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159130.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159130.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159130.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159130.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39236                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167962175                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39492                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4253.068343                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.215316                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.784684                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907091                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092909                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9383576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9383576                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7141859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7141859                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17106                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17106                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17106                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16525435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16525435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16525435                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16525435                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118262                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118262                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118262                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118262                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118262                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12261383503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12261383503                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12261383503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12261383503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12261383503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12261383503                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9501838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9501838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7141859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7141859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16643697                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16643697                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16643697                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16643697                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012446                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007106                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103679.825329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103679.825329                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103679.825329                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103679.825329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103679.825329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103679.825329                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10059                       # number of writebacks
system.cpu1.dcache.writebacks::total            10059                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79026                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79026                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79026                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79026                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39236                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39236                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39236                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3270530379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3270530379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3270530379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3270530379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3270530379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3270530379                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83355.346595                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83355.346595                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83355.346595                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83355.346595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83355.346595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83355.346595                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
