[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920388 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920388 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920388 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12943892 heartbeat IPC: 0.9977 cumulative IPC: 0.9977 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21756166 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29458754 heartbeat IPC: 1.298 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35379247 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35379247 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35379247
CPU 0 Branch Prediction Accuracy: 94.61% MPKI: 11.97 Average ROB Occupancy at Mispredict: 41.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.179
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331446 HIT:     329898 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331446 HIT:     329898 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 352.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875404 HIT:     831767 MISS:      43637 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711607 HIT:     679177 MISS:      32430 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43642 HIT:      35566 MISS:       8076 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116937 HIT:     116847 MISS:         90 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        177 MISS:       3041 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4656434 HIT:    4241441 MISS:     414993 MSHR_MERGE:     108382
cpu0->cpu0_L1I LOAD         ACCESS:    4656434 HIT:    4241441 MISS:     414993 MSHR_MERGE:     108382
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.862 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14226432 HIT:   13612371 MISS:     614061 MSHR_MERGE:     162203
cpu0->cpu0_L1D LOAD         ACCESS:    7890579 HIT:    7396454 MISS:     494125 MSHR_MERGE:      89128
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332385 HIT:    6215673 MISS:     116712 MSHR_MERGE:      73069
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        244 MISS:       3224 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4082417 HIT:    3982104 MISS:     100313 MSHR_MERGE:      63237
cpu0->cpu0_ITLB LOAD         ACCESS:    4082417 HIT:    3982104 MISS:     100313 MSHR_MERGE:      63237
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.876 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13485431 HIT:   13107170 MISS:     378261 MSHR_MERGE:      83891
cpu0->cpu0_DTLB LOAD         ACCESS:   13485431 HIT:   13107170 MISS:     378261 MSHR_MERGE:      83891
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.75 cycles
cpu0->LLC TOTAL        ACCESS:      57748 HIT:      45621 MISS:      12127 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32430 HIT:      24828 MISS:       7602 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8076 HIT:       5229 MISS:       2847 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14201 HIT:      14167 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3041 HIT:       1397 MISS:       1644 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        680
  ROW_BUFFER_MISS:      11412
  AVG DBUS CONGESTED CYCLE: 19.28
Channel 0 WQ ROW_BUFFER_HIT:        266
  ROW_BUFFER_MISS:        863
  FULL:          0
Channel 0 REFRESHES ISSUED:       2948
