<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p524" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_524{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_524{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_524{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_524{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_524{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-1.08px;}
#t6_524{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_524{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t8_524{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_524{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_524{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tb_524{left:96px;bottom:896px;letter-spacing:0.11px;word-spacing:-0.76px;}
#tc_524{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-0.79px;}
#td_524{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_524{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_524{left:96px;bottom:797px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tg_524{left:96px;bottom:760px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_524{left:430px;bottom:760px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ti_524{left:96px;bottom:738px;letter-spacing:0.15px;word-spacing:-0.55px;}
#tj_524{left:96px;bottom:703px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tk_524{left:96px;bottom:682px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tl_524{left:96px;bottom:660px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_524{left:96px;bottom:639px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_524{left:96px;bottom:618px;letter-spacing:0.12px;word-spacing:-0.58px;}
#to_524{left:96px;bottom:596px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_524{left:96px;bottom:561px;letter-spacing:0.13px;word-spacing:-0.85px;}
#tq_524{left:96px;bottom:540px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tr_524{left:96px;bottom:518px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_524{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_524{left:96px;bottom:462px;letter-spacing:0.19px;word-spacing:-0.45px;}
#tu_524{left:96px;bottom:427px;letter-spacing:0.11px;word-spacing:-0.64px;}
#tv_524{left:96px;bottom:405px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tw_524{left:96px;bottom:384px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_524{left:96px;bottom:362px;letter-spacing:0.14px;word-spacing:-0.51px;}
#ty_524{left:96px;bottom:341px;letter-spacing:0.06px;word-spacing:-0.38px;}
#tz_524{left:264px;bottom:136px;letter-spacing:0.16px;word-spacing:0.48px;}
#t10_524{left:335px;bottom:136px;}
#t11_524{left:341px;bottom:136px;letter-spacing:0.14px;}
#t12_524{left:385px;bottom:136px;letter-spacing:0.17px;word-spacing:0.01px;}
#t13_524{left:100px;bottom:307px;letter-spacing:-0.13px;}
#t14_524{left:697px;bottom:307px;}
#t15_524{left:719px;bottom:307px;}
#t16_524{left:378px;bottom:273px;letter-spacing:-0.13px;}
#t17_524{left:731.5px;bottom:266.1px;letter-spacing:-0.15px;}
#t18_524{left:99px;bottom:213px;letter-spacing:-0.1px;}
#t19_524{left:151px;bottom:213px;letter-spacing:-0.15px;}
#t1a_524{left:271px;bottom:213px;letter-spacing:-0.11px;}
#t1b_524{left:500px;bottom:213px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1c_524{left:99px;bottom:193px;letter-spacing:-0.1px;}
#t1d_524{left:151px;bottom:193px;letter-spacing:-0.12px;}
#t1e_524{left:500px;bottom:193px;letter-spacing:-0.2px;}
#t1f_524{left:99px;bottom:174px;}
#t1g_524{left:151px;bottom:174px;letter-spacing:-0.15px;}
#t1h_524{left:271px;bottom:174px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1i_524{left:500px;bottom:174px;}
#t1j_524{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_524{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_524{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_524{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_524{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_524{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_524{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_524{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_524{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_524{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_524{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_524{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts524" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg524Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg524" style="-webkit-user-select: none;"><object width="935" height="1210" data="524/524.svg" type="image/svg+xml" id="pdf524" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_524" class="t s1_524">69 </span><span id="t2_524" class="t s2_524">System Resources </span>
<span id="t3_524" class="t s1_524">AMD64 Technology </span><span id="t4_524" class="t s1_524">24593—Rev. 3.41—June 2023 </span>
<span id="t5_524" class="t s3_524">previous values of the memory location. The processor has logic to correct this occurrence and provide </span>
<span id="t6_524" class="t s3_524">the proper in-order load response to the program. However, this mis-speculation may have resulted in </span>
<span id="t7_524" class="t s3_524">microarchitectural side effects. When SSBD is set to 1, the processor can return speculative load data </span>
<span id="t8_524" class="t s3_524">only if there are no older stores with unknown addresses. </span>
<span id="t9_524" class="t s3_524">Some legacy processors implement SSBD in a different MSR. On these processors, indicated by </span>
<span id="ta_524" class="t s3_524">CPUID function 8000_0008, EBX[25]=1, SSBD is enabled by setting VIRT_SPEC_CTRL (MSR </span>
<span id="tb_524" class="t s3_524">C001_011F) bit 2. On processors that support both SPEC_CTRL and VIRT_SPEC_CTRL, if SSBD is </span>
<span id="tc_524" class="t s3_524">enabled in either MSR, the processor prevents loads from speculating around older stores. However, it </span>
<span id="td_524" class="t s3_524">is preferred that software uses SPEC_CTRL[SSBD] in this scenario. </span>
<span id="te_524" class="t s3_524">On some processor models, setting SSBD is not needed to prevent speculative loads from bypassing </span>
<span id="tf_524" class="t s3_524">older stores. This is indicated by CPUID Fn8000_0008_EBX[SsbdNotRequired] (bit 26) = 1. </span>
<span id="tg_524" class="t s4_524">Predicted Store Forward Disable (PSFD). </span><span id="th_524" class="t s3_524">Bit 7. Setting this bit disables Predictive Store </span>
<span id="ti_524" class="t s3_524">Forwarding (PSF). </span>
<span id="tj_524" class="t s3_524">As specified in Section 7.1.1 “Read Ordering,” on page 187, write data for cacheable memory types </span>
<span id="tk_524" class="t s3_524">can be forwarded to read instructions before that data is actually written to memory, via a mechanism </span>
<span id="tl_524" class="t s3_524">called store-to-load forwarding. PSF expands on store-to-load forwarding via a mechanism that </span>
<span id="tm_524" class="t s3_524">predicts the relationship between loads and stores based on past behavior, without waiting for their </span>
<span id="tn_524" class="t s3_524">address calculations to complete. Like other forms of speculative store bypass, an incorrect prediction </span>
<span id="to_524" class="t s3_524">may result in microarchitectural side effects. PSF speculation can be disabled by setting PFSD. </span>
<span id="tp_524" class="t s3_524">The PSF feature is also disabled when SPEC_CTRL[SSBD] is set. However, SSBD disables both PSF </span>
<span id="tq_524" class="t s3_524">and speculative store bypass, while PSFD only disables PSF. PSFD may be desirable for software </span>
<span id="tr_524" class="t s3_524">which is concerned with the speculative behavior of PSF but desires a smaller performance impact </span>
<span id="ts_524" class="t s3_524">than setting SSBD. </span>
<span id="tt_524" class="t s5_524">PRED_CMD (MSR 049h) </span>
<span id="tu_524" class="t s3_524">PRED_CMD is a write-only register. Attempts to read this register or to write a 1 into any reserved bit </span>
<span id="tv_524" class="t s3_524">cause a #GP(0) fault. Unlike most MSRs, a WRMSR to PRED_CMD does not serialize memory </span>
<span id="tw_524" class="t s3_524">operations. However, a write to this register is dispatch serializing and prevents execution of younger </span>
<span id="tx_524" class="t s3_524">instructions until the WRMSR has completed. The format of the PRED_CMD register is shown in </span>
<span id="ty_524" class="t s3_524">Figure 3-13 below. </span>
<span id="tz_524" class="t s6_524">Figure 3</span><span id="t10_524" class="t s7_524">-</span><span id="t11_524" class="t s6_524">14. </span><span id="t12_524" class="t s6_524">PRED_CMD Register (MSR 049h) </span>
<span id="t13_524" class="t s8_524">31 </span><span id="t14_524" class="t s8_524">1 </span><span id="t15_524" class="t s8_524">0 </span>
<span id="t16_524" class="t s8_524">Reserved </span>
<span id="t17_524" class="t m0_524 s8_524">IBPB </span>
<span id="t18_524" class="t s9_524">Bits </span><span id="t19_524" class="t s9_524">Mnemonic </span><span id="t1a_524" class="t s9_524">Description </span><span id="t1b_524" class="t s9_524">Access type </span>
<span id="t1c_524" class="t s8_524">31:1 </span><span id="t1d_524" class="t s8_524">Reserved </span><span id="t1e_524" class="t s8_524">MBZ </span>
<span id="t1f_524" class="t s8_524">0 </span><span id="t1g_524" class="t s8_524">IBPB </span><span id="t1h_524" class="t s8_524">Indirect Branch Prediction Barrier. </span><span id="t1i_524" class="t s8_524">W </span>
<span id="t1j_524" class="t sa_524">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
