
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ClearTiles_TB is
    port(
        clock : in std_logic;
        reset : in std_logic
    );
end entity ClearTiles_TB;

architecture ClearTiles_TB_ARCH of ClearTiles_TB is
    
begin
    
end architecture ClearTiles_TB_ARCH;
