// Seed: 3328018155
module module_0 #(
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5;
  defparam id_6.id_7 = id_5;
  wire id_8;
  tri0 id_9;
  assign id_5 = id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri0  id_0,
    input wor   id_1,
    input uwire id_2
);
  generate
    assign id_4 = 1;
  endgenerate
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
