INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:20:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 buffer58/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            load7/addr_tehb/dataReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 1.882ns (25.722%)  route 5.435ns (74.278%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2310, unset)         0.508     0.508    buffer58/clk
    SLICE_X22Y65         FDRE                                         r  buffer58/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer58/outs_reg[0]/Q
                         net (fo=14, routed)          0.665     1.427    buffer58/Q[0]
    SLICE_X22Y65         LUT5 (Prop_lut5_I2_O)        0.043     1.470 r  buffer58/Memory[0][5]_i_2__1/O
                         net (fo=4, routed)           0.422     1.892    buffer121/fifo/D[4]
    SLICE_X15Y67         LUT3 (Prop_lut3_I0_O)        0.127     2.019 r  buffer121/fifo/fullReg_i_13/O
                         net (fo=2, routed)           0.299     2.318    buffer121/fifo/buffer121_outs[5]
    SLICE_X15Y68         LUT6 (Prop_lut6_I1_O)        0.043     2.361 r  buffer121/fifo/fullReg_i_10__0/O
                         net (fo=3, routed)           0.400     2.761    fork56/control/generateBlocks[4].regblock/branchInputs_valid
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.043     2.804 r  fork56/control/generateBlocks[4].regblock/fullReg_i_3__27/O
                         net (fo=13, routed)          0.706     3.510    control_merge10/tehb/control/cond_br27_falseOut_valid
    SLICE_X15Y86         LUT5 (Prop_lut5_I2_O)        0.053     3.563 r  control_merge10/tehb/control/dataReg[0]_i_2__3/O
                         net (fo=10, routed)          0.324     3.887    control_merge11/tehb/control/fork62_outs_1_valid
    SLICE_X16Y86         LUT5 (Prop_lut5_I2_O)        0.136     4.023 r  control_merge11/tehb/control/transmitValue_i_2__99/O
                         net (fo=12, routed)          0.415     4.438    control_merge12/tehb/control/fork72_outs_2_valid
    SLICE_X15Y82         LUT5 (Prop_lut5_I2_O)        0.132     4.570 r  control_merge12/tehb/control/Memory[0][5]_i_7__0/O
                         net (fo=2, routed)           0.201     4.771    control_merge12/tehb/control/fork86_outs_2_valid
    SLICE_X14Y82         LUT6 (Prop_lut6_I1_O)        0.129     4.900 r  control_merge12/tehb/control/fullReg_i_2__29/O
                         net (fo=20, routed)          0.497     5.397    buffer206/fifo/p_2_in
    SLICE_X18Y84         LUT5 (Prop_lut5_I3_O)        0.043     5.440 r  buffer206/fifo/dataReg[3]_i_1__10/O
                         net (fo=2, routed)           0.505     5.946    buffer108/control/Memory_reg[0][4][3]
    SLICE_X18Y82         LUT3 (Prop_lut3_I2_O)        0.048     5.994 r  buffer108/control/Memory[0][3]_i_1__7/O
                         net (fo=9, routed)           0.313     6.307    shli24/D[1]
    SLICE_X17Y79         LUT6 (Prop_lut6_I1_O)        0.132     6.439 r  shli24/F_loadAddr[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.381     6.820    addi39/lhs[1]
    SLICE_X17Y80         LUT4 (Prop_lut4_I0_O)        0.043     6.863 r  addi39/F_loadAddr[6]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.863    addi39/F_loadAddr[6]_INST_0_i_14_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     7.134 r  addi39/F_loadAddr[6]_INST_0_i_8/O[2]
                         net (fo=1, routed)           0.305     7.440    addi15/dataReg_reg[6]_1[2]
    SLICE_X18Y80         LUT4 (Prop_lut4_I3_O)        0.118     7.558 r  addi15/F_loadAddr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.558    addi15/F_loadAddr[6]_INST_0_i_6_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     7.825 r  addi15/F_loadAddr[6]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.000     7.825    load7/addr_tehb/D[6]
    SLICE_X18Y80         FDRE                                         r  load7/addr_tehb/dataReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=2310, unset)         0.483    11.183    load7/addr_tehb/clk
    SLICE_X18Y80         FDRE                                         r  load7/addr_tehb/dataReg_reg[6]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X18Y80         FDRE (Setup_fdre_C_D)        0.071    11.218    load7/addr_tehb/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  3.394    




