{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450411326731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450411326732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 04:02:06 2015 " "Processing started: Fri Dec 18 04:02:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450411326732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450411326732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex15 -c Ex15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex15 -c Ex15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450411326732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450411327559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "D:/Workspace/VERI/Ex15/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd.v(19) " "Verilog HDL Declaration information at bin2bcd.v(19): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd.v(20) " "Verilog HDL Declaration information at bin2bcd.v(20): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450411327663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Workspace/VERI/Ex15/top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "spi2dac.v" "" { Text "D:/Workspace/VERI/Ex15/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "spi2adc.v" "" { Text "D:/Workspace/VERI/Ex15/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.v" "" { Text "D:/Workspace/VERI/Ex15/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "D:/Workspace/VERI/Ex15/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/Workspace/VERI/Ex15/clk_div.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Workspace/VERI/Ex15/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Workspace/VERI/Ex15/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file var_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "var_echo.v" "" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411327702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411327702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450411327898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:GEN_10K " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:GEN_10K\"" {  } { { "top.v" "GEN_10K" { Text "D:/Workspace/VERI/Ex15/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:PULSE " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:PULSE\"" {  } { { "top.v" "PULSE" { Text "D:/Workspace/VERI/Ex15/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "top.v" "SPI_DAC" { Text "D:/Workspace/VERI/Ex15/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "top.v" "SPI_ADC" { Text "D:/Workspace/VERI/Ex15/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:var_mult_echo " "Elaborating entity \"processor\" for hierarchy \"processor:var_mult_echo\"" {  } { { "top.v" "var_mult_echo" { Text "D:/Workspace/VERI/Ex15/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:var_mult_echo\|counter:count13 " "Elaborating entity \"counter\" for hierarchy \"processor:var_mult_echo\|counter:count13\"" {  } { { "var_echo.v" "count13" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM processor:var_mult_echo\|RAM:ram_echo " "Elaborating entity \"RAM\" for hierarchy \"processor:var_mult_echo\|RAM:ram_echo\"" {  } { { "var_echo.v" "ram_echo" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411327941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Workspace/VERI/Ex15/RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Workspace/VERI/Ex15/RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450411328041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328042 ""}  } { { "RAM.v" "" { Text "D:/Workspace/VERI/Ex15/RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450411328042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phq1 " "Found entity 1: altsyncram_phq1" {  } { { "db/altsyncram_phq1.tdf" "" { Text "D:/Workspace/VERI/Ex15/db/altsyncram_phq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411328171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411328171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phq1 processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component\|altsyncram_phq1:auto_generated " "Elaborating entity \"altsyncram_phq1\" for hierarchy \"processor:var_mult_echo\|RAM:ram_echo\|altsyncram:altsyncram_component\|altsyncram_phq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT processor:var_mult_echo\|MULT:mult_in " "Elaborating entity \"MULT\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\"" {  } { { "var_echo.v" "mult_in" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "MULT.v" "lpm_mult_component" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 11 " "Parameter \"lpm_widthb\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328233 ""}  } { { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450411328233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "D:/Workspace/VERI/Ex15/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411328543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411328543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ffh processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated " "Elaborating entity \"add_sub_ffh\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jfh " "Found entity 1: add_sub_jfh" {  } { { "db/add_sub_jfh.tdf" "" { Text "D:/Workspace/VERI/Ex15/db/add_sub_jfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450411328691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450411328691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jfh processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_jfh:auto_generated " "Elaborating entity \"add_sub_jfh\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_jfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"processor:var_mult_echo\|MULT:mult_in\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "MULT.v" "" { Text "D:/Workspace/VERI/Ex15/MULT.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd processor:var_mult_echo\|bin2bcd:bcd_result " "Elaborating entity \"bin2bcd\" for hierarchy \"processor:var_mult_echo\|bin2bcd:bcd_result\"" {  } { { "var_echo.v" "bcd_result" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 processor:var_mult_echo\|bin2bcd:bcd_result\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"processor:var_mult_echo\|bin2bcd:bcd_result\|add3_ge5:A1\"" {  } { { "bin2bcd.v" "A1" { Text "D:/Workspace/VERI/Ex15/bin2bcd.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg processor:var_mult_echo\|hex_to_7seg:seg3 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"processor:var_mult_echo\|hex_to_7seg:seg3\"" {  } { { "var_echo.v" "seg3" { Text "D:/Workspace/VERI/Ex15/var_echo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450411328778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Workspace/VERI/Ex15/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450411330657 "|top|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Workspace/VERI/Ex15/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450411330657 "|top|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Workspace/VERI/Ex15/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450411330657 "|top|HEX3_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450411330657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450411330937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450411331443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/VERI/Ex15/output_files/Ex15.map.smsg " "Generated suppressed messages file D:/Workspace/VERI/Ex15/output_files/Ex15.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450411331566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450411331927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450411331927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450411332127 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450411332127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450411332127 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450411332127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450411332127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450411332176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 04:02:12 2015 " "Processing ended: Fri Dec 18 04:02:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450411332176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450411332176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450411332176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450411332176 ""}
