;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 0, 200
	SLT @14, @1
	SLT @14, @1
	SLT @14, @1
	SLT @14, @1
	SPL 0, <-2
	SUB 520, 60
	SUB @0, <-4
	SLT 210, @61
	MOV -7, <-20
	SUB 0, 200
	SUB @0, <-4
	JMZ <130, 9
	SPL 0, <-54
	MOV -1, <-20
	JMZ <130, 9
	SLT 210, @61
	SPL 0, <-2
	SUB 520, 60
	SUB 520, 60
	SUB 0, 200
	SUB @0, <-0
	ADD #70, <1
	SUB @0, <-0
	MOV -1, <-20
	DJN -909, @-20
	SUB #72, @200
	SPL 300, 90
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	ADD 130, 30
	SPL 0, <-2
	SPL 0, <-2
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SLT 210, @61
	SPL 0, <-2
	SUB #72, @200
	SPL 0, <-2
	CMP -207, <-120
