-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--HB1_ram_rom_data_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] at FF_X1_Y2_N22
--register power-up is low

HB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L16, HB1L42, HB1_ram_rom_data_reg[1], HB1L22, HB1L59);


--D1_result[0] is lab7:calculator|result[0] at FF_X57_Y5_N1
--register power-up is low

D1_result[0] = DFFEAS(D1L10, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[0],  ,  , X1L24);


--D1_result[1] is lab7:calculator|result[1] at FF_X53_Y5_N4
--register power-up is low

D1_result[1] = DFFEAS(D1L12, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[1],  ,  , X1L24);


--D1_result[2] is lab7:calculator|result[2] at FF_X53_Y5_N1
--register power-up is low

D1_result[2] = DFFEAS(D1L14, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[2],  ,  , X1L24);


--D1_result[3] is lab7:calculator|result[3] at FF_X53_Y5_N31
--register power-up is low

D1_result[3] = DFFEAS(D1L16, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[3],  ,  , X1L24);


--D1_result[4] is lab7:calculator|result[4] at FF_X53_Y5_N35
--register power-up is low

D1_result[4] = DFFEAS(D1L19, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[4],  ,  , X1L24);


--D1_result[5] is lab7:calculator|result[5] at FF_X53_Y5_N37
--register power-up is low

D1_result[5] = DFFEAS(D1L21, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[5],  ,  , X1L24);


--D1_result[6] is lab7:calculator|result[6] at FF_X53_Y5_N40
--register power-up is low

D1_result[6] = DFFEAS(D1L23, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[6],  ,  , X1L24);


--D1_result[7] is lab7:calculator|result[7] at FF_X53_Y5_N7
--register power-up is low

D1_result[7] = DFFEAS(D1L25, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[7],  ,  , X1L24);


--GB1_q_a[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[0] at M10K_X5_Y2_N0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 20, Port B Depth: 32, Port B Width: 20
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0] = GB1_q_a[0]_PORT_A_data_out_reg[0];

--GB1_q_b[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[0] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[0] = GB1_q_b[0]_PORT_B_data_out[0];

--GB1_q_a[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[13] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[13] = GB1_q_a[0]_PORT_A_data_out_reg[13];

--GB1_q_a[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[12] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[12] = GB1_q_a[0]_PORT_A_data_out_reg[12];

--GB1_q_a[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[11] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[11] = GB1_q_a[0]_PORT_A_data_out_reg[11];

--GB1_q_a[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[10] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[10] = GB1_q_a[0]_PORT_A_data_out_reg[10];

--GB1_q_a[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[9] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[9] = GB1_q_a[0]_PORT_A_data_out_reg[9];

--GB1_q_a[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[8] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[8] = GB1_q_a[0]_PORT_A_data_out_reg[8];

--GB1_q_a[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[7] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[7] = GB1_q_a[0]_PORT_A_data_out_reg[7];

--GB1_q_a[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[6] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[6] = GB1_q_a[0]_PORT_A_data_out_reg[6];

--GB1_q_a[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[5] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[5] = GB1_q_a[0]_PORT_A_data_out_reg[5];

--GB1_q_a[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[4] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[4] = GB1_q_a[0]_PORT_A_data_out_reg[4];

--GB1_q_a[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[3] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[3] = GB1_q_a[0]_PORT_A_data_out_reg[3];

--GB1_q_a[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[2] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[2] = GB1_q_a[0]_PORT_A_data_out_reg[2];

--GB1_q_a[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_a[1] at M10K_X5_Y2_N0
GB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_a[0]_PORT_A_data_in_reg = DFFE(GB1_q_a[0]_PORT_A_data_in, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_a[0]_PORT_B_data_in_reg = DFFE(GB1_q_a[0]_PORT_B_data_in, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_a[0]_PORT_A_address_reg = DFFE(GB1_q_a[0]_PORT_A_address, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_a[0]_PORT_B_address_reg = DFFE(GB1_q_a[0]_PORT_B_address, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_A_write_enable = GND;
GB1_q_a[0]_PORT_A_write_enable_reg = DFFE(GB1_q_a[0]_PORT_A_write_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_A_read_enable = VCC;
GB1_q_a[0]_PORT_A_read_enable_reg = DFFE(GB1_q_a[0]_PORT_A_read_enable, GB1_q_a[0]_clock_0, , , );
GB1_q_a[0]_PORT_B_write_enable = HB1L9;
GB1_q_a[0]_PORT_B_write_enable_reg = DFFE(GB1_q_a[0]_PORT_B_write_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_PORT_B_read_enable = VCC;
GB1_q_a[0]_PORT_B_read_enable_reg = DFFE(GB1_q_a[0]_PORT_B_read_enable, GB1_q_a[0]_clock_1, , , );
GB1_q_a[0]_clock_0 = GLOBAL(A1L35);
GB1_q_a[0]_clock_1 = A1L16;
GB1_q_a[0]_PORT_A_data_out = MEMORY(GB1_q_a[0]_PORT_A_data_in_reg, GB1_q_a[0]_PORT_B_data_in_reg, GB1_q_a[0]_PORT_A_address_reg, GB1_q_a[0]_PORT_B_address_reg, GB1_q_a[0]_PORT_A_write_enable_reg, GB1_q_a[0]_PORT_A_read_enable_reg, GB1_q_a[0]_PORT_B_write_enable_reg, GB1_q_a[0]_PORT_B_read_enable_reg, , , GB1_q_a[0]_clock_0, GB1_q_a[0]_clock_1, , , , , , );
GB1_q_a[0]_PORT_A_data_out_reg = DFFE(GB1_q_a[0]_PORT_A_data_out, GB1_q_a[0]_clock_0, , , );
GB1_q_a[1] = GB1_q_a[0]_PORT_A_data_out_reg[1];

--GB1_q_b[15] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[15] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[15] = GB1_q_b[0]_PORT_B_data_out[15];

--GB1_q_b[14] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[14] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[14] = GB1_q_b[0]_PORT_B_data_out[14];

--GB1_q_b[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[13] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[13] = GB1_q_b[0]_PORT_B_data_out[13];

--GB1_q_b[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[12] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[12] = GB1_q_b[0]_PORT_B_data_out[12];

--GB1_q_b[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[11] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[11] = GB1_q_b[0]_PORT_B_data_out[11];

--GB1_q_b[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[10] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[10] = GB1_q_b[0]_PORT_B_data_out[10];

--GB1_q_b[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[9] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[9] = GB1_q_b[0]_PORT_B_data_out[9];

--GB1_q_b[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[8] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[8] = GB1_q_b[0]_PORT_B_data_out[8];

--GB1_q_b[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[7] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[7] = GB1_q_b[0]_PORT_B_data_out[7];

--GB1_q_b[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[6] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[6] = GB1_q_b[0]_PORT_B_data_out[6];

--GB1_q_b[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[5] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[5] = GB1_q_b[0]_PORT_B_data_out[5];

--GB1_q_b[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[4] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[4] = GB1_q_b[0]_PORT_B_data_out[4];

--GB1_q_b[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[3] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[3] = GB1_q_b[0]_PORT_B_data_out[3];

--GB1_q_b[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[2] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[2] = GB1_q_b[0]_PORT_B_data_out[2];

--GB1_q_b[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|q_b[1] at M10K_X5_Y2_N0
GB1_q_b[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, , , , );
GB1_q_b[0]_PORT_A_data_in_reg = DFFE(GB1_q_b[0]_PORT_A_data_in, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_data_in = BUS(HB1_ram_rom_data_reg[0], HB1_ram_rom_data_reg[1], HB1_ram_rom_data_reg[2], HB1_ram_rom_data_reg[3], HB1_ram_rom_data_reg[4], HB1_ram_rom_data_reg[5], HB1_ram_rom_data_reg[6], HB1_ram_rom_data_reg[7], HB1_ram_rom_data_reg[8], HB1_ram_rom_data_reg[9], HB1_ram_rom_data_reg[10], HB1_ram_rom_data_reg[11], HB1_ram_rom_data_reg[12], HB1_ram_rom_data_reg[13], HB1_ram_rom_data_reg[14], HB1_ram_rom_data_reg[15], , , , );
GB1_q_b[0]_PORT_B_data_in_reg = DFFE(GB1_q_b[0]_PORT_B_data_in, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_address = BUS(address[0], address[1], address[2], address[3], address[4]);
GB1_q_b[0]_PORT_A_address_reg = DFFE(GB1_q_b[0]_PORT_A_address, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_address = BUS(HB1L26Q, HB1L30Q, HB1_ram_rom_addr_reg[2], HB1L33Q, HB1_ram_rom_addr_reg[4]);
GB1_q_b[0]_PORT_B_address_reg = DFFE(GB1_q_b[0]_PORT_B_address, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_A_write_enable = GND;
GB1_q_b[0]_PORT_A_write_enable_reg = DFFE(GB1_q_b[0]_PORT_A_write_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_A_read_enable = VCC;
GB1_q_b[0]_PORT_A_read_enable_reg = DFFE(GB1_q_b[0]_PORT_A_read_enable, GB1_q_b[0]_clock_0, , , );
GB1_q_b[0]_PORT_B_write_enable = HB1L9;
GB1_q_b[0]_PORT_B_write_enable_reg = DFFE(GB1_q_b[0]_PORT_B_write_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_PORT_B_read_enable = VCC;
GB1_q_b[0]_PORT_B_read_enable_reg = DFFE(GB1_q_b[0]_PORT_B_read_enable, GB1_q_b[0]_clock_1, , , );
GB1_q_b[0]_clock_0 = GLOBAL(A1L35);
GB1_q_b[0]_clock_1 = A1L16;
GB1_q_b[0]_PORT_B_data_out = MEMORY(GB1_q_b[0]_PORT_A_data_in_reg, GB1_q_b[0]_PORT_B_data_in_reg, GB1_q_b[0]_PORT_A_address_reg, GB1_q_b[0]_PORT_B_address_reg, GB1_q_b[0]_PORT_A_write_enable_reg, GB1_q_b[0]_PORT_A_read_enable_reg, GB1_q_b[0]_PORT_B_write_enable_reg, GB1_q_b[0]_PORT_B_read_enable_reg, , , GB1_q_b[0]_clock_0, GB1_q_b[0]_clock_1, , , , , , );
GB1_q_b[1] = GB1_q_b[0]_PORT_B_data_out[1];


--HB1_ram_rom_data_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] at FF_X1_Y2_N55
--register power-up is low

HB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L16, HB1L44, HB1_ram_rom_data_reg[2], HB1L22, HB1L59);


--X1_dout[0] is lab7:calculator|memory:RAM|dout[0] at FF_X59_Y5_N52
--register power-up is low

X1_dout[0] = DFFEAS(X1L3, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][0],  ,  , Y1_WideOr1);


--U1_result_temp[0] is lab7:calculator|alu:calc_unit|result_temp[0] at FF_X52_Y3_N4
--register power-up is low

U1_result_temp[0] = DFFEAS(U1L2, GLOBAL(A1L35), A1L148,  ,  , U1L380,  ,  , W1_prev_data_2[9]);


--X1_dout[1] is lab7:calculator|memory:RAM|dout[1] at FF_X59_Y5_N49
--register power-up is low

X1_dout[1] = DFFEAS(X1L5, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][1],  ,  , Y1_WideOr1);


--U1_result_temp[1] is lab7:calculator|alu:calc_unit|result_temp[1] at FF_X52_Y3_N7
--register power-up is low

U1_result_temp[1] = DFFEAS(U1L6, GLOBAL(A1L35), A1L148,  ,  , U1L381,  ,  , W1_prev_data_2[9]);


--X1_dout[2] is lab7:calculator|memory:RAM|dout[2] at FF_X52_Y5_N40
--register power-up is low

X1_dout[2] = DFFEAS(X1L7, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][2],  ,  , Y1_WideOr1);


--U1_result_temp[2] is lab7:calculator|alu:calc_unit|result_temp[2] at FF_X52_Y3_N10
--register power-up is low

U1_result_temp[2] = DFFEAS(U1L10, GLOBAL(A1L35), A1L148,  ,  , U1L382,  ,  , W1_prev_data_2[9]);


--X1_dout[3] is lab7:calculator|memory:RAM|dout[3] at FF_X52_Y5_N37
--register power-up is low

X1_dout[3] = DFFEAS(X1L9, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][3],  ,  , Y1_WideOr1);


--U1_result_temp[3] is lab7:calculator|alu:calc_unit|result_temp[3] at FF_X52_Y3_N13
--register power-up is low

U1_result_temp[3] = DFFEAS(U1L14, GLOBAL(A1L35), A1L148,  ,  , U1L383,  ,  , W1_prev_data_2[9]);


--X1_dout[4] is lab7:calculator|memory:RAM|dout[4] at FF_X52_Y5_N19
--register power-up is low

X1_dout[4] = DFFEAS(X1L11, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][4],  ,  , Y1_WideOr1);


--U1_result_temp[4] is lab7:calculator|alu:calc_unit|result_temp[4] at FF_X52_Y3_N16
--register power-up is low

U1_result_temp[4] = DFFEAS(U1L18, GLOBAL(A1L35), A1L148,  ,  , U1L384,  ,  , W1_prev_data_2[9]);


--X1_dout[5] is lab7:calculator|memory:RAM|dout[5] at FF_X52_Y5_N22
--register power-up is low

X1_dout[5] = DFFEAS(X1L13, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][5],  ,  , Y1_WideOr1);


--U1_result_temp[5] is lab7:calculator|alu:calc_unit|result_temp[5] at FF_X52_Y3_N19
--register power-up is low

U1_result_temp[5] = DFFEAS(U1L22, GLOBAL(A1L35), A1L148,  ,  , U1L385,  ,  , W1_prev_data_2[9]);


--X1_dout[6] is lab7:calculator|memory:RAM|dout[6] at FF_X51_Y5_N28
--register power-up is low

X1_dout[6] = DFFEAS(X1L15, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][6],  ,  , Y1_WideOr1);


--U1_result_temp[6] is lab7:calculator|alu:calc_unit|result_temp[6] at FF_X52_Y3_N23
--register power-up is low

U1_result_temp[6] = DFFEAS(U1L26, GLOBAL(A1L35), A1L148,  ,  , U1L386,  ,  , W1_prev_data_2[9]);


--X1_dout[7] is lab7:calculator|memory:RAM|dout[7] at FF_X52_Y5_N17
--register power-up is low

X1_dout[7] = DFFEAS(X1L17, GLOBAL(A1L35), A1L148,  ,  , X1_RAM[1][7],  ,  , Y1_WideOr1);


--U1_result_temp[7] is lab7:calculator|alu:calc_unit|result_temp[7] at FF_X52_Y3_N26
--register power-up is low

U1_result_temp[7] = DFFEAS(U1L30, GLOBAL(A1L35), A1L148,  ,  , U1L387,  ,  , W1_prev_data_2[9]);


--HB1_ram_rom_data_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] at FF_X1_Y2_N25
--register power-up is low

HB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L16, HB1L46, HB1_ram_rom_data_reg[3], HB1L22, HB1L59);


--U1L2 is lab7:calculator|alu:calc_unit|Add0~1 at MLABCELL_X52_Y3_N3
U1L2_adder_eqn = ( !W1L18Q $ (((!W1_prev_data_2[8] & !W1_prev_data_2[9]))) ) + ( X1_dout[0] ) + ( U1L35 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is lab7:calculator|alu:calc_unit|Add0~2 at MLABCELL_X52_Y3_N3
U1L3_adder_eqn = ( !W1L18Q $ (((!W1_prev_data_2[8] & !W1_prev_data_2[9]))) ) + ( X1_dout[0] ) + ( U1L35 );
U1L3 = CARRY(U1L3_adder_eqn);


--CB1L314 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~1 at LABCELL_X56_Y4_N39
CB1L314_adder_eqn = ( VCC ) + ( GND ) + ( CB1L319 );
CB1L314 = SUM(CB1L314_adder_eqn);


--U1L46 is lab7:calculator|alu:calc_unit|Mult0~8 at DSP_X54_Y4_N0
U1L46 = EQUATION NOT SUPPORTED;

--U1L47 is lab7:calculator|alu:calc_unit|Mult0~9 at DSP_X54_Y4_N0
U1L47 = EQUATION NOT SUPPORTED;

--U1L48 is lab7:calculator|alu:calc_unit|Mult0~10 at DSP_X54_Y4_N0
U1L48 = EQUATION NOT SUPPORTED;

--U1L49 is lab7:calculator|alu:calc_unit|Mult0~11 at DSP_X54_Y4_N0
U1L49 = EQUATION NOT SUPPORTED;

--U1L50 is lab7:calculator|alu:calc_unit|Mult0~12 at DSP_X54_Y4_N0
U1L50 = EQUATION NOT SUPPORTED;

--U1L51 is lab7:calculator|alu:calc_unit|Mult0~13 at DSP_X54_Y4_N0
U1L51 = EQUATION NOT SUPPORTED;

--U1L52 is lab7:calculator|alu:calc_unit|Mult0~14 at DSP_X54_Y4_N0
U1L52 = EQUATION NOT SUPPORTED;

--U1L53 is lab7:calculator|alu:calc_unit|Mult0~15 at DSP_X54_Y4_N0
U1L53 = EQUATION NOT SUPPORTED;


--U1L6 is lab7:calculator|alu:calc_unit|Add0~5 at MLABCELL_X52_Y3_N6
U1L6_adder_eqn = ( X1_dout[1] ) + ( !W1L20Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is lab7:calculator|alu:calc_unit|Add0~6 at MLABCELL_X52_Y3_N6
U1L7_adder_eqn = ( X1_dout[1] ) + ( !W1L20Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--CB1L246 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~1 at LABCELL_X55_Y4_N6
CB1L246_adder_eqn = ( VCC ) + ( GND ) + ( CB1L251 );
CB1L246 = SUM(CB1L246_adder_eqn);


--U1L10 is lab7:calculator|alu:calc_unit|Add0~9 at MLABCELL_X52_Y3_N9
U1L10_adder_eqn = ( X1_dout[2] ) + ( !W1L22Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is lab7:calculator|alu:calc_unit|Add0~10 at MLABCELL_X52_Y3_N9
U1L11_adder_eqn = ( X1_dout[2] ) + ( !W1L22Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--CB1L182 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~1 at LABCELL_X53_Y4_N45
CB1L182_adder_eqn = ( VCC ) + ( GND ) + ( CB1L187 );
CB1L182 = SUM(CB1L182_adder_eqn);


--U1L14 is lab7:calculator|alu:calc_unit|Add0~13 at MLABCELL_X52_Y3_N12
U1L14_adder_eqn = ( X1_dout[3] ) + ( !W1L24Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);

--U1L15 is lab7:calculator|alu:calc_unit|Add0~14 at MLABCELL_X52_Y3_N12
U1L15_adder_eqn = ( X1_dout[3] ) + ( !W1L24Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L11 );
U1L15 = CARRY(U1L15_adder_eqn);


--CB1L122 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~1 at LABCELL_X51_Y4_N42
CB1L122_adder_eqn = ( VCC ) + ( GND ) + ( CB1L127 );
CB1L122 = SUM(CB1L122_adder_eqn);


--U1L18 is lab7:calculator|alu:calc_unit|Add0~17 at MLABCELL_X52_Y3_N15
U1L18_adder_eqn = ( X1_dout[4] ) + ( !W1L26Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L15 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is lab7:calculator|alu:calc_unit|Add0~18 at MLABCELL_X52_Y3_N15
U1L19_adder_eqn = ( X1_dout[4] ) + ( !W1L26Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L15 );
U1L19 = CARRY(U1L19_adder_eqn);


--CB1L66 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~1 at LABCELL_X48_Y4_N45
CB1L66_adder_eqn = ( VCC ) + ( GND ) + ( CB1L71 );
CB1L66 = SUM(CB1L66_adder_eqn);


--U1L22 is lab7:calculator|alu:calc_unit|Add0~21 at MLABCELL_X52_Y3_N18
U1L22_adder_eqn = ( !W1L28Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( X1_dout[5] ) + ( U1L19 );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is lab7:calculator|alu:calc_unit|Add0~22 at MLABCELL_X52_Y3_N18
U1L23_adder_eqn = ( !W1L28Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( X1_dout[5] ) + ( U1L19 );
U1L23 = CARRY(U1L23_adder_eqn);


--CB1L14 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~1 at MLABCELL_X47_Y2_N54
CB1L14_adder_eqn = ( VCC ) + ( GND ) + ( CB1L19 );
CB1L14 = SUM(CB1L14_adder_eqn);


--U1L26 is lab7:calculator|alu:calc_unit|Add0~25 at MLABCELL_X52_Y3_N21
U1L26_adder_eqn = ( X1_dout[6] ) + ( !W1L30Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is lab7:calculator|alu:calc_unit|Add0~26 at MLABCELL_X52_Y3_N21
U1L27_adder_eqn = ( X1_dout[6] ) + ( !W1L30Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--CB1L586 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~1 at LABCELL_X48_Y2_N51
CB1L586_adder_eqn = ( VCC ) + ( GND ) + ( CB1L591 );
CB1L586 = SUM(CB1L586_adder_eqn);


--U1L30 is lab7:calculator|alu:calc_unit|Add0~29 at MLABCELL_X52_Y3_N24
U1L30_adder_eqn = ( !W1L32Q $ (((!W1_prev_data_2[9] & !W1_prev_data_2[8]))) ) + ( X1_dout[7] ) + ( U1L27 );
U1L30 = SUM(U1L30_adder_eqn);


--CB1L542 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~1 at LABCELL_X50_Y3_N54
CB1L542_adder_eqn = ( VCC ) + ( GND ) + ( CB1L547 );
CB1L542 = SUM(CB1L542_adder_eqn);


--HB1_ram_rom_data_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] at FF_X1_Y2_N1
--register power-up is low

HB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L16, HB1L48, HB1_ram_rom_data_reg[4], HB1L22, HB1L59);


--U1L35 is lab7:calculator|alu:calc_unit|Add0~34 at MLABCELL_X52_Y3_N0
U1L35_adder_eqn = ( (W1_prev_data_2[8]) # (W1_prev_data_2[9]) ) + ( VCC ) + ( !VCC );
U1L35 = CARRY(U1L35_adder_eqn);


--CB1L319 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~6 at LABCELL_X56_Y4_N36
CB1L319_adder_eqn = ( VCC ) + ( (!CB1L246 & (CB1L250)) # (CB1L246 & (((CB1L787) # (CB1L786)))) ) + ( CB1L323 );
CB1L319 = CARRY(CB1L319_adder_eqn);


--CB1L250 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~5 at LABCELL_X55_Y4_N3
CB1L250_adder_eqn = ( (!CB1L182 & (CB1L186)) # (CB1L182 & (((CB1L766) # (CB1L765)))) ) + ( VCC ) + ( CB1L255 );
CB1L250 = SUM(CB1L250_adder_eqn);

--CB1L251 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~6 at LABCELL_X55_Y4_N3
CB1L251_adder_eqn = ( (!CB1L182 & (CB1L186)) # (CB1L182 & (((CB1L766) # (CB1L765)))) ) + ( VCC ) + ( CB1L255 );
CB1L251 = CARRY(CB1L251_adder_eqn);


--CB1L186 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~5 at LABCELL_X53_Y4_N42
CB1L186_adder_eqn = ( VCC ) + ( (!CB1L122 & (CB1L126)) # (CB1L122 & (((CB1L747) # (CB1L746)))) ) + ( CB1L191 );
CB1L186 = SUM(CB1L186_adder_eqn);

--CB1L187 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~6 at LABCELL_X53_Y4_N42
CB1L187_adder_eqn = ( VCC ) + ( (!CB1L122 & (CB1L126)) # (CB1L122 & (((CB1L747) # (CB1L746)))) ) + ( CB1L191 );
CB1L187 = CARRY(CB1L187_adder_eqn);


--CB1L126 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~5 at LABCELL_X51_Y4_N39
CB1L126_adder_eqn = ( VCC ) + ( (!CB1L66 & (((CB1L70)))) # (CB1L66 & (((CB1L729)) # (CB1L728))) ) + ( CB1L131 );
CB1L126 = SUM(CB1L126_adder_eqn);

--CB1L127 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~6 at LABCELL_X51_Y4_N39
CB1L127_adder_eqn = ( VCC ) + ( (!CB1L66 & (((CB1L70)))) # (CB1L66 & (((CB1L729)) # (CB1L728))) ) + ( CB1L131 );
CB1L127 = CARRY(CB1L127_adder_eqn);


--CB1L70 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~5 at LABCELL_X48_Y4_N42
CB1L70_adder_eqn = ( VCC ) + ( (!CB1L14 & (CB1L18)) # (CB1L14 & (((CB1L713) # (CB1L712)))) ) + ( CB1L75 );
CB1L70 = SUM(CB1L70_adder_eqn);

--CB1L71 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~6 at LABCELL_X48_Y4_N42
CB1L71_adder_eqn = ( VCC ) + ( (!CB1L14 & (CB1L18)) # (CB1L14 & (((CB1L713) # (CB1L712)))) ) + ( CB1L75 );
CB1L71 = CARRY(CB1L71_adder_eqn);


--CB1L18 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~5 at MLABCELL_X47_Y2_N51
CB1L18_adder_eqn = ( VCC ) + ( (!CB1L586 & (CB1L590)) # (CB1L586 & (((CB1L698) # (CB1L697)))) ) + ( CB1L23 );
CB1L18 = SUM(CB1L18_adder_eqn);

--CB1L19 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~6 at MLABCELL_X47_Y2_N51
CB1L19_adder_eqn = ( VCC ) + ( (!CB1L586 & (CB1L590)) # (CB1L586 & (((CB1L698) # (CB1L697)))) ) + ( CB1L23 );
CB1L19 = CARRY(CB1L19_adder_eqn);


--CB1L590 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~5 at LABCELL_X48_Y2_N48
CB1L590_adder_eqn = ( VCC ) + ( (!CB1L542 & (CB1L546)) # (CB1L542 & (((CB1L685) # (CB1L684)))) ) + ( CB1L595 );
CB1L590 = SUM(CB1L590_adder_eqn);

--CB1L591 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~6 at LABCELL_X48_Y2_N48
CB1L591_adder_eqn = ( VCC ) + ( (!CB1L542 & (CB1L546)) # (CB1L542 & (((CB1L685) # (CB1L684)))) ) + ( CB1L595 );
CB1L591 = CARRY(CB1L591_adder_eqn);


--CB1L546 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~5 at LABCELL_X50_Y3_N51
CB1L546_adder_eqn = ( VCC ) + ( (!CB1L506 & (CB1L510)) # (CB1L506 & (((CB1L670) # (CB1L669)))) ) + ( CB1L551 );
CB1L546 = SUM(CB1L546_adder_eqn);

--CB1L547 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~6 at LABCELL_X50_Y3_N51
CB1L547_adder_eqn = ( VCC ) + ( (!CB1L506 & (CB1L510)) # (CB1L506 & (((CB1L670) # (CB1L669)))) ) + ( CB1L551 );
CB1L547 = CARRY(CB1L547_adder_eqn);


--HB1_ram_rom_data_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] at FF_X1_Y2_N19
--register power-up is low

HB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L16, HB1L50, HB1_ram_rom_data_reg[5], HB1L22, HB1L59);


--CB1L506 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~1 at LABCELL_X48_Y3_N24
CB1L506_adder_eqn = ( VCC ) + ( GND ) + ( CB1L511 );
CB1L506 = SUM(CB1L506_adder_eqn);


--CB1L510 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~5 at LABCELL_X48_Y3_N21
CB1L510_adder_eqn = ( !W1L32Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L478))) # (W1L32Q & (CB1L664)))) # (CB1L474 & (((CB1L664)))) ) + ( CB1L515 );
CB1L510 = SUM(CB1L510_adder_eqn);

--CB1L511 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~6 at LABCELL_X48_Y3_N21
CB1L511_adder_eqn = ( !W1L32Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L478))) # (W1L32Q & (CB1L664)))) # (CB1L474 & (((CB1L664)))) ) + ( CB1L515 );
CB1L511 = CARRY(CB1L511_adder_eqn);


--CB1L474 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~1 at LABCELL_X48_Y3_N51
CB1L474_adder_eqn = ( VCC ) + ( GND ) + ( CB1L479 );
CB1L474 = SUM(CB1L474_adder_eqn);


--CB1L478 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~5 at LABCELL_X48_Y3_N48
CB1L478_adder_eqn = ( (!CB1_selnose[85] & (((CB1L450)))) # (CB1_selnose[85] & (((CB1L658)) # (CB1L657))) ) + ( !W1L30Q ) + ( CB1L483 );
CB1L478 = SUM(CB1L478_adder_eqn);

--CB1L479 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~6 at LABCELL_X48_Y3_N48
CB1L479_adder_eqn = ( (!CB1_selnose[85] & (((CB1L450)))) # (CB1_selnose[85] & (((CB1L658)) # (CB1L657))) ) + ( !W1L30Q ) + ( CB1L483 );
CB1L479 = CARRY(CB1L479_adder_eqn);


--CB1L446 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~1 at MLABCELL_X47_Y3_N18
CB1L446_adder_eqn = ( VCC ) + ( GND ) + ( CB1L451 );
CB1L446 = SUM(CB1L446_adder_eqn);


--CB1L422 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~1 at LABCELL_X46_Y4_N15
CB1L422_adder_eqn = ( VCC ) + ( GND ) + ( CB1L427 );
CB1L422 = SUM(CB1L422_adder_eqn);


--CB1L426 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~5 at LABCELL_X46_Y4_N12
CB1L426_adder_eqn = ( (!CB1_selnose[51] & (((CB1L406)))) # (CB1_selnose[51] & (((CB1L648)) # (CB1L647))) ) + ( !W1L26Q ) + ( CB1L431 );
CB1L426 = SUM(CB1L426_adder_eqn);

--CB1L427 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~6 at LABCELL_X46_Y4_N12
CB1L427_adder_eqn = ( (!CB1_selnose[51] & (((CB1L406)))) # (CB1_selnose[51] & (((CB1L648)) # (CB1L647))) ) + ( !W1L26Q ) + ( CB1L431 );
CB1L427 = CARRY(CB1L427_adder_eqn);


--CB1L450 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~5 at MLABCELL_X47_Y3_N15
CB1L450_adder_eqn = ( (!CB1L422 & ((!CB1_sel[68] & ((CB1L426))) # (CB1_sel[68] & (CB1L652)))) # (CB1L422 & (((CB1L652)))) ) + ( !W1L28Q ) + ( CB1L455 );
CB1L450 = SUM(CB1L450_adder_eqn);

--CB1L451 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~6 at MLABCELL_X47_Y3_N15
CB1L451_adder_eqn = ( (!CB1L422 & ((!CB1_sel[68] & ((CB1L426))) # (CB1_sel[68] & (CB1L652)))) # (CB1L422 & (((CB1L652)))) ) + ( !W1L28Q ) + ( CB1L455 );
CB1L451 = CARRY(CB1L451_adder_eqn);


--CB1L402 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~1 at MLABCELL_X47_Y4_N12
CB1L402_adder_eqn = ( VCC ) + ( GND ) + ( CB1L407 );
CB1L402 = SUM(CB1L402_adder_eqn);


--CB1L386 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~1 at MLABCELL_X47_Y4_N39
CB1L386_adder_eqn = ( VCC ) + ( GND ) + ( CB1L391 );
CB1L386 = SUM(CB1L386_adder_eqn);


--CB1L390 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~5 at MLABCELL_X47_Y4_N36
CB1L390_adder_eqn = ( (CB1L6 & !CB1_selnose[17]) ) + ( !W1L22Q ) + ( CB1L395 );
CB1L390 = SUM(CB1L390_adder_eqn);

--CB1L391 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~6 at MLABCELL_X47_Y4_N36
CB1L391_adder_eqn = ( (CB1L6 & !CB1_selnose[17]) ) + ( !W1L22Q ) + ( CB1L395 );
CB1L391 = CARRY(CB1L391_adder_eqn);


--CB1L406 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~5 at MLABCELL_X47_Y4_N9
CB1L406_adder_eqn = ( (!CB1_sel[34] & ((!CB1L386 & (CB1L390)) # (CB1L386 & ((CB1L644))))) # (CB1_sel[34] & (((CB1L644)))) ) + ( !W1L24Q ) + ( CB1L411 );
CB1L406 = SUM(CB1L406_adder_eqn);

--CB1L407 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~6 at MLABCELL_X47_Y4_N9
CB1L407_adder_eqn = ( (!CB1_sel[34] & ((!CB1L386 & (CB1L390)) # (CB1L386 & ((CB1L644))))) # (CB1_sel[34] & (((CB1L644)))) ) + ( !W1L24Q ) + ( CB1L411 );
CB1L407 = CARRY(CB1L407_adder_eqn);


--CB1L2 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~1 at MLABCELL_X47_Y5_N6
CB1L2_adder_eqn = ( VCC ) + ( GND ) + ( CB1L7 );
CB1L2 = SUM(CB1L2_adder_eqn);


--CB1L6 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~5 at MLABCELL_X47_Y5_N3
CB1L6_adder_eqn = ( GND ) + ( !W1L20Q ) + ( CB1L11 );
CB1L6 = SUM(CB1L6_adder_eqn);

--CB1L7 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~6 at MLABCELL_X47_Y5_N3
CB1L7_adder_eqn = ( GND ) + ( !W1L20Q ) + ( CB1L11 );
CB1L7 = CARRY(CB1L7_adder_eqn);


--CB1L323 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~10 at LABCELL_X56_Y4_N33
CB1L323_adder_eqn = ( VCC ) + ( (!CB1L246 & (CB1L254)) # (CB1L246 & (((CB1L785) # (CB1L784)))) ) + ( CB1L327 );
CB1L323 = CARRY(CB1L323_adder_eqn);


--CB1L254 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~9 at LABCELL_X55_Y4_N0
CB1L254_adder_eqn = ( VCC ) + ( (!CB1L182 & ((CB1L190))) # (CB1L182 & (CB1L764)) ) + ( CB1L259 );
CB1L254 = SUM(CB1L254_adder_eqn);

--CB1L255 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~10 at LABCELL_X55_Y4_N0
CB1L255_adder_eqn = ( VCC ) + ( (!CB1L182 & ((CB1L190))) # (CB1L182 & (CB1L764)) ) + ( CB1L259 );
CB1L255 = CARRY(CB1L255_adder_eqn);


--CB1L190 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~9 at LABCELL_X53_Y4_N39
CB1L190_adder_eqn = ( (!CB1L122 & (((CB1L130)))) # (CB1L122 & (((CB1L745)) # (CB1L744))) ) + ( VCC ) + ( CB1L195 );
CB1L190 = SUM(CB1L190_adder_eqn);

--CB1L191 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~10 at LABCELL_X53_Y4_N39
CB1L191_adder_eqn = ( (!CB1L122 & (((CB1L130)))) # (CB1L122 & (((CB1L745)) # (CB1L744))) ) + ( VCC ) + ( CB1L195 );
CB1L191 = CARRY(CB1L191_adder_eqn);


--CB1L130 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~9 at LABCELL_X51_Y4_N36
CB1L130_adder_eqn = ( VCC ) + ( (!CB1L66 & ((CB1L74))) # (CB1L66 & (CB1L727)) ) + ( CB1L135 );
CB1L130 = SUM(CB1L130_adder_eqn);

--CB1L131 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~10 at LABCELL_X51_Y4_N36
CB1L131_adder_eqn = ( VCC ) + ( (!CB1L66 & ((CB1L74))) # (CB1L66 & (CB1L727)) ) + ( CB1L135 );
CB1L131 = CARRY(CB1L131_adder_eqn);


--CB1L74 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~9 at LABCELL_X48_Y4_N39
CB1L74_adder_eqn = ( VCC ) + ( (!CB1L14 & (CB1L22)) # (CB1L14 & (((CB1L711) # (CB1L710)))) ) + ( CB1L79 );
CB1L74 = SUM(CB1L74_adder_eqn);

--CB1L75 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~10 at LABCELL_X48_Y4_N39
CB1L75_adder_eqn = ( VCC ) + ( (!CB1L14 & (CB1L22)) # (CB1L14 & (((CB1L711) # (CB1L710)))) ) + ( CB1L79 );
CB1L75 = CARRY(CB1L75_adder_eqn);


--CB1L22 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~9 at MLABCELL_X47_Y2_N48
CB1L22_adder_eqn = ( VCC ) + ( (!CB1L586 & ((CB1L594))) # (CB1L586 & (CB1L696)) ) + ( CB1L27 );
CB1L22 = SUM(CB1L22_adder_eqn);

--CB1L23 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~10 at MLABCELL_X47_Y2_N48
CB1L23_adder_eqn = ( VCC ) + ( (!CB1L586 & ((CB1L594))) # (CB1L586 & (CB1L696)) ) + ( CB1L27 );
CB1L23 = CARRY(CB1L23_adder_eqn);


--CB1L594 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~9 at LABCELL_X48_Y2_N45
CB1L594_adder_eqn = ( VCC ) + ( (!CB1L542 & (((CB1L550)))) # (CB1L542 & (((CB1L683)) # (CB1L682))) ) + ( CB1L599 );
CB1L594 = SUM(CB1L594_adder_eqn);

--CB1L595 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~10 at LABCELL_X48_Y2_N45
CB1L595_adder_eqn = ( VCC ) + ( (!CB1L542 & (((CB1L550)))) # (CB1L542 & (((CB1L683)) # (CB1L682))) ) + ( CB1L599 );
CB1L595 = CARRY(CB1L595_adder_eqn);


--CB1L550 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~9 at LABCELL_X50_Y3_N48
CB1L550_adder_eqn = ( !W1L32Q ) + ( CB1L681 ) + ( CB1L555 );
CB1L550 = SUM(CB1L550_adder_eqn);

--CB1L551 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~10 at LABCELL_X50_Y3_N48
CB1L551_adder_eqn = ( !W1L32Q ) + ( CB1L681 ) + ( CB1L555 );
CB1L551 = CARRY(CB1L551_adder_eqn);


--HB1_ram_rom_data_reg[5] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] at FF_X1_Y2_N17
--register power-up is low

HB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L16, HB1L52, HB1_ram_rom_data_reg[6], HB1L22, HB1L59);


--CB1L514 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~9 at LABCELL_X48_Y3_N18
CB1L514_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L482))) # (W1L32Q & (CB1L663)))) # (CB1L474 & (((CB1L663)))) ) + ( !W1L30Q ) + ( CB1L519 );
CB1L514 = SUM(CB1L514_adder_eqn);

--CB1L515 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~10 at LABCELL_X48_Y3_N18
CB1L515_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L482))) # (W1L32Q & (CB1L663)))) # (CB1L474 & (((CB1L663)))) ) + ( !W1L30Q ) + ( CB1L519 );
CB1L515 = CARRY(CB1L515_adder_eqn);


--CB1L482 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~9 at LABCELL_X48_Y3_N45
CB1L482_adder_eqn = ( (!CB1_sel[85] & ((!CB1L446 & ((CB1L454))) # (CB1L446 & (CB1L656)))) # (CB1_sel[85] & (((CB1L656)))) ) + ( !W1L28Q ) + ( CB1L487 );
CB1L482 = SUM(CB1L482_adder_eqn);

--CB1L483 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~10 at LABCELL_X48_Y3_N45
CB1L483_adder_eqn = ( (!CB1_sel[85] & ((!CB1L446 & ((CB1L454))) # (CB1L446 & (CB1L656)))) # (CB1_sel[85] & (((CB1L656)))) ) + ( !W1L28Q ) + ( CB1L487 );
CB1L483 = CARRY(CB1L483_adder_eqn);


--CB1L430 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~9 at LABCELL_X46_Y4_N9
CB1L430_adder_eqn = ( !W1L24Q ) + ( (!CB1_sel[51] & ((!CB1L402 & (CB1L410)) # (CB1L402 & ((CB1L646))))) # (CB1_sel[51] & (((CB1L646)))) ) + ( CB1L435 );
CB1L430 = SUM(CB1L430_adder_eqn);

--CB1L431 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~10 at LABCELL_X46_Y4_N9
CB1L431_adder_eqn = ( !W1L24Q ) + ( (!CB1_sel[51] & ((!CB1L402 & (CB1L410)) # (CB1L402 & ((CB1L646))))) # (CB1_sel[51] & (((CB1L646)))) ) + ( CB1L435 );
CB1L431 = CARRY(CB1L431_adder_eqn);


--CB1L454 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~9 at MLABCELL_X47_Y3_N12
CB1L454_adder_eqn = ( (!CB1L422 & ((!CB1_sel[68] & ((CB1L430))) # (CB1_sel[68] & (CB1L651)))) # (CB1L422 & (((CB1L651)))) ) + ( !W1L26Q ) + ( CB1L459 );
CB1L454 = SUM(CB1L454_adder_eqn);

--CB1L455 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~10 at MLABCELL_X47_Y3_N12
CB1L455_adder_eqn = ( (!CB1L422 & ((!CB1_sel[68] & ((CB1L430))) # (CB1_sel[68] & (CB1L651)))) # (CB1L422 & (((CB1L651)))) ) + ( !W1L26Q ) + ( CB1L459 );
CB1L455 = CARRY(CB1L455_adder_eqn);


--CB1L394 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~9 at MLABCELL_X47_Y4_N33
CB1L394_adder_eqn = ( !W1L20Q ) + ( (!CB1L2 & (CB1L10 & (!W1L22Q & !CB1_sel[34]))) ) + ( CB1L399 );
CB1L394 = SUM(CB1L394_adder_eqn);

--CB1L395 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~10 at MLABCELL_X47_Y4_N33
CB1L395_adder_eqn = ( !W1L20Q ) + ( (!CB1L2 & (CB1L10 & (!W1L22Q & !CB1_sel[34]))) ) + ( CB1L399 );
CB1L395 = CARRY(CB1L395_adder_eqn);


--CB1L410 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~9 at MLABCELL_X47_Y4_N6
CB1L410_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[34] & ((!CB1L386 & (CB1L394)) # (CB1L386 & ((CB1L643))))) # (CB1_sel[34] & (((CB1L643)))) ) + ( CB1L415 );
CB1L410 = SUM(CB1L410_adder_eqn);

--CB1L411 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~10 at MLABCELL_X47_Y4_N6
CB1L411_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[34] & ((!CB1L386 & (CB1L394)) # (CB1L386 & ((CB1L643))))) # (CB1_sel[34] & (((CB1L643)))) ) + ( CB1L415 );
CB1L411 = CARRY(CB1L411_adder_eqn);


--CB1L10 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~9 at MLABCELL_X47_Y5_N0
CB1L10_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L10 = SUM(CB1L10_adder_eqn);

--CB1L11 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_2~10 at MLABCELL_X47_Y5_N0
CB1L11_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L11 = CARRY(CB1L11_adder_eqn);


--CB1L327 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~14 at LABCELL_X56_Y4_N30
CB1L327_adder_eqn = ( (!CB1L246 & ((CB1L258))) # (CB1L246 & (CB1L783)) ) + ( VCC ) + ( CB1L331 );
CB1L327 = CARRY(CB1L327_adder_eqn);


--CB1L258 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~13 at LABCELL_X55_Y5_N57
CB1L258_adder_eqn = ( (!CB1L182 & (CB1L194)) # (CB1L182 & (((CB1L763) # (CB1L762)))) ) + ( VCC ) + ( CB1L263 );
CB1L258 = SUM(CB1L258_adder_eqn);

--CB1L259 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~14 at LABCELL_X55_Y5_N57
CB1L259_adder_eqn = ( (!CB1L182 & (CB1L194)) # (CB1L182 & (((CB1L763) # (CB1L762)))) ) + ( VCC ) + ( CB1L263 );
CB1L259 = CARRY(CB1L259_adder_eqn);


--CB1L194 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~13 at LABCELL_X53_Y4_N36
CB1L194_adder_eqn = ( VCC ) + ( (!CB1L122 & ((CB1L134))) # (CB1L122 & (CB1L743)) ) + ( CB1L199 );
CB1L194 = SUM(CB1L194_adder_eqn);

--CB1L195 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~14 at LABCELL_X53_Y4_N36
CB1L195_adder_eqn = ( VCC ) + ( (!CB1L122 & ((CB1L134))) # (CB1L122 & (CB1L743)) ) + ( CB1L199 );
CB1L195 = CARRY(CB1L195_adder_eqn);


--CB1L134 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~13 at LABCELL_X51_Y4_N33
CB1L134_adder_eqn = ( VCC ) + ( (!CB1L66 & (CB1L78)) # (CB1L66 & (((CB1L726) # (CB1L725)))) ) + ( CB1L139 );
CB1L134 = SUM(CB1L134_adder_eqn);

--CB1L135 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~14 at LABCELL_X51_Y4_N33
CB1L135_adder_eqn = ( VCC ) + ( (!CB1L66 & (CB1L78)) # (CB1L66 & (((CB1L726) # (CB1L725)))) ) + ( CB1L139 );
CB1L135 = CARRY(CB1L135_adder_eqn);


--CB1L78 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~13 at LABCELL_X48_Y4_N36
CB1L78_adder_eqn = ( (!CB1L14 & ((CB1L26))) # (CB1L14 & (CB1L709)) ) + ( VCC ) + ( CB1L83 );
CB1L78 = SUM(CB1L78_adder_eqn);

--CB1L79 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~14 at LABCELL_X48_Y4_N36
CB1L79_adder_eqn = ( (!CB1L14 & ((CB1L26))) # (CB1L14 & (CB1L709)) ) + ( VCC ) + ( CB1L83 );
CB1L79 = CARRY(CB1L79_adder_eqn);


--CB1L26 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~13 at MLABCELL_X47_Y2_N45
CB1L26_adder_eqn = ( (!CB1L586 & (CB1L598)) # (CB1L586 & (((CB1L695) # (CB1L694)))) ) + ( VCC ) + ( CB1L31 );
CB1L26 = SUM(CB1L26_adder_eqn);

--CB1L27 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~14 at MLABCELL_X47_Y2_N45
CB1L27_adder_eqn = ( (!CB1L586 & (CB1L598)) # (CB1L586 & (((CB1L695) # (CB1L694)))) ) + ( VCC ) + ( CB1L31 );
CB1L27 = CARRY(CB1L27_adder_eqn);


--CB1L598 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~13 at LABCELL_X48_Y2_N42
CB1L598_adder_eqn = ( !W1L32Q ) + ( (!CB1L542 & ((CB1L554))) # (CB1L542 & (CB1L680)) ) + ( CB1L603 );
CB1L598 = SUM(CB1L598_adder_eqn);

--CB1L599 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~14 at LABCELL_X48_Y2_N42
CB1L599_adder_eqn = ( !W1L32Q ) + ( (!CB1L542 & ((CB1L554))) # (CB1L542 & (CB1L680)) ) + ( CB1L603 );
CB1L599 = CARRY(CB1L599_adder_eqn);


--CB1L554 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~13 at LABCELL_X50_Y3_N45
CB1L554_adder_eqn = ( !W1L30Q ) + ( (!CB1L506 & (((CB1L518)))) # (CB1L506 & (((CB1L668)) # (CB1L667))) ) + ( CB1L559 );
CB1L554 = SUM(CB1L554_adder_eqn);

--CB1L555 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~14 at LABCELL_X50_Y3_N45
CB1L555_adder_eqn = ( !W1L30Q ) + ( (!CB1L506 & (((CB1L518)))) # (CB1L506 & (((CB1L668)) # (CB1L667))) ) + ( CB1L559 );
CB1L555 = CARRY(CB1L555_adder_eqn);


--HB1_ram_rom_data_reg[6] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] at FF_X1_Y2_N44
--register power-up is low

HB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L16, HB1L54, HB1_ram_rom_data_reg[7], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[13] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] at FF_X1_Y2_N31
--register power-up is low

HB1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L16, HB1L70, HB1_ram_rom_data_reg[14], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[10] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] at FF_X1_Y2_N46
--register power-up is low

HB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L16, HB1L64, HB1_ram_rom_data_reg[11], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[12] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] at FF_X1_Y2_N37
--register power-up is low

HB1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L16, HB1L68, HB1_ram_rom_data_reg[13], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[11] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] at FF_X1_Y2_N58
--register power-up is low

HB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L16, HB1L66, HB1_ram_rom_data_reg[12], HB1L22, HB1L59);


--CB1L518 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~13 at LABCELL_X48_Y3_N15
CB1L518_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L486))) # (W1L32Q & (CB1L662)))) # (CB1L474 & (((CB1L662)))) ) + ( !W1L28Q ) + ( CB1L523 );
CB1L518 = SUM(CB1L518_adder_eqn);

--CB1L519 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~14 at LABCELL_X48_Y3_N15
CB1L519_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L486))) # (W1L32Q & (CB1L662)))) # (CB1L474 & (((CB1L662)))) ) + ( !W1L28Q ) + ( CB1L523 );
CB1L519 = CARRY(CB1L519_adder_eqn);


--CB1L486 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~13 at LABCELL_X48_Y3_N42
CB1L486_adder_eqn = ( !W1L26Q ) + ( (!CB1_sel[85] & ((!CB1L446 & ((CB1L458))) # (CB1L446 & (CB1L655)))) # (CB1_sel[85] & (((CB1L655)))) ) + ( CB1L491 );
CB1L486 = SUM(CB1L486_adder_eqn);

--CB1L487 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~14 at LABCELL_X48_Y3_N42
CB1L487_adder_eqn = ( !W1L26Q ) + ( (!CB1_sel[85] & ((!CB1L446 & ((CB1L458))) # (CB1L446 & (CB1L655)))) # (CB1_sel[85] & (((CB1L655)))) ) + ( CB1L491 );
CB1L487 = CARRY(CB1L487_adder_eqn);


--CB1L434 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~13 at LABCELL_X46_Y4_N6
CB1L434_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[51] & ((!CB1L402 & (CB1L414)) # (CB1L402 & ((CB1L645))))) # (CB1_sel[51] & (((CB1L645)))) ) + ( CB1L439 );
CB1L434 = SUM(CB1L434_adder_eqn);

--CB1L435 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~14 at LABCELL_X46_Y4_N6
CB1L435_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[51] & ((!CB1L402 & (CB1L414)) # (CB1L402 & ((CB1L645))))) # (CB1_sel[51] & (((CB1L645)))) ) + ( CB1L439 );
CB1L435 = CARRY(CB1L435_adder_eqn);


--CB1L458 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~13 at MLABCELL_X47_Y3_N9
CB1L458_adder_eqn = ( !W1L24Q ) + ( (!CB1L422 & ((!CB1_sel[68] & (CB1L434)) # (CB1_sel[68] & ((CB1L650))))) # (CB1L422 & (((CB1L650)))) ) + ( CB1L463 );
CB1L458 = SUM(CB1L458_adder_eqn);

--CB1L459 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~14 at MLABCELL_X47_Y3_N9
CB1L459_adder_eqn = ( !W1L24Q ) + ( (!CB1L422 & ((!CB1_sel[68] & (CB1L434)) # (CB1_sel[68] & ((CB1L650))))) # (CB1L422 & (((CB1L650)))) ) + ( CB1L463 );
CB1L459 = CARRY(CB1L459_adder_eqn);


--CB1L398 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~13 at MLABCELL_X47_Y4_N30
CB1L398_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L398 = SUM(CB1L398_adder_eqn);

--CB1L399 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_9~14 at MLABCELL_X47_Y4_N30
CB1L399_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L399 = CARRY(CB1L399_adder_eqn);


--CB1L414 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~13 at MLABCELL_X47_Y4_N3
CB1L414_adder_eqn = ( !W1L20Q ) + ( (!W1L24Q & (!CB1L386 & (CB1L398 & !CB1_sel[51]))) ) + ( CB1L419 );
CB1L414 = SUM(CB1L414_adder_eqn);

--CB1L415 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~14 at MLABCELL_X47_Y4_N3
CB1L415_adder_eqn = ( !W1L20Q ) + ( (!W1L24Q & (!CB1L386 & (CB1L398 & !CB1_sel[51]))) ) + ( CB1L419 );
CB1L415 = CARRY(CB1L415_adder_eqn);


--CB1L331 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~18 at LABCELL_X56_Y5_N57
CB1L331_adder_eqn = ( VCC ) + ( (!CB1L246 & (CB1L262)) # (CB1L246 & (((CB1L782) # (CB1L781)))) ) + ( CB1L335 );
CB1L331 = CARRY(CB1L331_adder_eqn);


--CB1L262 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~17 at LABCELL_X55_Y5_N54
CB1L262_adder_eqn = ( (!CB1L182 & ((CB1L198))) # (CB1L182 & (CB1L761)) ) + ( VCC ) + ( CB1L267 );
CB1L262 = SUM(CB1L262_adder_eqn);

--CB1L263 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~18 at LABCELL_X55_Y5_N54
CB1L263_adder_eqn = ( (!CB1L182 & ((CB1L198))) # (CB1L182 & (CB1L761)) ) + ( VCC ) + ( CB1L267 );
CB1L263 = CARRY(CB1L263_adder_eqn);


--CB1L198 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~17 at LABCELL_X53_Y4_N33
CB1L198_adder_eqn = ( VCC ) + ( (!CB1L122 & (((CB1L138)))) # (CB1L122 & (((CB1L742)) # (CB1L741))) ) + ( CB1L203 );
CB1L198 = SUM(CB1L198_adder_eqn);

--CB1L199 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~18 at LABCELL_X53_Y4_N33
CB1L199_adder_eqn = ( VCC ) + ( (!CB1L122 & (((CB1L138)))) # (CB1L122 & (((CB1L742)) # (CB1L741))) ) + ( CB1L203 );
CB1L199 = CARRY(CB1L199_adder_eqn);


--CB1L138 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~17 at LABCELL_X51_Y4_N30
CB1L138_adder_eqn = ( VCC ) + ( (!CB1L66 & ((CB1L82))) # (CB1L66 & (CB1L724)) ) + ( CB1L143 );
CB1L138 = SUM(CB1L138_adder_eqn);

--CB1L139 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~18 at LABCELL_X51_Y4_N30
CB1L139_adder_eqn = ( VCC ) + ( (!CB1L66 & ((CB1L82))) # (CB1L66 & (CB1L724)) ) + ( CB1L143 );
CB1L139 = CARRY(CB1L139_adder_eqn);


--CB1L82 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~17 at LABCELL_X48_Y4_N33
CB1L82_adder_eqn = ( (!CB1L14 & (CB1L30)) # (CB1L14 & (((CB1L708) # (CB1L707)))) ) + ( VCC ) + ( CB1L87 );
CB1L82 = SUM(CB1L82_adder_eqn);

--CB1L83 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~18 at LABCELL_X48_Y4_N33
CB1L83_adder_eqn = ( (!CB1L14 & (CB1L30)) # (CB1L14 & (((CB1L708) # (CB1L707)))) ) + ( VCC ) + ( CB1L87 );
CB1L83 = CARRY(CB1L83_adder_eqn);


--CB1L30 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~17 at MLABCELL_X47_Y2_N42
CB1L30_adder_eqn = ( !W1L32Q ) + ( (!CB1L586 & ((CB1L602))) # (CB1L586 & (CB1L693)) ) + ( CB1L35 );
CB1L30 = SUM(CB1L30_adder_eqn);

--CB1L31 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~18 at MLABCELL_X47_Y2_N42
CB1L31_adder_eqn = ( !W1L32Q ) + ( (!CB1L586 & ((CB1L602))) # (CB1L586 & (CB1L693)) ) + ( CB1L35 );
CB1L31 = CARRY(CB1L31_adder_eqn);


--CB1L602 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~17 at LABCELL_X48_Y2_N39
CB1L602_adder_eqn = ( !W1L30Q ) + ( (!CB1L542 & (((CB1L558)))) # (CB1L542 & (((CB1L679)) # (CB1L678))) ) + ( CB1L607 );
CB1L602 = SUM(CB1L602_adder_eqn);

--CB1L603 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~18 at LABCELL_X48_Y2_N39
CB1L603_adder_eqn = ( !W1L30Q ) + ( (!CB1L542 & (((CB1L558)))) # (CB1L542 & (((CB1L679)) # (CB1L678))) ) + ( CB1L607 );
CB1L603 = CARRY(CB1L603_adder_eqn);


--CB1L558 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~17 at LABCELL_X50_Y3_N42
CB1L558_adder_eqn = ( CB1L677 ) + ( !W1L28Q ) + ( CB1L563 );
CB1L558 = SUM(CB1L558_adder_eqn);

--CB1L559 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~18 at LABCELL_X50_Y3_N42
CB1L559_adder_eqn = ( CB1L677 ) + ( !W1L28Q ) + ( CB1L563 );
CB1L559 = CARRY(CB1L559_adder_eqn);


--HB1_ram_rom_data_reg[7] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] at FF_X1_Y2_N35
--register power-up is low

HB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L16, HB1L56, HB1_ram_rom_data_reg[8], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[14] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] at FF_X1_Y2_N40
--register power-up is low

HB1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L16, HB1L72, HB1_ram_rom_data_reg[15], HB1L22, HB1L59);


--CB1L522 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~17 at LABCELL_X48_Y3_N12
CB1L522_adder_eqn = ( !W1L26Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L490))) # (W1L32Q & (CB1L661)))) # (CB1L474 & (((CB1L661)))) ) + ( CB1L527 );
CB1L522 = SUM(CB1L522_adder_eqn);

--CB1L523 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~18 at LABCELL_X48_Y3_N12
CB1L523_adder_eqn = ( !W1L26Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L490))) # (W1L32Q & (CB1L661)))) # (CB1L474 & (((CB1L661)))) ) + ( CB1L527 );
CB1L523 = CARRY(CB1L523_adder_eqn);


--CB1L490 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~17 at LABCELL_X48_Y3_N39
CB1L490_adder_eqn = ( (!CB1_sel[85] & ((!CB1L446 & (CB1L462)) # (CB1L446 & ((CB1L654))))) # (CB1_sel[85] & (((CB1L654)))) ) + ( !W1L24Q ) + ( CB1L495 );
CB1L490 = SUM(CB1L490_adder_eqn);

--CB1L491 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~18 at LABCELL_X48_Y3_N39
CB1L491_adder_eqn = ( (!CB1_sel[85] & ((!CB1L446 & (CB1L462)) # (CB1L446 & ((CB1L654))))) # (CB1_sel[85] & (((CB1L654)))) ) + ( !W1L24Q ) + ( CB1L495 );
CB1L491 = CARRY(CB1L491_adder_eqn);


--CB1L438 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~17 at LABCELL_X46_Y4_N3
CB1L438_adder_eqn = ( (!W1L26Q & (!CB1L402 & (CB1L418 & !CB1_sel[68]))) ) + ( !W1L20Q ) + ( CB1L443 );
CB1L438 = SUM(CB1L438_adder_eqn);

--CB1L439 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~18 at LABCELL_X46_Y4_N3
CB1L439_adder_eqn = ( (!W1L26Q & (!CB1L402 & (CB1L418 & !CB1_sel[68]))) ) + ( !W1L20Q ) + ( CB1L443 );
CB1L439 = CARRY(CB1L439_adder_eqn);


--CB1L462 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~17 at MLABCELL_X47_Y3_N6
CB1L462_adder_eqn = ( !W1L22Q ) + ( (!CB1L422 & ((!CB1_sel[68] & (CB1L438)) # (CB1_sel[68] & ((CB1L649))))) # (CB1L422 & (((CB1L649)))) ) + ( CB1L467 );
CB1L462 = SUM(CB1L462_adder_eqn);

--CB1L463 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~18 at MLABCELL_X47_Y3_N6
CB1L463_adder_eqn = ( !W1L22Q ) + ( (!CB1L422 & ((!CB1_sel[68] & (CB1L438)) # (CB1_sel[68] & ((CB1L649))))) # (CB1L422 & (((CB1L649)))) ) + ( CB1L467 );
CB1L463 = CARRY(CB1L463_adder_eqn);


--CB1L418 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~17 at MLABCELL_X47_Y4_N0
CB1L418_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L418 = SUM(CB1L418_adder_eqn);

--CB1L419 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_10~18 at MLABCELL_X47_Y4_N0
CB1L419_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L419 = CARRY(CB1L419_adder_eqn);


--CB1L335 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~22 at LABCELL_X56_Y5_N54
CB1L335_adder_eqn = ( VCC ) + ( (!CB1L246 & ((CB1L266))) # (CB1L246 & (CB1L780)) ) + ( CB1L339 );
CB1L335 = CARRY(CB1L335_adder_eqn);


--HB1_ram_rom_data_reg[9] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9] at FF_X1_Y2_N10
--register power-up is low

HB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L16, HB1L62, HB1_ram_rom_data_reg[10], HB1L22, HB1L59);


--HB1_ram_rom_data_reg[8] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] at FF_X1_Y2_N7
--register power-up is low

HB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L16, HB1L60, HB1_ram_rom_data_reg[9], HB1L22, HB1L59);


--CB1L266 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~21 at LABCELL_X55_Y5_N51
CB1L266_adder_eqn = ( (!CB1L182 & (((CB1L202)))) # (CB1L182 & (((CB1L760)) # (CB1L759))) ) + ( VCC ) + ( CB1L271 );
CB1L266 = SUM(CB1L266_adder_eqn);

--CB1L267 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~22 at LABCELL_X55_Y5_N51
CB1L267_adder_eqn = ( (!CB1L182 & (((CB1L202)))) # (CB1L182 & (((CB1L760)) # (CB1L759))) ) + ( VCC ) + ( CB1L271 );
CB1L267 = CARRY(CB1L267_adder_eqn);


--CB1L202 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~21 at LABCELL_X53_Y4_N30
CB1L202_adder_eqn = ( (!CB1L122 & ((CB1L142))) # (CB1L122 & (CB1L740)) ) + ( VCC ) + ( CB1L207 );
CB1L202 = SUM(CB1L202_adder_eqn);

--CB1L203 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~22 at LABCELL_X53_Y4_N30
CB1L203_adder_eqn = ( (!CB1L122 & ((CB1L142))) # (CB1L122 & (CB1L740)) ) + ( VCC ) + ( CB1L207 );
CB1L203 = CARRY(CB1L203_adder_eqn);


--CB1L142 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~21 at LABCELL_X51_Y4_N27
CB1L142_adder_eqn = ( VCC ) + ( (!CB1L66 & (CB1L86)) # (CB1L66 & (((CB1L723) # (CB1L722)))) ) + ( CB1L147 );
CB1L142 = SUM(CB1L142_adder_eqn);

--CB1L143 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~22 at LABCELL_X51_Y4_N27
CB1L143_adder_eqn = ( VCC ) + ( (!CB1L66 & (CB1L86)) # (CB1L66 & (((CB1L723) # (CB1L722)))) ) + ( CB1L147 );
CB1L143 = CARRY(CB1L143_adder_eqn);


--CB1L86 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~21 at LABCELL_X48_Y4_N30
CB1L86_adder_eqn = ( !W1L32Q ) + ( (!CB1L14 & ((CB1L34))) # (CB1L14 & (CB1L706)) ) + ( CB1L91 );
CB1L86 = SUM(CB1L86_adder_eqn);

--CB1L87 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~22 at LABCELL_X48_Y4_N30
CB1L87_adder_eqn = ( !W1L32Q ) + ( (!CB1L14 & ((CB1L34))) # (CB1L14 & (CB1L706)) ) + ( CB1L91 );
CB1L87 = CARRY(CB1L87_adder_eqn);


--CB1L34 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~21 at MLABCELL_X47_Y2_N39
CB1L34_adder_eqn = ( (!CB1L586 & (CB1L606)) # (CB1L586 & (((CB1L692) # (CB1L691)))) ) + ( !W1L30Q ) + ( CB1L39 );
CB1L34 = SUM(CB1L34_adder_eqn);

--CB1L35 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~22 at MLABCELL_X47_Y2_N39
CB1L35_adder_eqn = ( (!CB1L586 & (CB1L606)) # (CB1L586 & (((CB1L692) # (CB1L691)))) ) + ( !W1L30Q ) + ( CB1L39 );
CB1L35 = CARRY(CB1L35_adder_eqn);


--CB1L606 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~21 at LABCELL_X48_Y2_N36
CB1L606_adder_eqn = ( !W1L28Q ) + ( (!CB1L542 & ((CB1L562))) # (CB1L542 & (CB1L676)) ) + ( CB1L611 );
CB1L606 = SUM(CB1L606_adder_eqn);

--CB1L607 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~22 at LABCELL_X48_Y2_N36
CB1L607_adder_eqn = ( !W1L28Q ) + ( (!CB1L542 & ((CB1L562))) # (CB1L542 & (CB1L676)) ) + ( CB1L611 );
CB1L607 = CARRY(CB1L607_adder_eqn);


--CB1L562 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~21 at LABCELL_X50_Y3_N39
CB1L562_adder_eqn = ( (!CB1L506 & (((CB1L526)))) # (CB1L506 & (((CB1L666)) # (CB1L665))) ) + ( !W1L26Q ) + ( CB1L567 );
CB1L562 = SUM(CB1L562_adder_eqn);

--CB1L563 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~22 at LABCELL_X50_Y3_N39
CB1L563_adder_eqn = ( (!CB1L506 & (((CB1L526)))) # (CB1L506 & (((CB1L666)) # (CB1L665))) ) + ( !W1L26Q ) + ( CB1L567 );
CB1L563 = CARRY(CB1L563_adder_eqn);


--HB1_ram_rom_data_reg[15] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] at FF_X1_Y2_N14
--register power-up is low

HB1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L16, HB1L74, A1L17, HB1L22, HB1L59);


--CB1L526 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~21 at LABCELL_X48_Y3_N9
CB1L526_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L494))) # (W1L32Q & (CB1L660)))) # (CB1L474 & (((CB1L660)))) ) + ( !W1L24Q ) + ( CB1L531 );
CB1L526 = SUM(CB1L526_adder_eqn);

--CB1L527 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~22 at LABCELL_X48_Y3_N9
CB1L527_adder_eqn = ( (!CB1L474 & ((!W1L32Q & ((CB1L494))) # (W1L32Q & (CB1L660)))) # (CB1L474 & (((CB1L660)))) ) + ( !W1L24Q ) + ( CB1L531 );
CB1L527 = CARRY(CB1L527_adder_eqn);


--CB1L494 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~21 at LABCELL_X48_Y3_N36
CB1L494_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[85] & ((!CB1L446 & (CB1L466)) # (CB1L446 & ((CB1L653))))) # (CB1_sel[85] & (((CB1L653)))) ) + ( CB1L499 );
CB1L494 = SUM(CB1L494_adder_eqn);

--CB1L495 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~22 at LABCELL_X48_Y3_N36
CB1L495_adder_eqn = ( !W1L22Q ) + ( (!CB1_sel[85] & ((!CB1L446 & (CB1L466)) # (CB1L446 & ((CB1L653))))) # (CB1_sel[85] & (((CB1L653)))) ) + ( CB1L499 );
CB1L495 = CARRY(CB1L495_adder_eqn);


--CB1L442 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~21 at LABCELL_X46_Y4_N0
CB1L442_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L442 = SUM(CB1L442_adder_eqn);

--CB1L443 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_11~22 at LABCELL_X46_Y4_N0
CB1L443_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L443 = CARRY(CB1L443_adder_eqn);


--CB1L466 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~21 at MLABCELL_X47_Y3_N3
CB1L466_adder_eqn = ( (CB1L442 & (!W1L28Q & (!CB1L422 & !CB1_sel[85]))) ) + ( !W1L20Q ) + ( CB1L471 );
CB1L466 = SUM(CB1L466_adder_eqn);

--CB1L467 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~22 at MLABCELL_X47_Y3_N3
CB1L467_adder_eqn = ( (CB1L442 & (!W1L28Q & (!CB1L422 & !CB1_sel[85]))) ) + ( !W1L20Q ) + ( CB1L471 );
CB1L467 = CARRY(CB1L467_adder_eqn);


--CB1L339 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~26 at LABCELL_X56_Y5_N51
CB1L339_adder_eqn = ( VCC ) + ( (!CB1L246 & (((CB1L270)))) # (CB1L246 & (((CB1L779)) # (CB1L778))) ) + ( CB1L343 );
CB1L339 = CARRY(CB1L339_adder_eqn);


--CB1L270 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~25 at LABCELL_X55_Y5_N48
CB1L270_adder_eqn = ( (!CB1L182 & ((CB1L206))) # (CB1L182 & (CB1L758)) ) + ( VCC ) + ( CB1L275 );
CB1L270 = SUM(CB1L270_adder_eqn);

--CB1L271 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~26 at LABCELL_X55_Y5_N48
CB1L271_adder_eqn = ( (!CB1L182 & ((CB1L206))) # (CB1L182 & (CB1L758)) ) + ( VCC ) + ( CB1L275 );
CB1L271 = CARRY(CB1L271_adder_eqn);


--CB1L206 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~25 at LABCELL_X53_Y4_N27
CB1L206_adder_eqn = ( (!CB1L122 & (((CB1L146)))) # (CB1L122 & (((CB1L739)) # (CB1L738))) ) + ( VCC ) + ( CB1L211 );
CB1L206 = SUM(CB1L206_adder_eqn);

--CB1L207 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~26 at LABCELL_X53_Y4_N27
CB1L207_adder_eqn = ( (!CB1L122 & (((CB1L146)))) # (CB1L122 & (((CB1L739)) # (CB1L738))) ) + ( VCC ) + ( CB1L211 );
CB1L207 = CARRY(CB1L207_adder_eqn);


--CB1L146 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~25 at LABCELL_X51_Y4_N24
CB1L146_adder_eqn = ( !W1L32Q ) + ( (!CB1L66 & ((CB1L90))) # (CB1L66 & (CB1L721)) ) + ( CB1L151 );
CB1L146 = SUM(CB1L146_adder_eqn);

--CB1L147 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~26 at LABCELL_X51_Y4_N24
CB1L147_adder_eqn = ( !W1L32Q ) + ( (!CB1L66 & ((CB1L90))) # (CB1L66 & (CB1L721)) ) + ( CB1L151 );
CB1L147 = CARRY(CB1L147_adder_eqn);


--CB1L90 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~25 at LABCELL_X48_Y4_N27
CB1L90_adder_eqn = ( !W1L30Q ) + ( (!CB1L14 & (CB1L38)) # (CB1L14 & (((CB1L705) # (CB1L704)))) ) + ( CB1L95 );
CB1L90 = SUM(CB1L90_adder_eqn);

--CB1L91 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~26 at LABCELL_X48_Y4_N27
CB1L91_adder_eqn = ( !W1L30Q ) + ( (!CB1L14 & (CB1L38)) # (CB1L14 & (((CB1L705) # (CB1L704)))) ) + ( CB1L95 );
CB1L91 = CARRY(CB1L91_adder_eqn);


--CB1L38 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~25 at MLABCELL_X47_Y2_N36
CB1L38_adder_eqn = ( !W1L28Q ) + ( (!CB1L586 & ((CB1L610))) # (CB1L586 & (CB1L690)) ) + ( CB1L43 );
CB1L38 = SUM(CB1L38_adder_eqn);

--CB1L39 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~26 at MLABCELL_X47_Y2_N36
CB1L39_adder_eqn = ( !W1L28Q ) + ( (!CB1L586 & ((CB1L610))) # (CB1L586 & (CB1L690)) ) + ( CB1L43 );
CB1L39 = CARRY(CB1L39_adder_eqn);


--CB1L610 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~25 at LABCELL_X48_Y2_N33
CB1L610_adder_eqn = ( (!CB1L542 & (((CB1L566)))) # (CB1L542 & (((CB1L675)) # (CB1L674))) ) + ( !W1L26Q ) + ( CB1L615 );
CB1L610 = SUM(CB1L610_adder_eqn);

--CB1L611 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~26 at LABCELL_X48_Y2_N33
CB1L611_adder_eqn = ( (!CB1L542 & (((CB1L566)))) # (CB1L542 & (((CB1L675)) # (CB1L674))) ) + ( !W1L26Q ) + ( CB1L615 );
CB1L611 = CARRY(CB1L611_adder_eqn);


--CB1L566 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~25 at LABCELL_X50_Y3_N36
CB1L566_adder_eqn = ( !W1L24Q ) + ( CB1L673 ) + ( CB1L571 );
CB1L566 = SUM(CB1L566_adder_eqn);

--CB1L567 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~26 at LABCELL_X50_Y3_N36
CB1L567_adder_eqn = ( !W1L24Q ) + ( CB1L673 ) + ( CB1L571 );
CB1L567 = CARRY(CB1L567_adder_eqn);


--CB1L530 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~25 at LABCELL_X48_Y3_N6
CB1L530_adder_eqn = ( !W1L22Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L498))) # (W1L32Q & (CB1L659)))) # (CB1L474 & (((CB1L659)))) ) + ( CB1L535 );
CB1L530 = SUM(CB1L530_adder_eqn);

--CB1L531 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~26 at LABCELL_X48_Y3_N6
CB1L531_adder_eqn = ( !W1L22Q ) + ( (!CB1L474 & ((!W1L32Q & ((CB1L498))) # (W1L32Q & (CB1L659)))) # (CB1L474 & (((CB1L659)))) ) + ( CB1L535 );
CB1L531 = CARRY(CB1L531_adder_eqn);


--CB1L498 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~25 at LABCELL_X48_Y3_N33
CB1L498_adder_eqn = ( !W1L20Q ) + ( (CB1L470 & (!W1L30Q & (!W1L32Q & !CB1L446))) ) + ( CB1L503 );
CB1L498 = SUM(CB1L498_adder_eqn);

--CB1L499 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~26 at LABCELL_X48_Y3_N33
CB1L499_adder_eqn = ( !W1L20Q ) + ( (CB1L470 & (!W1L30Q & (!W1L32Q & !CB1L446))) ) + ( CB1L503 );
CB1L499 = CARRY(CB1L499_adder_eqn);


--CB1L470 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~25 at MLABCELL_X47_Y3_N0
CB1L470_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L470 = SUM(CB1L470_adder_eqn);

--CB1L471 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_12~26 at MLABCELL_X47_Y3_N0
CB1L471_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L471 = CARRY(CB1L471_adder_eqn);


--CB1L343 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~30 at LABCELL_X56_Y5_N48
CB1L343_adder_eqn = ( VCC ) + ( (!CB1L246 & ((CB1L274))) # (CB1L246 & (CB1L777)) ) + ( CB1L347 );
CB1L343 = CARRY(CB1L343_adder_eqn);


--CB1L274 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~29 at LABCELL_X55_Y5_N45
CB1L274_adder_eqn = ( VCC ) + ( (!CB1L182 & (((CB1L210)))) # (CB1L182 & (((CB1L757)) # (CB1L756))) ) + ( CB1L279 );
CB1L274 = SUM(CB1L274_adder_eqn);

--CB1L275 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~30 at LABCELL_X55_Y5_N45
CB1L275_adder_eqn = ( VCC ) + ( (!CB1L182 & (((CB1L210)))) # (CB1L182 & (((CB1L757)) # (CB1L756))) ) + ( CB1L279 );
CB1L275 = CARRY(CB1L275_adder_eqn);


--CB1L210 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~29 at LABCELL_X53_Y4_N24
CB1L210_adder_eqn = ( (!CB1L122 & ((CB1L150))) # (CB1L122 & (CB1L737)) ) + ( !W1L32Q ) + ( CB1L215 );
CB1L210 = SUM(CB1L210_adder_eqn);

--CB1L211 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~30 at LABCELL_X53_Y4_N24
CB1L211_adder_eqn = ( (!CB1L122 & ((CB1L150))) # (CB1L122 & (CB1L737)) ) + ( !W1L32Q ) + ( CB1L215 );
CB1L211 = CARRY(CB1L211_adder_eqn);


--CB1L150 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~29 at LABCELL_X51_Y4_N21
CB1L150_adder_eqn = ( !W1L30Q ) + ( (!CB1L66 & (CB1L94)) # (CB1L66 & (((CB1L720) # (CB1L719)))) ) + ( CB1L155 );
CB1L150 = SUM(CB1L150_adder_eqn);

--CB1L151 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~30 at LABCELL_X51_Y4_N21
CB1L151_adder_eqn = ( !W1L30Q ) + ( (!CB1L66 & (CB1L94)) # (CB1L66 & (((CB1L720) # (CB1L719)))) ) + ( CB1L155 );
CB1L151 = CARRY(CB1L151_adder_eqn);


--CB1L94 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~29 at LABCELL_X48_Y4_N24
CB1L94_adder_eqn = ( !W1L28Q ) + ( (!CB1L14 & ((CB1L42))) # (CB1L14 & (CB1L703)) ) + ( CB1L99 );
CB1L94 = SUM(CB1L94_adder_eqn);

--CB1L95 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~30 at LABCELL_X48_Y4_N24
CB1L95_adder_eqn = ( !W1L28Q ) + ( (!CB1L14 & ((CB1L42))) # (CB1L14 & (CB1L703)) ) + ( CB1L99 );
CB1L95 = CARRY(CB1L95_adder_eqn);


--CB1L42 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~29 at MLABCELL_X47_Y2_N33
CB1L42_adder_eqn = ( (!CB1L586 & (CB1L614)) # (CB1L586 & (((CB1L689) # (CB1L688)))) ) + ( !W1L26Q ) + ( CB1L47 );
CB1L42 = SUM(CB1L42_adder_eqn);

--CB1L43 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~30 at MLABCELL_X47_Y2_N33
CB1L43_adder_eqn = ( (!CB1L586 & (CB1L614)) # (CB1L586 & (((CB1L689) # (CB1L688)))) ) + ( !W1L26Q ) + ( CB1L47 );
CB1L43 = CARRY(CB1L43_adder_eqn);


--CB1L614 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~29 at LABCELL_X48_Y2_N30
CB1L614_adder_eqn = ( (!CB1L542 & ((CB1L570))) # (CB1L542 & (CB1L672)) ) + ( !W1L24Q ) + ( CB1L619 );
CB1L614 = SUM(CB1L614_adder_eqn);

--CB1L615 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~30 at LABCELL_X48_Y2_N30
CB1L615_adder_eqn = ( (!CB1L542 & ((CB1L570))) # (CB1L542 & (CB1L672)) ) + ( !W1L24Q ) + ( CB1L619 );
CB1L615 = CARRY(CB1L615_adder_eqn);


--CB1L570 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~29 at LABCELL_X50_Y3_N33
CB1L570_adder_eqn = ( (!CB1L506 & (((CB1L534)))) # (CB1L506 & (!CB1_selnose[102] & ((CB1L502)))) ) + ( !W1L22Q ) + ( CB1L575 );
CB1L570 = SUM(CB1L570_adder_eqn);

--CB1L571 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~30 at LABCELL_X50_Y3_N33
CB1L571_adder_eqn = ( (!CB1L506 & (((CB1L534)))) # (CB1L506 & (!CB1_selnose[102] & ((CB1L502)))) ) + ( !W1L22Q ) + ( CB1L575 );
CB1L571 = CARRY(CB1L571_adder_eqn);


--CB1L534 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~29 at LABCELL_X48_Y3_N3
CB1L534_adder_eqn = ( !W1L20Q ) + ( (CB1L502 & (!W1L32Q & !CB1L474)) ) + ( CB1L539 );
CB1L534 = SUM(CB1L534_adder_eqn);

--CB1L535 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~30 at LABCELL_X48_Y3_N3
CB1L535_adder_eqn = ( !W1L20Q ) + ( (CB1L502 & (!W1L32Q & !CB1L474)) ) + ( CB1L539 );
CB1L535 = CARRY(CB1L535_adder_eqn);


--CB1L502 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~29 at LABCELL_X48_Y3_N30
CB1L502_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L502 = SUM(CB1L502_adder_eqn);

--CB1L503 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_13~30 at LABCELL_X48_Y3_N30
CB1L503_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L503 = CARRY(CB1L503_adder_eqn);


--CB1L347 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~34 at LABCELL_X56_Y5_N45
CB1L347_adder_eqn = ( (!CB1L246 & (((CB1L278)))) # (CB1L246 & (((CB1L776)) # (CB1L775))) ) + ( VCC ) + ( CB1L351 );
CB1L347 = CARRY(CB1L347_adder_eqn);


--CB1L278 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~33 at LABCELL_X55_Y5_N42
CB1L278_adder_eqn = ( (!CB1L182 & ((CB1L214))) # (CB1L182 & (CB1L755)) ) + ( !W1L32Q ) + ( CB1L283 );
CB1L278 = SUM(CB1L278_adder_eqn);

--CB1L279 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~34 at LABCELL_X55_Y5_N42
CB1L279_adder_eqn = ( (!CB1L182 & ((CB1L214))) # (CB1L182 & (CB1L755)) ) + ( !W1L32Q ) + ( CB1L283 );
CB1L279 = CARRY(CB1L279_adder_eqn);


--CB1L214 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~33 at LABCELL_X53_Y4_N21
CB1L214_adder_eqn = ( !W1L30Q ) + ( (!CB1L122 & (CB1L154)) # (CB1L122 & (((CB1L736) # (CB1L735)))) ) + ( CB1L219 );
CB1L214 = SUM(CB1L214_adder_eqn);

--CB1L215 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~34 at LABCELL_X53_Y4_N21
CB1L215_adder_eqn = ( !W1L30Q ) + ( (!CB1L122 & (CB1L154)) # (CB1L122 & (((CB1L736) # (CB1L735)))) ) + ( CB1L219 );
CB1L215 = CARRY(CB1L215_adder_eqn);


--CB1L154 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~33 at LABCELL_X51_Y4_N18
CB1L154_adder_eqn = ( (!CB1L66 & ((CB1L98))) # (CB1L66 & (CB1L718)) ) + ( !W1L28Q ) + ( CB1L159 );
CB1L154 = SUM(CB1L154_adder_eqn);

--CB1L155 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~34 at LABCELL_X51_Y4_N18
CB1L155_adder_eqn = ( (!CB1L66 & ((CB1L98))) # (CB1L66 & (CB1L718)) ) + ( !W1L28Q ) + ( CB1L159 );
CB1L155 = CARRY(CB1L155_adder_eqn);


--CB1L98 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~33 at LABCELL_X48_Y4_N21
CB1L98_adder_eqn = ( (!CB1L14 & (((CB1L46)))) # (CB1L14 & (((CB1L702)) # (CB1L701))) ) + ( !W1L26Q ) + ( CB1L103 );
CB1L98 = SUM(CB1L98_adder_eqn);

--CB1L99 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~34 at LABCELL_X48_Y4_N21
CB1L99_adder_eqn = ( (!CB1L14 & (((CB1L46)))) # (CB1L14 & (((CB1L702)) # (CB1L701))) ) + ( !W1L26Q ) + ( CB1L103 );
CB1L99 = CARRY(CB1L99_adder_eqn);


--CB1L46 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~33 at MLABCELL_X47_Y2_N30
CB1L46_adder_eqn = ( !W1L24Q ) + ( (!CB1L586 & ((CB1L618))) # (CB1L586 & (CB1L687)) ) + ( CB1L51 );
CB1L46 = SUM(CB1L46_adder_eqn);

--CB1L47 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~34 at MLABCELL_X47_Y2_N30
CB1L47_adder_eqn = ( !W1L24Q ) + ( (!CB1L586 & ((CB1L618))) # (CB1L586 & (CB1L687)) ) + ( CB1L51 );
CB1L47 = CARRY(CB1L47_adder_eqn);


--CB1L618 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~33 at LABCELL_X48_Y2_N27
CB1L618_adder_eqn = ( (!CB1L542 & (CB1L574)) # (CB1L542 & ((CB1L671))) ) + ( !W1L22Q ) + ( CB1L623 );
CB1L618 = SUM(CB1L618_adder_eqn);

--CB1L619 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~34 at LABCELL_X48_Y2_N27
CB1L619_adder_eqn = ( (!CB1L542 & (CB1L574)) # (CB1L542 & ((CB1L671))) ) + ( !W1L22Q ) + ( CB1L623 );
CB1L619 = CARRY(CB1L619_adder_eqn);


--CB1L574 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~33 at LABCELL_X50_Y3_N30
CB1L574_adder_eqn = ( (!CB1L506 & CB1L538) ) + ( !W1L20Q ) + ( CB1L579 );
CB1L574 = SUM(CB1L574_adder_eqn);

--CB1L575 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~34 at LABCELL_X50_Y3_N30
CB1L575_adder_eqn = ( (!CB1L506 & CB1L538) ) + ( !W1L20Q ) + ( CB1L579 );
CB1L575 = CARRY(CB1L575_adder_eqn);


--CB1L538 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~33 at LABCELL_X48_Y3_N0
CB1L538_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L538 = SUM(CB1L538_adder_eqn);

--CB1L539 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_14~34 at LABCELL_X48_Y3_N0
CB1L539_adder_eqn = ( !W1L17Q ) + ( VCC ) + ( !VCC );
CB1L539 = CARRY(CB1L539_adder_eqn);


--CB1L351 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~38 at LABCELL_X56_Y5_N42
CB1L351_adder_eqn = ( (!CB1L246 & ((CB1L282))) # (CB1L246 & (CB1L774)) ) + ( !W1L32Q ) + ( CB1L355 );
CB1L351 = CARRY(CB1L351_adder_eqn);


--CB1L282 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~37 at LABCELL_X55_Y5_N39
CB1L282_adder_eqn = ( (!CB1L182 & (((CB1L218)))) # (CB1L182 & (((CB1L754)) # (CB1L753))) ) + ( !W1L30Q ) + ( CB1L287 );
CB1L282 = SUM(CB1L282_adder_eqn);

--CB1L283 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~38 at LABCELL_X55_Y5_N39
CB1L283_adder_eqn = ( (!CB1L182 & (((CB1L218)))) # (CB1L182 & (((CB1L754)) # (CB1L753))) ) + ( !W1L30Q ) + ( CB1L287 );
CB1L283 = CARRY(CB1L283_adder_eqn);


--CB1L218 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~37 at LABCELL_X53_Y4_N18
CB1L218_adder_eqn = ( (!CB1L122 & ((CB1L158))) # (CB1L122 & (CB1L734)) ) + ( !W1L28Q ) + ( CB1L223 );
CB1L218 = SUM(CB1L218_adder_eqn);

--CB1L219 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~38 at LABCELL_X53_Y4_N18
CB1L219_adder_eqn = ( (!CB1L122 & ((CB1L158))) # (CB1L122 & (CB1L734)) ) + ( !W1L28Q ) + ( CB1L223 );
CB1L219 = CARRY(CB1L219_adder_eqn);


--CB1L158 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~37 at LABCELL_X51_Y4_N15
CB1L158_adder_eqn = ( !W1L26Q ) + ( (!CB1L66 & (CB1L102)) # (CB1L66 & (((CB1L717) # (CB1L716)))) ) + ( CB1L163 );
CB1L158 = SUM(CB1L158_adder_eqn);

--CB1L159 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~38 at LABCELL_X51_Y4_N15
CB1L159_adder_eqn = ( !W1L26Q ) + ( (!CB1L66 & (CB1L102)) # (CB1L66 & (((CB1L717) # (CB1L716)))) ) + ( CB1L163 );
CB1L159 = CARRY(CB1L159_adder_eqn);


--CB1L102 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~37 at LABCELL_X48_Y4_N18
CB1L102_adder_eqn = ( (!CB1L14 & ((CB1L50))) # (CB1L14 & (CB1L700)) ) + ( !W1L24Q ) + ( CB1L107 );
CB1L102 = SUM(CB1L102_adder_eqn);

--CB1L103 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~38 at LABCELL_X48_Y4_N18
CB1L103_adder_eqn = ( (!CB1L14 & ((CB1L50))) # (CB1L14 & (CB1L700)) ) + ( !W1L24Q ) + ( CB1L107 );
CB1L103 = CARRY(CB1L103_adder_eqn);


--CB1L50 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~37 at MLABCELL_X47_Y2_N27
CB1L50_adder_eqn = ( !W1L22Q ) + ( (!CB1L586 & ((CB1L622))) # (CB1L586 & (CB1L686)) ) + ( CB1L55 );
CB1L50 = SUM(CB1L50_adder_eqn);

--CB1L51 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~38 at MLABCELL_X47_Y2_N27
CB1L51_adder_eqn = ( !W1L22Q ) + ( (!CB1L586 & ((CB1L622))) # (CB1L586 & (CB1L686)) ) + ( CB1L55 );
CB1L51 = CARRY(CB1L51_adder_eqn);


--CB1L622 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~37 at LABCELL_X48_Y2_N24
CB1L622_adder_eqn = ( !W1L20Q ) + ( (!CB1L542 & ((CB1L578))) # (CB1L542 & (X1_dout[7])) ) + ( CB1L627 );
CB1L622 = SUM(CB1L622_adder_eqn);

--CB1L623 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~38 at LABCELL_X48_Y2_N24
CB1L623_adder_eqn = ( !W1L20Q ) + ( (!CB1L542 & ((CB1L578))) # (CB1L542 & (X1_dout[7])) ) + ( CB1L627 );
CB1L623 = CARRY(CB1L623_adder_eqn);


--CB1L578 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~37 at LABCELL_X50_Y3_N27
CB1L578_adder_eqn = ( !W1L17Q ) + ( X1_dout[7] ) + ( CB1L583 );
CB1L578 = SUM(CB1L578_adder_eqn);

--CB1L579 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~38 at LABCELL_X50_Y3_N27
CB1L579_adder_eqn = ( !W1L17Q ) + ( X1_dout[7] ) + ( CB1L583 );
CB1L579 = CARRY(CB1L579_adder_eqn);


--CB1L355 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~42 at LABCELL_X56_Y5_N39
CB1L355_adder_eqn = ( (!CB1L246 & (CB1L286)) # (CB1L246 & (((CB1L773) # (CB1L772)))) ) + ( !W1L30Q ) + ( CB1L359 );
CB1L355 = CARRY(CB1L355_adder_eqn);


--CB1L286 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~41 at LABCELL_X55_Y5_N36
CB1L286_adder_eqn = ( !W1L28Q ) + ( (!CB1L182 & ((CB1L222))) # (CB1L182 & (CB1L752)) ) + ( CB1L291 );
CB1L286 = SUM(CB1L286_adder_eqn);

--CB1L287 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~42 at LABCELL_X55_Y5_N36
CB1L287_adder_eqn = ( !W1L28Q ) + ( (!CB1L182 & ((CB1L222))) # (CB1L182 & (CB1L752)) ) + ( CB1L291 );
CB1L287 = CARRY(CB1L287_adder_eqn);


--CB1L222 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~41 at LABCELL_X53_Y4_N15
CB1L222_adder_eqn = ( !W1L26Q ) + ( (!CB1L122 & (CB1L162)) # (CB1L122 & (((CB1L733) # (CB1L732)))) ) + ( CB1L227 );
CB1L222 = SUM(CB1L222_adder_eqn);

--CB1L223 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~42 at LABCELL_X53_Y4_N15
CB1L223_adder_eqn = ( !W1L26Q ) + ( (!CB1L122 & (CB1L162)) # (CB1L122 & (((CB1L733) # (CB1L732)))) ) + ( CB1L227 );
CB1L223 = CARRY(CB1L223_adder_eqn);


--CB1L162 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~41 at LABCELL_X51_Y4_N12
CB1L162_adder_eqn = ( (!CB1L66 & ((CB1L106))) # (CB1L66 & (CB1L715)) ) + ( !W1L24Q ) + ( CB1L167 );
CB1L162 = SUM(CB1L162_adder_eqn);

--CB1L163 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~42 at LABCELL_X51_Y4_N12
CB1L163_adder_eqn = ( (!CB1L66 & ((CB1L106))) # (CB1L66 & (CB1L715)) ) + ( !W1L24Q ) + ( CB1L167 );
CB1L163 = CARRY(CB1L163_adder_eqn);


--CB1L106 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~41 at LABCELL_X48_Y4_N15
CB1L106_adder_eqn = ( !W1L22Q ) + ( (!CB1L14 & ((CB1L54))) # (CB1L14 & (CB1L699)) ) + ( CB1L111 );
CB1L106 = SUM(CB1L106_adder_eqn);

--CB1L107 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~42 at LABCELL_X48_Y4_N15
CB1L107_adder_eqn = ( !W1L22Q ) + ( (!CB1L14 & ((CB1L54))) # (CB1L14 & (CB1L699)) ) + ( CB1L111 );
CB1L107 = CARRY(CB1L107_adder_eqn);


--CB1L54 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~41 at MLABCELL_X47_Y2_N24
CB1L54_adder_eqn = ( !W1L20Q ) + ( (!CB1L586 & ((CB1L626))) # (CB1L586 & (X1_dout[6])) ) + ( CB1L59 );
CB1L54 = SUM(CB1L54_adder_eqn);

--CB1L55 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~42 at MLABCELL_X47_Y2_N24
CB1L55_adder_eqn = ( !W1L20Q ) + ( (!CB1L586 & ((CB1L626))) # (CB1L586 & (X1_dout[6])) ) + ( CB1L59 );
CB1L55 = CARRY(CB1L55_adder_eqn);


--CB1L626 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~41 at LABCELL_X48_Y2_N21
CB1L626_adder_eqn = ( X1_dout[6] ) + ( !W1L18Q ) + ( CB1L631 );
CB1L626 = SUM(CB1L626_adder_eqn);

--CB1L627 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~42 at LABCELL_X48_Y2_N21
CB1L627_adder_eqn = ( X1_dout[6] ) + ( !W1L18Q ) + ( CB1L631 );
CB1L627 = CARRY(CB1L627_adder_eqn);


--CB1L583 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_15~42 at LABCELL_X50_Y3_N24
CB1L583_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L583 = CARRY(CB1L583_adder_eqn);


--CB1L359 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~46 at LABCELL_X56_Y5_N36
CB1L359_adder_eqn = ( (!CB1L246 & ((CB1L290))) # (CB1L246 & (CB1L771)) ) + ( !W1L28Q ) + ( CB1L363 );
CB1L359 = CARRY(CB1L359_adder_eqn);


--CB1L290 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~45 at LABCELL_X55_Y5_N33
CB1L290_adder_eqn = ( !W1L26Q ) + ( (!CB1L182 & (((CB1L226)))) # (CB1L182 & (((CB1L751)) # (CB1L750))) ) + ( CB1L295 );
CB1L290 = SUM(CB1L290_adder_eqn);

--CB1L291 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~46 at LABCELL_X55_Y5_N33
CB1L291_adder_eqn = ( !W1L26Q ) + ( (!CB1L182 & (((CB1L226)))) # (CB1L182 & (((CB1L751)) # (CB1L750))) ) + ( CB1L295 );
CB1L291 = CARRY(CB1L291_adder_eqn);


--CB1L226 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~45 at LABCELL_X53_Y4_N12
CB1L226_adder_eqn = ( !W1L24Q ) + ( (!CB1L122 & ((CB1L166))) # (CB1L122 & (CB1L731)) ) + ( CB1L231 );
CB1L226 = SUM(CB1L226_adder_eqn);

--CB1L227 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~46 at LABCELL_X53_Y4_N12
CB1L227_adder_eqn = ( !W1L24Q ) + ( (!CB1L122 & ((CB1L166))) # (CB1L122 & (CB1L731)) ) + ( CB1L231 );
CB1L227 = CARRY(CB1L227_adder_eqn);


--CB1L166 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~45 at LABCELL_X51_Y4_N9
CB1L166_adder_eqn = ( (!CB1L66 & ((CB1L110))) # (CB1L66 & (CB1L714)) ) + ( !W1L22Q ) + ( CB1L171 );
CB1L166 = SUM(CB1L166_adder_eqn);

--CB1L167 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~46 at LABCELL_X51_Y4_N9
CB1L167_adder_eqn = ( (!CB1L66 & ((CB1L110))) # (CB1L66 & (CB1L714)) ) + ( !W1L22Q ) + ( CB1L171 );
CB1L167 = CARRY(CB1L167_adder_eqn);


--CB1L110 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~45 at LABCELL_X48_Y4_N12
CB1L110_adder_eqn = ( (!CB1L14 & ((CB1L58))) # (CB1L14 & (X1_dout[5])) ) + ( !W1L20Q ) + ( CB1L115 );
CB1L110 = SUM(CB1L110_adder_eqn);

--CB1L111 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~46 at LABCELL_X48_Y4_N12
CB1L111_adder_eqn = ( (!CB1L14 & ((CB1L58))) # (CB1L14 & (X1_dout[5])) ) + ( !W1L20Q ) + ( CB1L115 );
CB1L111 = CARRY(CB1L111_adder_eqn);


--CB1L58 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~45 at MLABCELL_X47_Y2_N21
CB1L58_adder_eqn = ( X1_dout[5] ) + ( !W1L18Q ) + ( CB1L63 );
CB1L58 = SUM(CB1L58_adder_eqn);

--CB1L59 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~46 at MLABCELL_X47_Y2_N21
CB1L59_adder_eqn = ( X1_dout[5] ) + ( !W1L18Q ) + ( CB1L63 );
CB1L59 = CARRY(CB1L59_adder_eqn);


--CB1L631 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_16~46 at LABCELL_X48_Y2_N18
CB1L631_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L631 = CARRY(CB1L631_adder_eqn);


--CB1L363 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~50 at LABCELL_X56_Y5_N33
CB1L363_adder_eqn = ( !W1L26Q ) + ( (!CB1L246 & (CB1L294)) # (CB1L246 & (((CB1L770) # (CB1L769)))) ) + ( CB1L367 );
CB1L363 = CARRY(CB1L363_adder_eqn);


--CB1L294 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~49 at LABCELL_X55_Y5_N30
CB1L294_adder_eqn = ( !W1L24Q ) + ( (!CB1L182 & ((CB1L230))) # (CB1L182 & (CB1L749)) ) + ( CB1L299 );
CB1L294 = SUM(CB1L294_adder_eqn);

--CB1L295 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~50 at LABCELL_X55_Y5_N30
CB1L295_adder_eqn = ( !W1L24Q ) + ( (!CB1L182 & ((CB1L230))) # (CB1L182 & (CB1L749)) ) + ( CB1L299 );
CB1L295 = CARRY(CB1L295_adder_eqn);


--CB1L230 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~49 at LABCELL_X53_Y4_N9
CB1L230_adder_eqn = ( (!CB1L122 & ((CB1L170))) # (CB1L122 & (CB1L730)) ) + ( !W1L22Q ) + ( CB1L235 );
CB1L230 = SUM(CB1L230_adder_eqn);

--CB1L231 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~50 at LABCELL_X53_Y4_N9
CB1L231_adder_eqn = ( (!CB1L122 & ((CB1L170))) # (CB1L122 & (CB1L730)) ) + ( !W1L22Q ) + ( CB1L235 );
CB1L231 = CARRY(CB1L231_adder_eqn);


--CB1L170 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~49 at LABCELL_X51_Y4_N6
CB1L170_adder_eqn = ( !W1L20Q ) + ( (!CB1L66 & (CB1L114)) # (CB1L66 & ((X1_dout[4]))) ) + ( CB1L175 );
CB1L170 = SUM(CB1L170_adder_eqn);

--CB1L171 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~50 at LABCELL_X51_Y4_N6
CB1L171_adder_eqn = ( !W1L20Q ) + ( (!CB1L66 & (CB1L114)) # (CB1L66 & ((X1_dout[4]))) ) + ( CB1L175 );
CB1L171 = CARRY(CB1L171_adder_eqn);


--CB1L114 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~49 at LABCELL_X48_Y4_N9
CB1L114_adder_eqn = ( X1_dout[4] ) + ( !W1L17Q ) + ( CB1L119 );
CB1L114 = SUM(CB1L114_adder_eqn);

--CB1L115 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~50 at LABCELL_X48_Y4_N9
CB1L115_adder_eqn = ( X1_dout[4] ) + ( !W1L17Q ) + ( CB1L119 );
CB1L115 = CARRY(CB1L115_adder_eqn);


--CB1L63 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_3~50 at MLABCELL_X47_Y2_N18
CB1L63_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L63 = CARRY(CB1L63_adder_eqn);


--CB1L367 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~54 at LABCELL_X56_Y5_N30
CB1L367_adder_eqn = ( (!CB1L246 & ((CB1L298))) # (CB1L246 & (CB1L768)) ) + ( !W1L24Q ) + ( CB1L371 );
CB1L367 = CARRY(CB1L367_adder_eqn);


--CB1L298 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~53 at LABCELL_X55_Y5_N27
CB1L298_adder_eqn = ( (!CB1L182 & ((CB1L234))) # (CB1L182 & (CB1L748)) ) + ( !W1L22Q ) + ( CB1L303 );
CB1L298 = SUM(CB1L298_adder_eqn);

--CB1L299 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~54 at LABCELL_X55_Y5_N27
CB1L299_adder_eqn = ( (!CB1L182 & ((CB1L234))) # (CB1L182 & (CB1L748)) ) + ( !W1L22Q ) + ( CB1L303 );
CB1L299 = CARRY(CB1L299_adder_eqn);


--CB1L234 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~53 at LABCELL_X53_Y4_N6
CB1L234_adder_eqn = ( !W1L20Q ) + ( (!CB1L122 & ((CB1L174))) # (CB1L122 & (X1_dout[3])) ) + ( CB1L239 );
CB1L234 = SUM(CB1L234_adder_eqn);

--CB1L235 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~54 at LABCELL_X53_Y4_N6
CB1L235_adder_eqn = ( !W1L20Q ) + ( (!CB1L122 & ((CB1L174))) # (CB1L122 & (X1_dout[3])) ) + ( CB1L239 );
CB1L235 = CARRY(CB1L235_adder_eqn);


--CB1L174 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~53 at LABCELL_X51_Y4_N3
CB1L174_adder_eqn = ( X1_dout[3] ) + ( !W1L17Q ) + ( CB1L179 );
CB1L174 = SUM(CB1L174_adder_eqn);

--CB1L175 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~54 at LABCELL_X51_Y4_N3
CB1L175_adder_eqn = ( X1_dout[3] ) + ( !W1L17Q ) + ( CB1L179 );
CB1L175 = CARRY(CB1L175_adder_eqn);


--CB1L119 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_4~54 at LABCELL_X48_Y4_N6
CB1L119_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L119 = CARRY(CB1L119_adder_eqn);


--CB1L371 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~58 at LABCELL_X56_Y5_N27
CB1L371_adder_eqn = ( (!CB1L246 & ((CB1L302))) # (CB1L246 & (CB1L767)) ) + ( !W1L22Q ) + ( CB1L375 );
CB1L371 = CARRY(CB1L371_adder_eqn);


--CB1L302 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~57 at LABCELL_X55_Y5_N24
CB1L302_adder_eqn = ( (!CB1L182 & ((CB1L238))) # (CB1L182 & (X1_dout[2])) ) + ( !W1L20Q ) + ( CB1L307 );
CB1L302 = SUM(CB1L302_adder_eqn);

--CB1L303 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~58 at LABCELL_X55_Y5_N24
CB1L303_adder_eqn = ( (!CB1L182 & ((CB1L238))) # (CB1L182 & (X1_dout[2])) ) + ( !W1L20Q ) + ( CB1L307 );
CB1L303 = CARRY(CB1L303_adder_eqn);


--CB1L238 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~57 at LABCELL_X53_Y4_N3
CB1L238_adder_eqn = ( X1_dout[2] ) + ( !W1L18Q ) + ( CB1L243 );
CB1L238 = SUM(CB1L238_adder_eqn);

--CB1L239 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~58 at LABCELL_X53_Y4_N3
CB1L239_adder_eqn = ( X1_dout[2] ) + ( !W1L18Q ) + ( CB1L243 );
CB1L239 = CARRY(CB1L239_adder_eqn);


--CB1L179 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_5~58 at LABCELL_X51_Y4_N0
CB1L179_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L179 = CARRY(CB1L179_adder_eqn);


--CB1L375 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~62 at LABCELL_X56_Y5_N24
CB1L375_adder_eqn = ( !W1L20Q ) + ( (!CB1L246 & ((CB1L306))) # (CB1L246 & (X1_dout[1])) ) + ( CB1L379 );
CB1L375 = CARRY(CB1L375_adder_eqn);


--CB1L306 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~61 at LABCELL_X55_Y5_N21
CB1L306_adder_eqn = ( !W1L18Q ) + ( X1_dout[1] ) + ( CB1L311 );
CB1L306 = SUM(CB1L306_adder_eqn);

--CB1L307 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~62 at LABCELL_X55_Y5_N21
CB1L307_adder_eqn = ( !W1L18Q ) + ( X1_dout[1] ) + ( CB1L311 );
CB1L307 = CARRY(CB1L307_adder_eqn);


--CB1L243 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_6~62 at LABCELL_X53_Y4_N0
CB1L243_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L243 = CARRY(CB1L243_adder_eqn);


--CB1L379 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~66 at LABCELL_X56_Y5_N21
CB1L379_adder_eqn = ( X1_dout[0] ) + ( !W1L17Q ) + ( CB1L383 );
CB1L379 = CARRY(CB1L379_adder_eqn);


--CB1L311 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_7~66 at LABCELL_X55_Y5_N18
CB1L311_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L311 = CARRY(CB1L311_adder_eqn);


--CB1L383 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|op_8~70 at LABCELL_X56_Y5_N18
CB1L383_adder_eqn = ( VCC ) + ( VCC ) + ( !VCC );
CB1L383 = CARRY(CB1L383_adder_eqn);


--HB1L2 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0 at LABCELL_X1_Y4_N48
HB1L2 = AMPP_FUNCTION(!HB1_bypass_reg_out, !HB1_ram_rom_data_reg[0], !R1_WORD_SR[0], !Q1_irf_reg[1][5], !Q1_irf_reg[1][0], !Q1_irf_reg[1][1], !Q1_irf_reg[1][2]);


--address[0] is address[0] at FF_X16_Y2_N40
--register power-up is low

address[0] = DFFEAS(A1L3, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--address[1] is address[1] at FF_X16_Y2_N19
--register power-up is low

address[1] = DFFEAS(A1L5, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--address[2] is address[2] at FF_X16_Y2_N49
--register power-up is low

address[2] = DFFEAS(A1L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--address[3] is address[3] at FF_X16_Y2_N22
--register power-up is low

address[3] = DFFEAS(A1L9, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--address[4] is address[4] at FF_X16_Y2_N43
--register power-up is low

address[4] = DFFEAS(A1L11, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_ones_bcd[0] is lab7:calculator|three_digit_display:disp|ones_bcd[0] at FF_X59_Y5_N35
--register power-up is low

V1_ones_bcd[0] = DFFEAS(V1L23, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_ones_bcd[1] is lab7:calculator|three_digit_display:disp|ones_bcd[1] at FF_X59_Y5_N25
--register power-up is low

V1_ones_bcd[1] = DFFEAS(V1L3, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_ones_bcd[2] is lab7:calculator|three_digit_display:disp|ones_bcd[2] at FF_X59_Y5_N29
--register power-up is low

V1_ones_bcd[2] = DFFEAS(V1L4, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_ones_bcd[3] is lab7:calculator|three_digit_display:disp|ones_bcd[3] at FF_X59_Y5_N20
--register power-up is low

V1_ones_bcd[3] = DFFEAS(V1L5, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--DB1L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux6~0 at MLABCELL_X59_Y5_N12
DB1L7 = ( V1_ones_bcd[3] & ( (V1_ones_bcd[1] & (!V1_ones_bcd[0] $ (!V1_ones_bcd[2]))) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (!V1_ones_bcd[1] $ (!V1_ones_bcd[2]))) ) );


--DB1L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux5~0 at MLABCELL_X59_Y5_N15
DB1L6 = ( V1_ones_bcd[3] & ( (!V1_ones_bcd[2] & (!V1_ones_bcd[0] $ (!V1_ones_bcd[1]))) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (!V1_ones_bcd[1])) # (V1_ones_bcd[0] & ((!V1_ones_bcd[2]))) ) );


--DB1L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux4~0 at MLABCELL_X59_Y5_N42
DB1L5 = ( V1_ones_bcd[3] & ( (V1_ones_bcd[0] & (!V1_ones_bcd[1] & V1_ones_bcd[2])) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[2] & ((!V1_ones_bcd[1]) # (V1_ones_bcd[0]))) ) );


--DB1L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux3~0 at MLABCELL_X59_Y5_N45
DB1L4 = ( V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (!V1_ones_bcd[1] $ (V1_ones_bcd[2]))) # (V1_ones_bcd[0] & (V1_ones_bcd[1] & !V1_ones_bcd[2])) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (!V1_ones_bcd[1] $ (V1_ones_bcd[2]))) # (V1_ones_bcd[0] & (!V1_ones_bcd[1] & V1_ones_bcd[2])) ) );


--DB1L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux2~0 at MLABCELL_X59_Y5_N36
DB1L3 = ( V1_ones_bcd[3] & ( (!V1_ones_bcd[0]) # ((V1_ones_bcd[1] & !V1_ones_bcd[2])) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (V1_ones_bcd[1] & V1_ones_bcd[2])) ) );


--DB1L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux1~0 at MLABCELL_X59_Y5_N39
DB1L2 = ( V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & ((!V1_ones_bcd[1]) # (V1_ones_bcd[2]))) # (V1_ones_bcd[0] & (!V1_ones_bcd[1] & V1_ones_bcd[2])) ) ) # ( !V1_ones_bcd[3] & ( (!V1_ones_bcd[0] & (V1_ones_bcd[1] & !V1_ones_bcd[2])) ) );


--DB1L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp0|Mux0~0 at MLABCELL_X59_Y5_N6
DB1L1 = ( V1_ones_bcd[1] & ( (!V1_ones_bcd[3] & ((!V1_ones_bcd[0]) # (V1_ones_bcd[2]))) # (V1_ones_bcd[3] & ((!V1_ones_bcd[2]))) ) ) # ( !V1_ones_bcd[1] & ( ((!V1_ones_bcd[3]) # (V1_ones_bcd[2])) # (V1_ones_bcd[0]) ) );


--V1_tens_bcd[0] is lab7:calculator|three_digit_display:disp|tens_bcd[0] at FF_X59_Y5_N22
--register power-up is low

V1_tens_bcd[0] = DFFEAS(V1L6, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_tens_bcd[1] is lab7:calculator|three_digit_display:disp|tens_bcd[1] at FF_X53_Y5_N13
--register power-up is low

V1_tens_bcd[1] = DFFEAS(V1L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_tens_bcd[2] is lab7:calculator|three_digit_display:disp|tens_bcd[2] at FF_X53_Y5_N19
--register power-up is low

V1_tens_bcd[2] = DFFEAS(V1L8, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_tens_bcd[3] is lab7:calculator|three_digit_display:disp|tens_bcd[3] at FF_X53_Y5_N26
--register power-up is low

V1_tens_bcd[3] = DFFEAS(V1L9, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--DB2L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux6~0 at LABCELL_X57_Y6_N0
DB2L7 = ( V1_tens_bcd[0] & ( (!V1_tens_bcd[2] & (V1_tens_bcd[1] & V1_tens_bcd[3])) ) ) # ( !V1_tens_bcd[0] & ( (!V1_tens_bcd[2] & (V1_tens_bcd[1] & !V1_tens_bcd[3])) # (V1_tens_bcd[2] & (!V1_tens_bcd[1] $ (V1_tens_bcd[3]))) ) );


--DB2L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux5~0 at LABCELL_X57_Y6_N45
DB2L6 = ( V1_tens_bcd[3] & ( (!V1_tens_bcd[2] & (!V1_tens_bcd[0] $ (!V1_tens_bcd[1]))) ) ) # ( !V1_tens_bcd[3] & ( (!V1_tens_bcd[0] & ((!V1_tens_bcd[1]))) # (V1_tens_bcd[0] & (!V1_tens_bcd[2])) ) );


--DB2L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux4~0 at LABCELL_X57_Y6_N12
DB2L5 = ( V1_tens_bcd[0] & ( (!V1_tens_bcd[2] & ((!V1_tens_bcd[3]))) # (V1_tens_bcd[2] & (!V1_tens_bcd[1] & V1_tens_bcd[3])) ) ) # ( !V1_tens_bcd[0] & ( (!V1_tens_bcd[2] & (!V1_tens_bcd[1] & !V1_tens_bcd[3])) ) );


--DB2L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux3~0 at LABCELL_X57_Y6_N57
DB2L4 = ( V1_tens_bcd[3] & ( (!V1_tens_bcd[2] & (!V1_tens_bcd[0] $ (V1_tens_bcd[1]))) # (V1_tens_bcd[2] & (!V1_tens_bcd[0] & V1_tens_bcd[1])) ) ) # ( !V1_tens_bcd[3] & ( (!V1_tens_bcd[2] & (!V1_tens_bcd[0] & !V1_tens_bcd[1])) # (V1_tens_bcd[2] & (!V1_tens_bcd[0] $ (!V1_tens_bcd[1]))) ) );


--DB2L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux2~0 at LABCELL_X57_Y6_N36
DB2L3 = ( V1_tens_bcd[0] & ( (!V1_tens_bcd[2] & (V1_tens_bcd[1] & V1_tens_bcd[3])) ) ) # ( !V1_tens_bcd[0] & ( ((V1_tens_bcd[2] & V1_tens_bcd[1])) # (V1_tens_bcd[3]) ) );


--DB2L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux1~0 at LABCELL_X57_Y6_N30
DB2L2 = ( V1_tens_bcd[0] & ( (V1_tens_bcd[2] & (!V1_tens_bcd[1] & V1_tens_bcd[3])) ) ) # ( !V1_tens_bcd[0] & ( !V1_tens_bcd[3] $ (((!V1_tens_bcd[1]) # (V1_tens_bcd[2]))) ) );


--DB2L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp2|Mux0~0 at LABCELL_X57_Y6_N51
DB2L1 = ( V1_tens_bcd[3] & ( (!V1_tens_bcd[2] & ((V1_tens_bcd[1]) # (V1_tens_bcd[0]))) # (V1_tens_bcd[2] & ((!V1_tens_bcd[1]))) ) ) # ( !V1_tens_bcd[3] & ( ((!V1_tens_bcd[0]) # (!V1_tens_bcd[1])) # (V1_tens_bcd[2]) ) );


--V1_hundreds_bcd[0] is lab7:calculator|three_digit_display:disp|hundreds_bcd[0] at FF_X53_Y5_N43
--register power-up is low

V1_hundreds_bcd[0] = DFFEAS(V1L10, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--V1_hundreds_bcd[1] is lab7:calculator|three_digit_display:disp|hundreds_bcd[1] at FF_X53_Y5_N52
--register power-up is low

V1_hundreds_bcd[1] = DFFEAS(V1L20, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--DB3L7 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux6~0 at LABCELL_X75_Y9_N36
DB3L7 = ( V1_hundreds_bcd[1] & ( !V1_hundreds_bcd[0] ) );


--V1_hundreds_bcd[3] is lab7:calculator|three_digit_display:disp|hundreds_bcd[3] at FF_X59_Y5_N31
--register power-up is low

V1_hundreds_bcd[3] = DFFEAS(V1L18, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--DB3L6 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux5~0 at MLABCELL_X87_Y21_N24
DB3L6 = ( V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] & ( V1_hundreds_bcd[1] ) ) );


--DB3L5 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux4~0 at MLABCELL_X87_Y21_N57
DB3L5 = ( V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) );


--DB3L4 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux3~0 at MLABCELL_X87_Y21_N36
DB3L4 = ( V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] & ( V1_hundreds_bcd[1] ) ) );


--DB3L3 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux2~0 at MLABCELL_X87_Y21_N33
DB3L3 = ( !V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] ) );


--DB3L2 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux1~0 at MLABCELL_X87_Y21_N15
DB3L2 = ( V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( !V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] ) ) # ( !V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] & ( V1_hundreds_bcd[1] ) ) );


--DB3L1 is lab7:calculator|three_digit_display:disp|seven_seg:disp4|Mux0~0 at MLABCELL_X87_Y21_N6
DB3L1 = ( V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( !V1_hundreds_bcd[0] & ( V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] & ( !V1_hundreds_bcd[1] ) ) ) # ( !V1_hundreds_bcd[0] & ( !V1_hundreds_bcd[3] ) );


--HB1_is_in_use_reg is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg at FF_X1_Y4_N56
--register power-up is low

HB1_is_in_use_reg = AMPP_FUNCTION(A1L16, HB1L19, !Q1_clr_reg, GND);


--HB1_ir_loaded_address_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] at FF_X1_Y3_N49
--register power-up is low

HB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L16, HB1L12, !HB1L21, Q1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] at FF_X1_Y3_N10
--register power-up is low

HB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L16, HB1L30Q, !HB1L21, GND, Q1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2] at FF_X1_Y3_N2
--register power-up is low

HB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L16, HB1_ram_rom_addr_reg[2], !HB1L21, GND, Q1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] at FF_X1_Y3_N22
--register power-up is low

HB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L16, HB1L33Q, !HB1L21, GND, Q1_irf_reg[1][3]);


--HB1_ir_loaded_address_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4] at FF_X1_Y3_N25
--register power-up is low

HB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L16, HB1L17, !HB1L21, Q1_irf_reg[1][3]);


--R1_WORD_SR[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] at FF_X2_Y4_N2
--register power-up is low

R1_WORD_SR[0] = AMPP_FUNCTION(A1L16, R1L23, R1L18);


--HB1_bypass_reg_out is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out at FF_X1_Y4_N50
--register power-up is low

HB1_bypass_reg_out = AMPP_FUNCTION(A1L16, HB1L8, !Q1_clr_reg, GND);


--E1_edge is rising_edge_synchronizer:edge_detect_exe|edge at FF_X16_Y2_N17
--register power-up is low

E1_edge = DFFEAS(E1L2, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--A1L3 is address[0]~0 at LABCELL_X16_Y2_N39
A1L3 = ( !address[0] & ( E1_edge ) ) # ( address[0] & ( !E1_edge ) );


--A1L5 is address[1]~1 at LABCELL_X16_Y2_N18
A1L5 = ( E1_edge & ( !address[0] $ (!address[1]) ) ) # ( !E1_edge & ( address[1] ) );


--A1L7 is address[2]~2 at LABCELL_X16_Y2_N48
A1L7 = ( address[2] & ( E1_edge & ( (!address[0]) # (!address[1]) ) ) ) # ( !address[2] & ( E1_edge & ( (address[0] & address[1]) ) ) ) # ( address[2] & ( !E1_edge ) );


--A1L9 is address[3]~3 at LABCELL_X16_Y2_N21
A1L9 = ( address[1] & ( !address[3] $ (((!address[0]) # ((!E1_edge) # (!address[2])))) ) ) # ( !address[1] & ( address[3] ) );


--A1L11 is address[4]~4 at LABCELL_X16_Y2_N42
A1L11 = ( address[4] & ( E1_edge & ( (!address[3]) # ((!address[2]) # ((!address[1]) # (!address[0]))) ) ) ) # ( !address[4] & ( E1_edge & ( (address[3] & (address[2] & (address[1] & address[0]))) ) ) ) # ( address[4] & ( !E1_edge ) );


--V1L1 is lab7:calculator|three_digit_display:disp|bcd~0 at LABCELL_X57_Y5_N3
V1L1 = ( D1_result[5] & ( (!D1_result[7] & ((!D1_result[6] & (D1L18Q & !D1_result[3])) # (D1_result[6] & (!D1L18Q & D1_result[3])))) # (D1_result[7] & (!D1_result[3] $ (((!D1_result[6]) # (D1L18Q))))) ) ) # ( !D1_result[5] & ( (!D1_result[7] & (!D1_result[3] $ (((!D1_result[6]) # (D1L18Q))))) # (D1_result[7] & (!D1_result[3] & ((!D1_result[6]) # (D1L18Q)))) ) );


--V1L2 is lab7:calculator|three_digit_display:disp|bcd~1 at LABCELL_X53_Y5_N48
V1L2 = ( D1_result[3] & ( (!D1_result[4] & ((!D1_result[5] & (D1_result[7] & !D1_result[6])) # (D1_result[5] & (!D1_result[7] & D1_result[6])))) # (D1_result[4] & (!D1_result[6] $ (((!D1_result[5] & D1_result[7]))))) ) ) # ( !D1_result[3] & ( (!D1_result[4] & (D1_result[6] & ((!D1_result[7]) # (D1_result[5])))) # (D1_result[4] & (!D1_result[6] & ((!D1_result[5]) # (D1_result[7])))) ) );


--V1L19 is lab7:calculator|three_digit_display:disp|LessThan12~0 at LABCELL_X53_Y5_N54
V1L19 = ( D1_result[7] & ( D1_result[3] & ( (!D1_result[6] & (((D1_result[2] & !D1_result[5])) # (D1_result[4]))) # (D1_result[6] & ((!D1_result[4] & ((D1_result[5]))) # (D1_result[4] & (D1_result[2] & !D1_result[5])))) ) ) ) # ( !D1_result[7] & ( D1_result[3] & ( (!D1_result[6] & (D1_result[4] & ((!D1_result[5]) # (D1_result[2])))) # (D1_result[6] & (((!D1_result[4])))) ) ) ) # ( D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & (D1_result[4] & ((!D1_result[5]) # (D1_result[2])))) # (D1_result[6] & (((!D1_result[4])))) ) ) ) # ( !D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & ((!D1_result[4] & ((D1_result[5]))) # (D1_result[4] & (D1_result[2] & !D1_result[5])))) # (D1_result[6] & ((!D1_result[4] & ((!D1_result[5]) # (D1_result[2]))) # (D1_result[4] & ((D1_result[5]))))) ) ) );


--V1L3 is lab7:calculator|three_digit_display:disp|bcd~2 at MLABCELL_X59_Y5_N24
V1L3 = ( V1L19 & ( (!D1_result[1] & (V1L2 & ((D1_result[2]) # (V1L1)))) # (D1_result[1] & ((!V1L2) # (!V1L1 $ (D1_result[2])))) ) ) # ( !V1L19 & ( (!V1L1 & (!D1_result[1] $ ((V1L2)))) # (V1L1 & (((!V1L2 & !D1_result[2])) # (D1_result[1]))) ) );


--V1L4 is lab7:calculator|three_digit_display:disp|bcd~3 at MLABCELL_X59_Y5_N27
V1L4 = ( V1L2 & ( (!D1_result[1] & (((!V1L1 & V1L19)) # (D1_result[2]))) # (D1_result[1] & ((!V1L19 $ (D1_result[2])))) ) ) # ( !V1L2 & ( (!D1_result[1] & ((!D1_result[2]) # ((V1L1 & !V1L19)))) # (D1_result[1] & ((!V1L19 $ (D1_result[2])))) ) );


--V1L5 is lab7:calculator|three_digit_display:disp|bcd~4 at MLABCELL_X59_Y5_N18
V1L5 = ( V1L19 & ( (!V1L2 & (!V1L1 $ (((D1_result[1] & D1_result[2]))))) # (V1L2 & (((!V1L1) # (!D1_result[2])) # (D1_result[1]))) ) ) # ( !V1L19 & ( (!V1L1 & ((!V1L2) # ((!D1_result[1] & !D1_result[2])))) # (V1L1 & (((D1_result[2]) # (D1_result[1])))) ) );


--V1L6 is lab7:calculator|three_digit_display:disp|bcd~5 at MLABCELL_X59_Y5_N21
V1L6 = ( V1L19 & ( !V1L2 $ (((!D1_result[1]) # ((!D1_result[2]) # (!V1L1)))) ) ) # ( !V1L19 & ( !V1L2 $ (((V1L1 & ((D1_result[2]) # (D1_result[1]))))) ) );


--V1L7 is lab7:calculator|three_digit_display:disp|bcd~6 at LABCELL_X53_Y5_N12
V1L7 = ( D1_result[7] & ( D1_result[3] & ( (!D1_result[4] & (!D1_result[5] & ((D1_result[6]) # (D1_result[2])))) # (D1_result[4] & ((!D1_result[2]) # ((!D1_result[6]) # (D1_result[5])))) ) ) ) # ( !D1_result[7] & ( D1_result[3] & ( (!D1_result[6] & ((!D1_result[4]) # ((!D1_result[2] & D1_result[5])))) # (D1_result[6] & ((!D1_result[4] $ (!D1_result[5])))) ) ) ) # ( D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & (D1_result[4] & ((!D1_result[5]) # (D1_result[2])))) # (D1_result[6] & (((!D1_result[5]) # (D1_result[4])))) ) ) ) # ( !D1_result[7] & ( !D1_result[3] & ( (!D1_result[4] & ((!D1_result[6] $ (D1_result[5])))) # (D1_result[4] & ((!D1_result[2]) # ((D1_result[5]) # (D1_result[6])))) ) ) );


--V1L8 is lab7:calculator|three_digit_display:disp|bcd~7 at LABCELL_X53_Y5_N18
V1L8 = ( D1_result[7] & ( D1_result[3] & ( (!D1_result[4] & (((!D1_result[2] & !D1_result[5])) # (D1_result[6]))) # (D1_result[4] & ((!D1_result[6] $ (!D1_result[5])))) ) ) ) # ( !D1_result[7] & ( D1_result[3] & ( (!D1_result[6] & ((!D1_result[5]))) # (D1_result[6] & ((D1_result[5]) # (D1_result[4]))) ) ) ) # ( D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & ((!D1_result[4] & ((!D1_result[5]))) # (D1_result[4] & (D1_result[2] & D1_result[5])))) # (D1_result[6] & (((!D1_result[4]) # (!D1_result[5])))) ) ) ) # ( !D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & ((!D1_result[4]) # (!D1_result[5]))) # (D1_result[6] & ((D1_result[5]) # (D1_result[4]))) ) ) );


--V1L9 is lab7:calculator|three_digit_display:disp|bcd~8 at LABCELL_X53_Y5_N24
V1L9 = ( D1_result[7] & ( D1_result[3] & ( ((!D1_result[4]) # (!D1_result[5])) # (D1_result[6]) ) ) ) # ( !D1_result[7] & ( D1_result[3] & ( (!D1_result[6]) # ((!D1_result[4]) # (D1_result[5])) ) ) ) # ( D1_result[7] & ( !D1_result[3] & ( (!D1_result[6] & ((!D1_result[2]) # ((!D1_result[4]) # (!D1_result[5])))) # (D1_result[6] & (((D1_result[5]) # (D1_result[4])))) ) ) ) # ( !D1_result[7] & ( !D1_result[3] & ( (!D1_result[6]) # ((!D1_result[4] & ((!D1_result[5]) # (D1_result[2]))) # (D1_result[4] & ((D1_result[5])))) ) ) );


--V1L10 is lab7:calculator|three_digit_display:disp|bcd~9 at LABCELL_X53_Y5_N42
V1L10 = ( D1_result[7] & ( D1_result[3] & ( D1_result[6] ) ) ) # ( !D1_result[7] & ( D1_result[3] & ( (!D1_result[6]) # (!D1_result[5]) ) ) ) # ( D1_result[7] & ( !D1_result[3] & ( (D1_result[6] & ((D1_result[5]) # (D1_result[4]))) ) ) ) # ( !D1_result[7] & ( !D1_result[3] & ( (!D1_result[6]) # ((!D1_result[5]) # ((!D1_result[2] & !D1_result[4]))) ) ) );


--V1L20 is lab7:calculator|three_digit_display:disp|LessThan13~0 at LABCELL_X53_Y5_N51
V1L20 = ( D1_result[3] & ( (!D1_result[6]) # (!D1_result[7]) ) ) # ( !D1_result[3] & ( (!D1_result[6]) # ((!D1_result[7]) # ((!D1_result[4] & !D1_result[5]))) ) );


--HB1L19 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 at LABCELL_X1_Y4_N57
HB1L19 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !HB1_is_in_use_reg, !Q1_irf_reg[1][4]);


--HB1_ram_rom_addr_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] at FF_X1_Y4_N14
--register power-up is low

HB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L16, HB1L35, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1L21 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 at LABCELL_X1_Y4_N6
HB1L21 = AMPP_FUNCTION(!Q1_irf_reg[1][0], !Q1_irf_reg[1][4]);


--HB1_ram_rom_addr_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] at FF_X1_Y4_N41
--register power-up is low

HB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L16, HB1L36, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1_ram_rom_addr_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] at FF_X1_Y4_N34
--register power-up is low

HB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L16, HB1L37, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1_ram_rom_addr_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] at FF_X1_Y4_N29
--register power-up is low

HB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L16, HB1L38, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1_ram_rom_addr_reg[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] at FF_X1_Y4_N26
--register power-up is low

HB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L16, HB1L39, !Q1_irf_reg[1][0], HB1L29);


--R1_WORD_SR[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] at FF_X2_Y4_N4
--register power-up is low

R1_WORD_SR[1] = AMPP_FUNCTION(A1L16, R1L25, R1L18);


--R1_word_counter[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] at FF_X2_Y4_N22
--register power-up is low

R1_word_counter[2] = AMPP_FUNCTION(A1L16, R1L11, GND, R1L9);


--R1_word_counter[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] at FF_X2_Y4_N29
--register power-up is low

R1_word_counter[3] = AMPP_FUNCTION(A1L16, R1L12, GND, R1L9);


--R1_word_counter[4] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] at FF_X2_Y4_N35
--register power-up is low

R1_word_counter[4] = AMPP_FUNCTION(A1L16, R1L13, GND, R1L9);


--R1_word_counter[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] at FF_X2_Y4_N14
--register power-up is low

R1_word_counter[1] = AMPP_FUNCTION(A1L16, R1L14, GND, R1L9);


--R1_word_counter[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] at FF_X2_Y4_N26
--register power-up is low

R1_word_counter[0] = AMPP_FUNCTION(A1L16, R1L15, GND, R1L9);


--R1L22 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 at LABCELL_X2_Y4_N24
R1L22 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[1], !R1_word_counter[3], !R1_word_counter[0], !R1_word_counter[2]);


--R1L23 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 at LABCELL_X2_Y4_N0
R1L23 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !S1_state[4], !R1L22, !R1_WORD_SR[1]);


--R1L18 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 at LABCELL_X2_Y4_N9
R1L18 = AMPP_FUNCTION(!S1_state[3], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_0[3], !S1_state[4], !S1_state[8]);


--HB1L8 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0 at LABCELL_X1_Y4_N21
HB1L8 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !A1L17, !HB1_bypass_reg_out);


--HB1_ram_rom_data_shift_cntr_reg[1] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] at FF_X1_Y3_N31
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L16, HB1L79, !Q1_irf_reg[1][3], GND);


--HB1_ram_rom_data_shift_cntr_reg[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] at FF_X1_Y3_N17
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L16, HB1L84, !Q1_irf_reg[1][3]);


--HB1_ram_rom_data_shift_cntr_reg[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] at FF_X1_Y3_N44
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L16, HB1L81, !Q1_irf_reg[1][3], GND);


--HB1_ram_rom_data_shift_cntr_reg[0] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] at FF_X1_Y3_N38
--register power-up is low

HB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L16, HB1L77, !Q1_irf_reg[1][3], GND);


--HB1L22 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 at LABCELL_X1_Y3_N39
HB1L22 = AMPP_FUNCTION(!Q1_irf_reg[1][3], !HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[0], !Q1_irf_reg[1][1]);


--HB1L58 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~0 at LABCELL_X1_Y4_N3
HB1L58 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg, !Q1_irf_reg[1][1], !Q1_irf_reg[1][2], !S1_state[4]);


--HB1L59 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~1 at MLABCELL_X6_Y2_N3
HB1L59 = AMPP_FUNCTION(!HB1L22, !HB1L58);


--E1_input_zz is rising_edge_synchronizer:edge_detect_exe|input_zz at FF_X16_Y2_N35
--register power-up is low

E1_input_zz = DFFEAS(E1L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E1_input_zzz is rising_edge_synchronizer:edge_detect_exe|input_zzz at FF_X16_Y2_N32
--register power-up is low

E1_input_zzz = DFFEAS(E1L6, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E1L2 is rising_edge_synchronizer:edge_detect_exe|edge~0 at LABCELL_X16_Y2_N15
E1L2 = ( !E1_input_zz & ( E1_input_zzz ) );


--Y1_curr_state.RE_SAVE_MEM is lab7:calculator|fsm:state_machine|curr_state.RE_SAVE_MEM at FF_X57_Y5_N56
--register power-up is low

Y1_curr_state.RE_SAVE_MEM = DFFEAS(Y1L9, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1_curr_state.WR_WORK_SAVE is lab7:calculator|fsm:state_machine|curr_state.WR_WORK_SAVE at FF_X57_Y5_N53
--register power-up is low

Y1_curr_state.WR_WORK_SAVE = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , Y1_curr_state.RE_SAVE_MEM,  ,  , VCC);


--X1L24 is lab7:calculator|memory:RAM|RAM[0][3]~0 at LABCELL_X57_Y5_N21
X1L24 = ( !Y1_curr_state.WR_WORK_SAVE & ( !Y1_curr_state.RE_SAVE_MEM ) );


--Y1_curr_state.EXECUTE is lab7:calculator|fsm:state_machine|curr_state.EXECUTE at FF_X57_Y5_N41
--register power-up is low

Y1_curr_state.EXECUTE = DFFEAS(Y1L8, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1_next_state.WR_WORKING_MEM is lab7:calculator|fsm:state_machine|next_state.WR_WORKING_MEM at LABCELL_X57_Y5_N33
Y1_next_state.WR_WORKING_MEM = ( Y1_curr_state.EXECUTE ) # ( !Y1_curr_state.EXECUTE & ( Y1_curr_state.WR_WORK_SAVE ) );


--HB1L35 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 at LABCELL_X1_Y4_N36
HB1L35 = AMPP_FUNCTION(!S1_state[4], !Q1_irf_reg[1][3], !Q1_virtual_ir_scan_reg, !HB1_ram_rom_addr_reg[1], !K1_splitter_nodes_receive_0[3], !HB1_ram_rom_addr_reg[0]);


--HB1L28 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~1 at LABCELL_X1_Y4_N30
HB1L28 = AMPP_FUNCTION(!S1_state[8], !Q1_irf_reg[1][2], !S1_state[4], !Q1_virtual_ir_scan_reg, !K1_splitter_nodes_receive_0[3], !Q1_irf_reg[1][3]);


--HB1L29 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~2 at LABCELL_X1_Y3_N33
HB1L29 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[0], !HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[2], !Q1_irf_reg[1][1], !HB1L28, !HB1_ram_rom_data_shift_cntr_reg[1]);


--HB1L23 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 at LABCELL_X1_Y4_N45
HB1L23 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_irf_reg[1][3], !Q1_virtual_ir_scan_reg, !S1_state[4]);


--HB1L36 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~3 at LABCELL_X1_Y4_N42
HB1L36 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[0], !HB1_ram_rom_addr_reg[2], !HB1L23, !HB1_ram_rom_addr_reg[1]);


--HB1L37 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~4 at LABCELL_X1_Y4_N9
HB1L37 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[3], !HB1_ram_rom_addr_reg[1], !HB1L23, !HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[0]);


--HB1L38 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~5 at LABCELL_X1_Y4_N15
HB1L38 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[0], !HB1_ram_rom_addr_reg[1], !HB1_ram_rom_addr_reg[3], !HB1L23, !HB1_ram_rom_addr_reg[4]);


--HB1L6 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~0 at LABCELL_X1_Y4_N18
HB1L6 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[2], !HB1_ram_rom_addr_reg[1], !HB1_ram_rom_addr_reg[4], !HB1_ram_rom_addr_reg[3], !HB1_ram_rom_addr_reg[0]);


--HB1L39 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~6 at LABCELL_X1_Y4_N24
HB1L39 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !HB1L6, !Q1_irf_reg[1][3], !A1L17, !K1_splitter_nodes_receive_0[3], !S1_state[4]);


--R1_WORD_SR[2] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] at FF_X2_Y4_N37
--register power-up is low

R1_WORD_SR[2] = AMPP_FUNCTION(A1L16, R1L27, R1L18);


--R1L24 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 at LABCELL_X2_Y4_N57
R1L24 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[1], !R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[2]);


--R1L25 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 at LABCELL_X2_Y4_N3
R1L25 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1L24, !S1_state[4], !R1_WORD_SR[2]);


--R1_clear_signal is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal at LABCELL_X2_Y4_N39
R1_clear_signal = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8]);


--R1L11 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 at LABCELL_X2_Y4_N30
R1L11 = AMPP_FUNCTION(!R1L7Q, !R1_clear_signal, !R1_word_counter[4], !R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[1]);


--R1L9 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 at LABCELL_X2_Y4_N51
R1L9 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !K1_splitter_nodes_receive_0[3], !S1_state[3], !S1_state[4]);


--R1L12 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 at LABCELL_X2_Y4_N15
R1L12 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[0], !R1_word_counter[1], !R1L7Q, !R1_clear_signal);


--R1L13 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 at LABCELL_X2_Y4_N18
R1L13 = AMPP_FUNCTION(!R1L7Q, !R1_word_counter[1], !R1_word_counter[0], !R1_clear_signal, !R1_word_counter[3], !R1_word_counter[4]);


--R1L2 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 at LABCELL_X2_Y4_N12
R1L2 = AMPP_FUNCTION(!R1_word_counter[3], !R1_word_counter[0], !R1_word_counter[4], !R1_word_counter[1], !R1_word_counter[2]);


--R1L14 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 at LABCELL_X2_Y4_N48
R1L14 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1_word_counter[0], !R1L2, !R1_word_counter[1]);


--R1L15 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 at LABCELL_X2_Y4_N6
R1L15 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !R1_word_counter[0], !R1L2, !S1_state[8]);


--HB1L9 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0 at LABCELL_X1_Y4_N0
HB1L9 = AMPP_FUNCTION(!K1_splitter_nodes_receive_0[3], !Q1_virtual_ir_scan_reg, !Q1_irf_reg[1][2], !S1_state[5]);


--HB1L79 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 at LABCELL_X1_Y3_N45
HB1L79 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[3], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1L58);


--HB1L83 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 at LABCELL_X1_Y3_N54
HB1L83 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1L58, !HB1_ram_rom_data_shift_cntr_reg[3]);


--HB1L81 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 at LABCELL_X1_Y3_N6
HB1L81 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[0], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1L58, !HB1_ram_rom_data_shift_cntr_reg[3]);


--HB1L77 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 at LABCELL_X1_Y3_N18
HB1L77 = AMPP_FUNCTION(!HB1_ram_rom_data_shift_cntr_reg[0], !HB1_ram_rom_data_shift_cntr_reg[1], !HB1_ram_rom_data_shift_cntr_reg[2], !HB1L58, !HB1_ram_rom_data_shift_cntr_reg[3]);


--E1_input_z is rising_edge_synchronizer:edge_detect_exe|input_z at FF_X16_Y2_N14
--register power-up is low

E1_input_z = DFFEAS(E1L8, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--X1_RAM[0][0] is lab7:calculator|memory:RAM|RAM[0][0] at FF_X52_Y5_N7
--register power-up is low

X1_RAM[0][0] = DFFEAS( , GLOBAL(A1L35), A1L148,  , X1L25, D1_result[0],  ,  , VCC);


--X1_RAM[1][0] is lab7:calculator|memory:RAM|RAM[1][0] at FF_X59_Y5_N5
--register power-up is low

X1_RAM[1][0] = DFFEAS( , GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM, D1_result[0],  ,  , VCC);


--Y1_curr_state.RE_WORKING_MEM is lab7:calculator|fsm:state_machine|curr_state.RE_WORKING_MEM at FF_X57_Y5_N26
--register power-up is low

Y1_curr_state.RE_WORKING_MEM = DFFEAS(Y1L12, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1_curr_state.WR_WORKING_MEM is lab7:calculator|fsm:state_machine|curr_state.WR_WORKING_MEM at FF_X57_Y5_N50
--register power-up is low

Y1_curr_state.WR_WORKING_MEM = DFFEAS(Y1L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1_WideOr1 is lab7:calculator|fsm:state_machine|WideOr1 at LABCELL_X57_Y5_N36
Y1_WideOr1 = ( !Y1_curr_state.EXECUTE & ( (Y1_curr_state.RE_WORKING_MEM & !Y1_curr_state.WR_WORKING_MEM) ) );


--W1_prev_data_2[8] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[8] at FF_X52_Y3_N59
--register power-up is low

W1_prev_data_2[8] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[8],  ,  , VCC);


--U1L380 is lab7:calculator|alu:calc_unit|result_temp~0 at MLABCELL_X52_Y3_N51
U1L380 = ( CB1L314 & ( (!W1_prev_data_2[8] & U1L46) ) ) # ( !CB1L314 & ( (U1L46) # (W1_prev_data_2[8]) ) );


--W1_prev_data_2[9] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[9] at FF_X52_Y3_N47
--register power-up is low

W1_prev_data_2[9] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[9],  ,  , VCC);


--E4_edge is lab7:calculator|rising_edge_synchronizer:detect_mr|edge at FF_X57_Y5_N44
--register power-up is low

E4_edge = DFFEAS(E4L2, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E3_edge is lab7:calculator|rising_edge_synchronizer:detect_ms|edge at FF_X57_Y5_N32
--register power-up is low

E3_edge = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , E3L2,  ,  , VCC);


--Y1L9 is lab7:calculator|fsm:state_machine|next_state.RE_SAVE_MEM~0 at LABCELL_X57_Y5_N54
Y1L9 = ( E4_edge & ( (!Y1_curr_state.RE_WORKING_MEM & !E3_edge) ) );


--E2_edge is lab7:calculator|rising_edge_synchronizer:detect_exe|edge at FF_X51_Y5_N55
--register power-up is low

E2_edge = DFFEAS(E2L2, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1L8 is lab7:calculator|fsm:state_machine|next_state.EXECUTE~0 at LABCELL_X57_Y5_N39
Y1L8 = ( !E4_edge & ( (!Y1_curr_state.RE_WORKING_MEM & (!E3_edge & E2_edge)) ) );


--X1_RAM[0][1] is lab7:calculator|memory:RAM|RAM[0][1] at FF_X59_Y5_N11
--register power-up is low

X1_RAM[0][1] = DFFEAS(X1L21, GLOBAL(A1L35), A1L148,  , X1L25,  ,  ,  ,  );


--X1_RAM[1][1] is lab7:calculator|memory:RAM|RAM[1][1] at FF_X59_Y5_N2
--register power-up is low

X1_RAM[1][1] = DFFEAS(X1L37, GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--U1L381 is lab7:calculator|alu:calc_unit|result_temp~1 at MLABCELL_X52_Y3_N54
U1L381 = ( U1L47 & ( (!W1_prev_data_2[8]) # (!CB1L246) ) ) # ( !U1L47 & ( (W1_prev_data_2[8] & !CB1L246) ) );


--X1_RAM[0][2] is lab7:calculator|memory:RAM|RAM[0][2] at FF_X59_Y5_N10
--register power-up is low

X1_RAM[0][2] = DFFEAS( , GLOBAL(A1L35), A1L148,  , X1L25, D1_result[2],  ,  , VCC);


--X1_RAM[1][2] is lab7:calculator|memory:RAM|RAM[1][2] at FF_X59_Y5_N55
--register power-up is low

X1_RAM[1][2] = DFFEAS( , GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM, D1_result[2],  ,  , VCC);


--U1L382 is lab7:calculator|alu:calc_unit|result_temp~2 at MLABCELL_X52_Y3_N39
U1L382 = (!W1_prev_data_2[8] & ((U1L48))) # (W1_prev_data_2[8] & (!CB1L182));


--X1_RAM[0][3] is lab7:calculator|memory:RAM|RAM[0][3] at FF_X53_Y5_N59
--register power-up is low

X1_RAM[0][3] = DFFEAS( , GLOBAL(A1L35), A1L148,  , X1L25, D1_result[3],  ,  , VCC);


--X1_RAM[1][3] is lab7:calculator|memory:RAM|RAM[1][3] at FF_X59_Y5_N58
--register power-up is low

X1_RAM[1][3] = DFFEAS(X1L40, GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--U1L383 is lab7:calculator|alu:calc_unit|result_temp~3 at MLABCELL_X52_Y3_N48
U1L383 = (!W1_prev_data_2[8] & ((U1L49))) # (W1_prev_data_2[8] & (!CB1L122));


--X1_RAM[0][4] is lab7:calculator|memory:RAM|RAM[0][4] at FF_X52_Y5_N29
--register power-up is low

X1_RAM[0][4] = DFFEAS(X1L27, GLOBAL(A1L35), A1L148,  , X1L25,  ,  ,  ,  );


--X1_RAM[1][4] is lab7:calculator|memory:RAM|RAM[1][4] at FF_X57_Y5_N13
--register power-up is low

X1_RAM[1][4] = DFFEAS( , GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM, D1L18Q,  ,  , VCC);


--U1L384 is lab7:calculator|alu:calc_unit|result_temp~4 at MLABCELL_X52_Y3_N36
U1L384 = ( U1L50 & ( (!W1_prev_data_2[8]) # (!CB1L66) ) ) # ( !U1L50 & ( (W1_prev_data_2[8] & !CB1L66) ) );


--X1_RAM[0][5] is lab7:calculator|memory:RAM|RAM[0][5] at FF_X52_Y5_N26
--register power-up is low

X1_RAM[0][5] = DFFEAS(X1L29, GLOBAL(A1L35), A1L148,  , X1L25,  ,  ,  ,  );


--X1_RAM[1][5] is lab7:calculator|memory:RAM|RAM[1][5] at FF_X57_Y5_N16
--register power-up is low

X1_RAM[1][5] = DFFEAS(X1L43, GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--U1L385 is lab7:calculator|alu:calc_unit|result_temp~5 at MLABCELL_X52_Y3_N33
U1L385 = ( CB1L14 & ( (!W1_prev_data_2[8] & U1L51) ) ) # ( !CB1L14 & ( (U1L51) # (W1_prev_data_2[8]) ) );


--X1_RAM[0][6] is lab7:calculator|memory:RAM|RAM[0][6] at FF_X51_Y5_N50
--register power-up is low

X1_RAM[0][6] = DFFEAS(X1L31, GLOBAL(A1L35), A1L148,  , X1L25,  ,  ,  ,  );


--X1_RAM[1][6] is lab7:calculator|memory:RAM|RAM[1][6] at FF_X57_Y5_N7
--register power-up is low

X1_RAM[1][6] = DFFEAS(X1L45, GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--U1L386 is lab7:calculator|alu:calc_unit|result_temp~6 at MLABCELL_X52_Y3_N30
U1L386 = ( CB1L586 & ( (!W1_prev_data_2[8] & U1L52) ) ) # ( !CB1L586 & ( (U1L52) # (W1_prev_data_2[8]) ) );


--X1_RAM[0][7] is lab7:calculator|memory:RAM|RAM[0][7] at FF_X52_Y5_N32
--register power-up is low

X1_RAM[0][7] = DFFEAS(X1L33, GLOBAL(A1L35), A1L148,  , X1L25,  ,  ,  ,  );


--X1_RAM[1][7] is lab7:calculator|memory:RAM|RAM[1][7] at FF_X57_Y5_N10
--register power-up is low

X1_RAM[1][7] = DFFEAS(X1L47, GLOBAL(A1L35), A1L148,  , Y1_curr_state.WR_SAVE_MEM,  ,  ,  ,  );


--U1L387 is lab7:calculator|alu:calc_unit|result_temp~7 at MLABCELL_X52_Y3_N42
U1L387 = ( U1L53 & ( (!W1_prev_data_2[8]) # (!CB1L542) ) ) # ( !U1L53 & ( (W1_prev_data_2[8] & !CB1L542) ) );


--R1_WORD_SR[3] is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] at FF_X2_Y4_N43
--register power-up is low

R1_WORD_SR[3] = AMPP_FUNCTION(A1L16, R1L29, R1L18);


--R1L26 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 at LABCELL_X2_Y4_N54
R1L26 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[1], !R1_word_counter[0], !R1_word_counter[3], !R1_word_counter[2]);


--R1L27 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 at LABCELL_X2_Y4_N36
R1L27 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !S1_state[8], !R1L26, !S1_state[4], !R1_WORD_SR[3]);


--X1L25 is lab7:calculator|memory:RAM|RAM[0][3]~1 at LABCELL_X57_Y5_N18
X1L25 = ( Y1_curr_state.RE_WORKING_MEM & ( (!Y1_curr_state.WR_WORK_SAVE & (!Y1_curr_state.RE_SAVE_MEM & ((Y1_curr_state.WR_WORKING_MEM) # (Y1_curr_state.EXECUTE)))) ) );


--Y1_curr_state.WR_SAVE_MEM is lab7:calculator|fsm:state_machine|curr_state.WR_SAVE_MEM at FF_X57_Y5_N59
--register power-up is low

Y1_curr_state.WR_SAVE_MEM = DFFEAS(Y1L10, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--Y1L12 is lab7:calculator|fsm:state_machine|Selector0~0 at LABCELL_X57_Y5_N24
Y1L12 = ( Y1_curr_state.RE_WORKING_MEM & ( E4_edge & ( (!Y1_curr_state.WR_WORKING_MEM & !Y1_curr_state.WR_SAVE_MEM) ) ) ) # ( !Y1_curr_state.RE_WORKING_MEM & ( E4_edge & ( (!Y1_curr_state.WR_WORKING_MEM & !Y1_curr_state.WR_SAVE_MEM) ) ) ) # ( Y1_curr_state.RE_WORKING_MEM & ( !E4_edge & ( (!Y1_curr_state.WR_WORKING_MEM & !Y1_curr_state.WR_SAVE_MEM) ) ) ) # ( !Y1_curr_state.RE_WORKING_MEM & ( !E4_edge & ( (!Y1_curr_state.WR_WORKING_MEM & (!Y1_curr_state.WR_SAVE_MEM & ((E3_edge) # (E2_edge)))) ) ) );


--W1L17Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[0]~_Duplicate_1 at FF_X52_Y4_N26
--register power-up is low

W1L17Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[0],  ,  , VCC);


--W1_prev_data_1[8] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[8] at FF_X16_Y2_N28
--register power-up is low

W1_prev_data_1[8] = DFFEAS(A1L175, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--W1L20Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[1]~_Duplicate_1 at FF_X52_Y4_N11
--register power-up is low

W1L20Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[1],  ,  , VCC);


--W1L22Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[2]~_Duplicate_1 at FF_X47_Y4_N44
--register power-up is low

W1L22Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[2],  ,  , VCC);


--W1L24Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[3]~_Duplicate_1 at FF_X52_Y3_N28
--register power-up is low

W1L24Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[3],  ,  , VCC);


--W1L26Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[4]~_Duplicate_1 at FF_X52_Y4_N40
--register power-up is low

W1L26Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[4],  ,  , VCC);


--W1L28Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[5]~_Duplicate_1 at FF_X50_Y4_N52
--register power-up is low

W1L28Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[5],  ,  , VCC);


--W1L30Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[6]~_Duplicate_1 at FF_X52_Y5_N49
--register power-up is low

W1L30Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[6],  ,  , VCC);


--W1L32Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[7]~_Duplicate_1 at FF_X45_Y2_N37
--register power-up is low

W1L32Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[7],  ,  , VCC);


--W1_prev_data_1[9] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[9] at FF_X16_Y2_N26
--register power-up is low

W1_prev_data_1[9] = DFFEAS(A1L177, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E4_input_zz is lab7:calculator|rising_edge_synchronizer:detect_mr|input_zz at FF_X57_Y6_N10
--register power-up is low

E4_input_zz = DFFEAS(E4L6, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E4_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_mr|input_zzz at FF_X53_Y5_N46
--register power-up is low

E4_input_zzz = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , E4_input_zz,  ,  , VCC);


--E4L2 is lab7:calculator|rising_edge_synchronizer:detect_mr|edge~0 at LABCELL_X57_Y5_N42
E4L2 = ( !E4_input_zz & ( E4_input_zzz ) );


--E3_input_zz is lab7:calculator|rising_edge_synchronizer:detect_ms|input_zz at FF_X31_Y2_N40
--register power-up is low

E3_input_zz = DFFEAS(E3L6, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E3_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_ms|input_zzz at FF_X53_Y5_N17
--register power-up is low

E3_input_zzz = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , E3_input_zz,  ,  , VCC);


--E3L2 is lab7:calculator|rising_edge_synchronizer:detect_ms|edge~0 at LABCELL_X53_Y5_N9
E3L2 = (!E3_input_zz & E3_input_zzz);


--E2_input_zz is lab7:calculator|rising_edge_synchronizer:detect_exe|input_zz at FF_X53_Y5_N28
--register power-up is low

E2_input_zz = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , E2_input_z,  ,  , VCC);


--E2_input_zzz is lab7:calculator|rising_edge_synchronizer:detect_exe|input_zzz at FF_X51_Y5_N59
--register power-up is low

E2_input_zzz = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , E2_input_zz,  ,  , VCC);


--E2L2 is lab7:calculator|rising_edge_synchronizer:detect_exe|edge~0 at LABCELL_X51_Y5_N54
E2L2 = ( !E2_input_zz & ( E2_input_zzz ) );


--R1L28 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 at LABCELL_X2_Y4_N27
R1L28 = AMPP_FUNCTION(!R1_word_counter[4], !R1_word_counter[1], !R1_word_counter[3], !R1_word_counter[2]);


--R1L29 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 at LABCELL_X2_Y4_N42
R1L29 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !R1L28, !A1L17, !S1_state[8], !S1_state[4], !R1_word_counter[0]);


--Y1L10 is lab7:calculator|fsm:state_machine|next_state.WR_SAVE_MEM~0 at LABCELL_X57_Y5_N57
Y1L10 = (!Y1_curr_state.RE_WORKING_MEM & E3_edge);


--W1_prev_data_1[0] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[0] at FF_X47_Y4_N49
--register power-up is low

W1_prev_data_1[0] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[0],  ,  , VCC);


--instruction[13] is instruction[13] at FF_X16_Y2_N8
--register power-up is low

instruction[13] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[13],  ,  , VCC);


--instruction[10] is instruction[10] at FF_X16_Y2_N11
--register power-up is low

instruction[10] = DFFEAS(A1L113, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--instruction[12] is instruction[12] at FF_X16_Y2_N2
--register power-up is low

instruction[12] = DFFEAS(A1L117, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--instruction[11] is instruction[11] at FF_X16_Y2_N5
--register power-up is low

instruction[11] = DFFEAS(A1L115, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--A1L175 is op_2bit~0 at LABCELL_X16_Y2_N27
A1L175 = ( !instruction[10] & ( (!instruction[13] & (!instruction[12] $ (!instruction[11]))) ) );


--CB1L786 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[221]~0 at LABCELL_X56_Y4_N27
CB1L786 = ( CB1L186 & ( !CB1L182 ) );


--CB1L765 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[204]~1 at LABCELL_X56_Y4_N54
CB1L765 = (!CB1L122 & CB1L126);


--CB1L746 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[187]~2 at LABCELL_X56_Y4_N0
CB1L746 = ( CB1L70 & ( !CB1L66 ) );


--CB1L728 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[170]~3 at LABCELL_X50_Y4_N30
CB1L728 = ( !CB1L14 & ( CB1L18 ) );


--CB1L712 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[153]~4 at LABCELL_X46_Y2_N36
CB1L712 = ( !CB1L586 & ( CB1L590 ) );


--CB1L697 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[136]~5 at LABCELL_X48_Y2_N15
CB1L697 = ( CB1L546 & ( !CB1L542 ) );


--CB1L684 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[119]~6 at LABCELL_X46_Y3_N0
CB1L684 = ( CB1L510 & ( !CB1L506 ) );


--CB1L669 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[102]~7 at LABCELL_X50_Y3_N15
CB1L669 = (!W1L32Q & (!CB1L474 & CB1L478));


--CB1_sel[85] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[85] at MLABCELL_X47_Y5_N51
CB1_sel[85] = ( W1L30Q ) # ( !W1L30Q & ( W1L32Q ) );


--CB1_sel[68] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[68] at MLABCELL_X47_Y5_N42
CB1_sel[68] = ( W1L28Q & ( W1L30Q ) ) # ( !W1L28Q & ( W1L30Q ) ) # ( W1L28Q & ( !W1L30Q ) ) # ( !W1L28Q & ( !W1L30Q & ( W1L32Q ) ) );


--CB1L657 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[68]~8 at LABCELL_X46_Y4_N18
CB1L657 = ( CB1L426 & ( (!CB1L422 & !CB1_sel[68]) ) );


--CB1_sel[51] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[51] at MLABCELL_X47_Y5_N36
CB1_sel[51] = ( W1L28Q & ( W1L30Q ) ) # ( !W1L28Q & ( W1L30Q ) ) # ( W1L28Q & ( !W1L30Q ) ) # ( !W1L28Q & ( !W1L30Q & ( (W1L32Q) # (W1L26Q) ) ) );


--CB1_sel[34] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[34] at MLABCELL_X47_Y4_N51
CB1_sel[34] = ( W1L26Q & ( W1L32Q ) ) # ( !W1L26Q & ( W1L32Q ) ) # ( W1L26Q & ( !W1L32Q ) ) # ( !W1L26Q & ( !W1L32Q & ( ((W1L24Q) # (W1L30Q)) # (W1L28Q) ) ) );


--CB1L647 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[34]~9 at MLABCELL_X47_Y4_N57
CB1L647 = (!CB1_sel[34] & (!CB1L386 & CB1L390));


--CB1L644 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[17]~10 at MLABCELL_X47_Y4_N45
CB1L644 = (!CB1_sel[34] & (!CB1L2 & (CB1L6 & !W1L22Q)));


--CB1L648 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[34]~11 at MLABCELL_X47_Y4_N54
CB1L648 = (CB1L644 & ((CB1L386) # (CB1_sel[34])));


--CB1L652 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[51]~12 at LABCELL_X46_Y4_N51
CB1L652 = ( CB1L406 & ( CB1L402 & ( (CB1L648) # (CB1L647) ) ) ) # ( !CB1L406 & ( CB1L402 & ( (CB1L648) # (CB1L647) ) ) ) # ( CB1L406 & ( !CB1L402 & ( (!CB1_sel[51]) # ((CB1L648) # (CB1L647)) ) ) ) # ( !CB1L406 & ( !CB1L402 & ( (CB1_sel[51] & ((CB1L648) # (CB1L647))) ) ) );


--CB1L658 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[68]~13 at MLABCELL_X47_Y3_N48
CB1L658 = ( CB1L652 & ( (CB1_sel[68]) # (CB1L422) ) );


--CB1L664 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[85]~14 at MLABCELL_X47_Y3_N54
CB1L664 = ( CB1L450 & ( (((!CB1L446 & !CB1_sel[85])) # (CB1L658)) # (CB1L657) ) ) # ( !CB1L450 & ( (!CB1L446 & (CB1_sel[85] & ((CB1L658) # (CB1L657)))) # (CB1L446 & (((CB1L658) # (CB1L657)))) ) );


--CB1L670 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[102]~15 at LABCELL_X50_Y3_N12
CB1L670 = (CB1L664 & ((CB1L474) # (W1L32Q)));


--CB1L685 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[119]~16 at LABCELL_X50_Y3_N9
CB1L685 = ( CB1L669 & ( CB1L506 ) ) # ( !CB1L669 & ( (CB1L506 & CB1L670) ) );


--CB1L698 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[136]~17 at LABCELL_X48_Y2_N6
CB1L698 = ( CB1L685 & ( CB1L542 ) ) # ( !CB1L685 & ( (CB1L542 & CB1L684) ) );


--CB1L713 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[153]~18 at MLABCELL_X47_Y2_N15
CB1L713 = ( CB1L586 & ( (CB1L697) # (CB1L698) ) );


--CB1L729 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[170]~19 at LABCELL_X48_Y4_N0
CB1L729 = ( CB1L713 & ( CB1L14 ) ) # ( !CB1L713 & ( (CB1L14 & CB1L712) ) );


--CB1L747 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[187]~20 at LABCELL_X51_Y4_N48
CB1L747 = ( CB1L729 & ( CB1L66 ) ) # ( !CB1L729 & ( (CB1L66 & CB1L728) ) );


--CB1L766 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[204]~21 at LABCELL_X56_Y4_N57
CB1L766 = (CB1L122 & ((CB1L746) # (CB1L747)));


--CB1L787 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[221]~22 at LABCELL_X56_Y4_N24
CB1L787 = (CB1L182 & ((CB1L766) # (CB1L765)));


--W1_prev_data_1[1] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[1] at FF_X52_Y4_N59
--register power-up is low

W1_prev_data_1[1] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[1],  ,  , VCC);


--W1_prev_data_1[2] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[2] at FF_X47_Y4_N16
--register power-up is low

W1_prev_data_1[2] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[2],  ,  , VCC);


--W1_prev_data_1[3] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[3] at FF_X52_Y5_N43
--register power-up is low

W1_prev_data_1[3] = DFFEAS(W1L6, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--W1_prev_data_1[4] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[4] at FF_X52_Y4_N38
--register power-up is low

W1_prev_data_1[4] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[4],  ,  , VCC);


--W1_prev_data_1[5] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[5] at FF_X50_Y4_N32
--register power-up is low

W1_prev_data_1[5] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[5],  ,  , VCC);


--W1_prev_data_1[6] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[6] at FF_X52_Y5_N2
--register power-up is low

W1_prev_data_1[6] = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[6],  ,  , VCC);


--W1_prev_data_1[7] is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[7] at FF_X45_Y2_N10
--register power-up is low

W1_prev_data_1[7] = DFFEAS(W1L12, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--A1L177 is sw_sig[9]~0 at LABCELL_X16_Y2_N24
A1L177 = ( instruction[10] & ( (!instruction[12] & (!instruction[13] & !instruction[11])) ) ) # ( !instruction[10] & ( (!instruction[12] & (!instruction[13] & instruction[11])) ) );


--E4_input_z is lab7:calculator|rising_edge_synchronizer:detect_mr|input_z at FF_X31_Y2_N31
--register power-up is low

E4_input_z = DFFEAS(E4L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E3_input_z is lab7:calculator|rising_edge_synchronizer:detect_ms|input_z at FF_X31_Y2_N35
--register power-up is low

E3_input_z = DFFEAS(E3L7, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--E2_input_z is lab7:calculator|rising_edge_synchronizer:detect_exe|input_z at FF_X31_Y2_N13
--register power-up is low

E2_input_z = DFFEAS(A1L155, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--instruction[0] is instruction[0] at FF_X47_Y4_N29
--register power-up is low

instruction[0] = DFFEAS(A1L99, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--CB1_selnose[85] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[85] at MLABCELL_X47_Y3_N24
CB1_selnose[85] = ( CB1_sel[85] ) # ( !CB1_sel[85] & ( CB1L446 ) );


--CB1_selnose[51] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[51] at LABCELL_X46_Y4_N21
CB1_selnose[51] = ( CB1_sel[51] ) # ( !CB1_sel[51] & ( CB1L402 ) );


--CB1_selnose[17] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[17] at MLABCELL_X47_Y4_N24
CB1_selnose[17] = ( CB1_sel[34] ) # ( !CB1_sel[34] & ( (CB1L2) # (W1L22Q) ) );


--CB1L784 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[220]~23 at LABCELL_X56_Y4_N45
CB1L784 = ( CB1L190 & ( !CB1L182 ) );


--CB1L744 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[186]~24 at LABCELL_X50_Y4_N27
CB1L744 = (!CB1L66 & CB1L74);


--CB1L710 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[152]~25 at LABCELL_X46_Y2_N9
CB1L710 = ( !CB1L586 & ( CB1L594 ) );


--CB1_selnose[102] is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|selnose[102] at LABCELL_X46_Y3_N30
CB1_selnose[102] = ( W1L32Q ) # ( !W1L32Q & ( CB1L474 ) );


--CB1L643 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[16]~26 at MLABCELL_X47_Y4_N42
CB1L643 = ( CB1L10 & ( (!CB1L2 & (!CB1_sel[34] & !W1L22Q)) ) );


--CB1L646 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[33]~27 at MLABCELL_X47_Y4_N18
CB1L646 = ( CB1L643 & ( ((CB1L394) # (CB1L386)) # (CB1_sel[34]) ) ) # ( !CB1L643 & ( (!CB1_sel[34] & (!CB1L386 & CB1L394)) ) );


--CB1L651 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[50]~28 at LABCELL_X46_Y4_N30
CB1L651 = ( CB1L410 & ( ((!CB1L402 & !CB1_sel[51])) # (CB1L646) ) ) # ( !CB1L410 & ( (CB1L646 & ((CB1_sel[51]) # (CB1L402))) ) );


--CB1L656 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[67]~29 at MLABCELL_X47_Y3_N42
CB1L656 = ( CB1L430 & ( ((!CB1L422 & !CB1_sel[68])) # (CB1L651) ) ) # ( !CB1L430 & ( (CB1L651 & ((CB1_sel[68]) # (CB1L422))) ) );


--CB1L663 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[84]~30 at MLABCELL_X47_Y3_N36
CB1L663 = ( CB1L454 & ( ((!CB1_sel[85] & !CB1L446)) # (CB1L656) ) ) # ( !CB1L454 & ( (CB1L656 & ((CB1L446) # (CB1_sel[85]))) ) );


--CB1L681 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~31 at LABCELL_X46_Y3_N27
CB1L681 = ( CB1L506 & ( CB1L514 & ( (!CB1_selnose[102] & (CB1L482)) # (CB1_selnose[102] & ((CB1L663))) ) ) ) # ( !CB1L506 & ( CB1L514 ) ) # ( CB1L506 & ( !CB1L514 & ( (!CB1_selnose[102] & (CB1L482)) # (CB1_selnose[102] & ((CB1L663))) ) ) );


--CB1L696 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[135]~32 at LABCELL_X46_Y2_N3
CB1L696 = ( CB1L681 & ( (CB1L542) # (CB1L550) ) ) # ( !CB1L681 & ( (CB1L550 & !CB1L542) ) );


--CB1L711 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[152]~33 at LABCELL_X46_Y2_N0
CB1L711 = (CB1L586 & CB1L696);


--CB1L727 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[169]~34 at LABCELL_X50_Y4_N9
CB1L727 = ( CB1L14 & ( CB1L22 & ( (CB1L710) # (CB1L711) ) ) ) # ( !CB1L14 & ( CB1L22 ) ) # ( CB1L14 & ( !CB1L22 & ( (CB1L710) # (CB1L711) ) ) );


--CB1L745 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[186]~35 at LABCELL_X56_Y4_N3
CB1L745 = ( CB1L727 & ( CB1L66 ) );


--CB1L764 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[203]~36 at LABCELL_X56_Y4_N51
CB1L764 = ( CB1L744 & ( (CB1L122) # (CB1L130) ) ) # ( !CB1L744 & ( (!CB1L122 & (CB1L130)) # (CB1L122 & ((CB1L745))) ) );


--CB1L785 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[220]~37 at LABCELL_X56_Y4_N42
CB1L785 = ( CB1L764 & ( CB1L182 ) );


--instruction[1] is instruction[1] at FF_X52_Y4_N53
--register power-up is low

instruction[1] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[1],  ,  , VCC);


--instruction[2] is instruction[2] at FF_X47_Y4_N28
--register power-up is low

instruction[2] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[2],  ,  , VCC);


--instruction[3] is instruction[3] at FF_X17_Y3_N40
--register power-up is low

instruction[3] = DFFEAS(A1L103, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--instruction[4] is instruction[4] at FF_X50_Y4_N7
--register power-up is low

instruction[4] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[4],  ,  , VCC);


--instruction[5] is instruction[5] at FF_X51_Y5_N34
--register power-up is low

instruction[5] = DFFEAS(A1L106, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--instruction[6] is instruction[6] at FF_X52_Y5_N56
--register power-up is low

instruction[6] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[6],  ,  , VCC);


--instruction[7] is instruction[7] at FF_X31_Y2_N55
--register power-up is low

instruction[7] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[7],  ,  , VCC);


--instruction[9] is instruction[9] at FF_X31_Y2_N53
--register power-up is low

instruction[9] = DFFEAS(A1L111, GLOBAL(A1L35),  ,  , A1L148,  ,  ,  ,  );


--instruction[8] is instruction[8] at FF_X31_Y2_N50
--register power-up is low

instruction[8] = DFFEAS( , GLOBAL(A1L35),  ,  , A1L148, GB1_q_a[8],  ,  , VCC);


--decode_en is decode_en at FF_X16_Y2_N55
--register power-up is low

decode_en = DFFEAS(A1L37, GLOBAL(A1L35), A1L148,  ,  ,  ,  ,  ,  );


--A1L155 is keys_sig[3]~0 at LABCELL_X31_Y2_N12
A1L155 = ( !instruction[9] & ( (decode_en & !instruction[8]) ) );


--CB1L682 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~38 at LABCELL_X48_Y3_N54
CB1L682 = ( CB1L514 & ( !CB1L506 ) );


--CB1L683 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[118]~39 at LABCELL_X46_Y3_N42
CB1L683 = ( CB1_selnose[102] & ( (CB1L506 & CB1L663) ) ) # ( !CB1_selnose[102] & ( (CB1L506 & CB1L482) ) );


--CB1L762 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[202]~40 at LABCELL_X56_Y4_N6
CB1L762 = ( CB1L134 & ( !CB1L122 ) );


--CB1L725 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[168]~41 at LABCELL_X48_Y4_N51
CB1L725 = (!CB1L14 & CB1L26);


--CB1L694 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[134]~42 at LABCELL_X48_Y2_N3
CB1L694 = ( CB1L554 & ( !CB1L542 ) );


--CB1L667 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[100]~43 at LABCELL_X50_Y3_N3
CB1L667 = (!W1L32Q & (!CB1L474 & CB1L486));


--CB1L645 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[32]~44 at MLABCELL_X47_Y4_N21
CB1L645 = ( CB1L398 & ( (!CB1_sel[34] & !CB1L386) ) );


--CB1L650 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[49]~45 at LABCELL_X46_Y4_N39
CB1L650 = ( CB1L645 & ( CB1_sel[51] ) ) # ( CB1L645 & ( !CB1_sel[51] & ( (CB1L402) # (CB1L414) ) ) ) # ( !CB1L645 & ( !CB1_sel[51] & ( (CB1L414 & !CB1L402) ) ) );


--CB1L655 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[66]~46 at MLABCELL_X47_Y3_N45
CB1L655 = ( CB1L650 & ( ((CB1_sel[68]) # (CB1L434)) # (CB1L422) ) ) # ( !CB1L650 & ( (!CB1L422 & (CB1L434 & !CB1_sel[68])) ) );


--CB1L662 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[83]~47 at MLABCELL_X47_Y3_N30
CB1L662 = ( CB1L458 & ( ((!CB1L446 & !CB1_sel[85])) # (CB1L655) ) ) # ( !CB1L458 & ( (CB1L655 & ((CB1_sel[85]) # (CB1L446))) ) );


--CB1L668 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[100]~48 at LABCELL_X50_Y3_N6
CB1L668 = ( CB1L474 & ( CB1L662 ) ) # ( !CB1L474 & ( (CB1L662 & W1L32Q) ) );


--CB1L680 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[117]~49 at LABCELL_X50_Y3_N21
CB1L680 = ( CB1L518 & ( ((!CB1L506) # (CB1L668)) # (CB1L667) ) ) # ( !CB1L518 & ( (CB1L506 & ((CB1L668) # (CB1L667))) ) );


--CB1L695 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[134]~50 at LABCELL_X46_Y2_N57
CB1L695 = ( CB1L542 & ( CB1L680 ) );


--CB1L709 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[151]~51 at MLABCELL_X47_Y2_N6
CB1L709 = (!CB1L586 & (((CB1L598)))) # (CB1L586 & (((CB1L694)) # (CB1L695)));


--CB1L726 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[168]~52 at LABCELL_X56_Y4_N15
CB1L726 = ( CB1L14 & ( CB1L709 ) );


--CB1L743 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[185]~53 at LABCELL_X50_Y4_N24
CB1L743 = ( CB1L726 & ( (CB1L78) # (CB1L66) ) ) # ( !CB1L726 & ( (!CB1L66 & ((CB1L78))) # (CB1L66 & (CB1L725)) ) );


--CB1L763 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[202]~54 at LABCELL_X56_Y4_N9
CB1L763 = ( CB1L743 & ( CB1L122 ) );


--CB1L783 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[219]~55 at LABCELL_X56_Y4_N48
CB1L783 = ( CB1L182 & ( (CB1L763) # (CB1L762) ) ) # ( !CB1L182 & ( CB1L194 ) );


--CB1L781 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[218]~56 at LABCELL_X55_Y5_N3
CB1L781 = (!CB1L182 & CB1L198);


--CB1L741 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[184]~57 at LABCELL_X50_Y4_N15
CB1L741 = ( CB1L82 & ( !CB1L66 ) );


--CB1L707 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[150]~58 at LABCELL_X46_Y2_N51
CB1L707 = ( !CB1L586 & ( CB1L602 ) );


--CB1L649 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[48]~59 at LABCELL_X46_Y4_N54
CB1L649 = ( CB1L418 & ( !CB1_sel[51] & ( !CB1L402 ) ) );


--CB1L654 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[65]~60 at MLABCELL_X47_Y3_N51
CB1L654 = ( CB1L438 & ( ((!CB1L422 & !CB1_sel[68])) # (CB1L649) ) ) # ( !CB1L438 & ( (CB1L649 & ((CB1_sel[68]) # (CB1L422))) ) );


--CB1L661 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[82]~61 at MLABCELL_X47_Y3_N33
CB1L661 = ( CB1L654 & ( ((CB1L462) # (CB1_sel[85])) # (CB1L446) ) ) # ( !CB1L654 & ( (!CB1L446 & (!CB1_sel[85] & CB1L462)) ) );


--CB1L677 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~62 at LABCELL_X46_Y3_N15
CB1L677 = ( CB1L490 & ( (!CB1L506 & (((CB1L522)))) # (CB1L506 & ((!CB1_selnose[102]) # ((CB1L661)))) ) ) # ( !CB1L490 & ( (!CB1L506 & (((CB1L522)))) # (CB1L506 & (CB1_selnose[102] & ((CB1L661)))) ) );


--CB1L693 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[133]~63 at LABCELL_X46_Y2_N18
CB1L693 = ( CB1L558 & ( (!CB1L542) # (CB1L677) ) ) # ( !CB1L558 & ( (CB1L542 & CB1L677) ) );


--CB1L708 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[150]~64 at LABCELL_X46_Y2_N21
CB1L708 = ( CB1L693 & ( CB1L586 ) );


--CB1L724 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[167]~65 at LABCELL_X48_Y4_N54
CB1L724 = ( CB1L707 & ( (CB1L30) # (CB1L14) ) ) # ( !CB1L707 & ( (!CB1L14 & ((CB1L30))) # (CB1L14 & (CB1L708)) ) );


--CB1L742 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[184]~66 at LABCELL_X50_Y4_N12
CB1L742 = ( CB1L724 & ( CB1L66 ) );


--CB1L761 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[201]~67 at LABCELL_X50_Y4_N42
CB1L761 = ( CB1L742 & ( (CB1L122) # (CB1L138) ) ) # ( !CB1L742 & ( (!CB1L122 & ((CB1L138))) # (CB1L122 & (CB1L741)) ) );


--CB1L782 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[218]~68 at MLABCELL_X52_Y5_N51
CB1L782 = ( CB1L761 & ( CB1L182 ) );


--CB1L678 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~69 at LABCELL_X46_Y3_N9
CB1L678 = ( !CB1L506 & ( CB1L522 ) );


--CB1L679 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[116]~70 at LABCELL_X46_Y3_N48
CB1L679 = ( CB1L506 & ( CB1L490 & ( (!CB1_selnose[102]) # (CB1L661) ) ) ) # ( CB1L506 & ( !CB1L490 & ( (CB1_selnose[102] & CB1L661) ) ) );


--CB1L759 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[200]~71 at MLABCELL_X52_Y4_N21
CB1L759 = (!CB1L122 & CB1L142);


--CB1L722 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[166]~72 at MLABCELL_X52_Y4_N3
CB1L722 = ( CB1L34 & ( !CB1L14 ) );


--CB1L691 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[132]~73 at LABCELL_X48_Y2_N54
CB1L691 = ( CB1L562 & ( !CB1L542 ) );


--CB1L665 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[98]~74 at LABCELL_X46_Y3_N57
CB1L665 = ( !W1L32Q & ( (CB1L494 & !CB1L474) ) );


--CB1L653 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[64]~75 at MLABCELL_X47_Y3_N27
CB1L653 = ( !CB1L422 & ( (CB1L442 & !CB1_sel[68]) ) );


--CB1L660 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[81]~76 at MLABCELL_X47_Y3_N57
CB1L660 = ( CB1L653 & ( ((CB1L466) # (CB1_sel[85])) # (CB1L446) ) ) # ( !CB1L653 & ( (!CB1L446 & (!CB1_sel[85] & CB1L466)) ) );


--CB1L666 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[98]~77 at LABCELL_X50_Y3_N0
CB1L666 = ( CB1L660 & ( (CB1L474) # (W1L32Q) ) );


--CB1L676 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[115]~78 at LABCELL_X50_Y3_N18
CB1L676 = ( CB1L665 & ( (CB1L526) # (CB1L506) ) ) # ( !CB1L665 & ( (!CB1L506 & ((CB1L526))) # (CB1L506 & (CB1L666)) ) );


--CB1L692 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[132]~79 at LABCELL_X48_Y2_N57
CB1L692 = (CB1L542 & CB1L676);


--CB1L706 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[149]~80 at MLABCELL_X47_Y2_N12
CB1L706 = ( CB1L586 & ( (CB1L691) # (CB1L692) ) ) # ( !CB1L586 & ( CB1L606 ) );


--CB1L723 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[166]~81 at MLABCELL_X52_Y4_N0
CB1L723 = (CB1L14 & CB1L706);


--CB1L740 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[183]~82 at MLABCELL_X52_Y4_N45
CB1L740 = ( CB1L722 & ( (CB1L86) # (CB1L66) ) ) # ( !CB1L722 & ( (!CB1L66 & (CB1L86)) # (CB1L66 & ((CB1L723))) ) );


--CB1L760 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[200]~83 at MLABCELL_X52_Y4_N42
CB1L760 = (CB1L122 & CB1L740);


--CB1L780 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[217]~84 at MLABCELL_X52_Y4_N18
CB1L780 = ( CB1L202 & ( (!CB1L182) # ((CB1L759) # (CB1L760)) ) ) # ( !CB1L202 & ( (CB1L182 & ((CB1L759) # (CB1L760))) ) );


--CB1L778 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[216]~85 at LABCELL_X55_Y5_N6
CB1L778 = (!CB1L182 & CB1L206);


--CB1L738 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[182]~86 at LABCELL_X51_Y4_N54
CB1L738 = ( CB1L90 & ( !CB1L66 ) );


--CB1L704 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[148]~87 at LABCELL_X50_Y4_N0
CB1L704 = ( !CB1L586 & ( CB1L610 ) );


--CB1L659 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[80]~88 at MLABCELL_X47_Y3_N39
CB1L659 = ( !CB1L446 & ( (!CB1_sel[85] & CB1L470) ) );


--CB1L673 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~89 at LABCELL_X46_Y3_N36
CB1L673 = ( CB1_selnose[102] & ( (!CB1L506 & (CB1L530)) # (CB1L506 & ((CB1L659))) ) ) # ( !CB1_selnose[102] & ( (!CB1L506 & ((CB1L530))) # (CB1L506 & (CB1L498)) ) );


--CB1L690 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[131]~90 at LABCELL_X46_Y3_N39
CB1L690 = ( CB1L673 & ( (CB1L542) # (CB1L566) ) ) # ( !CB1L673 & ( (CB1L566 & !CB1L542) ) );


--CB1L705 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[148]~91 at LABCELL_X50_Y4_N48
CB1L705 = (CB1L586 & CB1L690);


--CB1L721 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[165]~92 at LABCELL_X50_Y4_N3
CB1L721 = ( CB1L705 & ( (CB1L14) # (CB1L38) ) ) # ( !CB1L705 & ( (!CB1L14 & ((CB1L38))) # (CB1L14 & (CB1L704)) ) );


--CB1L739 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[182]~93 at LABCELL_X50_Y4_N45
CB1L739 = ( CB1L66 & ( CB1L721 ) );


--CB1L758 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[199]~94 at MLABCELL_X52_Y4_N57
CB1L758 = ( CB1L738 & ( (CB1L146) # (CB1L122) ) ) # ( !CB1L738 & ( (!CB1L122 & ((CB1L146))) # (CB1L122 & (CB1L739)) ) );


--CB1L779 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[216]~95 at MLABCELL_X52_Y4_N27
CB1L779 = ( CB1L182 & ( CB1L758 ) );


--CB1L674 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~96 at LABCELL_X46_Y3_N45
CB1L674 = ( CB1L530 & ( !CB1L506 ) );


--CB1L675 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[114]~97 at LABCELL_X46_Y3_N12
CB1L675 = ( CB1L498 & ( (CB1L506 & ((!CB1_selnose[102]) # (CB1L659))) ) ) # ( !CB1L498 & ( (CB1L506 & (CB1_selnose[102] & CB1L659)) ) );


--CB1L756 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[198]~98 at MLABCELL_X52_Y4_N9
CB1L756 = (CB1L150 & !CB1L122);


--CB1L719 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[164]~99 at LABCELL_X48_Y4_N48
CB1L719 = ( CB1L42 & ( !CB1L14 ) );


--CB1L688 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[130]~100 at LABCELL_X48_Y2_N0
CB1L688 = (!CB1L542 & CB1L570);


--CB1L672 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[113]~101 at LABCELL_X48_Y3_N57
CB1L672 = ( CB1_selnose[102] & ( (!CB1L506 & CB1L534) ) ) # ( !CB1_selnose[102] & ( (!CB1L506 & ((CB1L534))) # (CB1L506 & (CB1L502)) ) );


--CB1L689 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[130]~102 at LABCELL_X46_Y2_N27
CB1L689 = ( CB1L542 & ( CB1L672 ) );


--CB1L703 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[147]~103 at MLABCELL_X47_Y2_N9
CB1L703 = ( CB1L688 & ( (CB1L614) # (CB1L586) ) ) # ( !CB1L688 & ( (!CB1L586 & (CB1L614)) # (CB1L586 & ((CB1L689))) ) );


--CB1L720 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[164]~104 at MLABCELL_X52_Y4_N6
CB1L720 = ( CB1L14 & ( CB1L703 ) );


--CB1L737 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[181]~105 at MLABCELL_X52_Y4_N12
CB1L737 = ( CB1L719 & ( (CB1L94) # (CB1L66) ) ) # ( !CB1L719 & ( (!CB1L66 & ((CB1L94))) # (CB1L66 & (CB1L720)) ) );


--CB1L757 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[198]~106 at MLABCELL_X52_Y4_N48
CB1L757 = ( CB1L122 & ( CB1L737 ) );


--CB1L777 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[215]~107 at MLABCELL_X52_Y4_N15
CB1L777 = ( CB1L182 & ( (CB1L756) # (CB1L757) ) ) # ( !CB1L182 & ( CB1L210 ) );


--CB1L775 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[214]~108 at LABCELL_X55_Y5_N9
CB1L775 = (!CB1L182 & CB1L214);


--CB1L735 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[180]~109 at LABCELL_X50_Y4_N54
CB1L735 = (!CB1L66 & CB1L98);


--CB1L701 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[146]~110 at LABCELL_X46_Y2_N33
CB1L701 = ( !CB1L586 & ( CB1L618 ) );


--CB1L671 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[112]~111 at LABCELL_X46_Y3_N21
CB1L671 = ( CB1L538 & ( !CB1L506 ) );


--CB1L687 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[129]~112 at LABCELL_X48_Y2_N9
CB1L687 = ( CB1L574 & ( (!CB1L542) # (CB1L671) ) ) # ( !CB1L574 & ( (CB1L542 & CB1L671) ) );


--CB1L702 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[146]~113 at LABCELL_X46_Y2_N12
CB1L702 = ( CB1L586 & ( CB1L687 ) );


--CB1L718 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[163]~114 at LABCELL_X48_Y4_N57
CB1L718 = (!CB1L14 & (((CB1L46)))) # (CB1L14 & (((CB1L702)) # (CB1L701)));


--CB1L736 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[180]~115 at LABCELL_X50_Y4_N57
CB1L736 = ( CB1L718 & ( CB1L66 ) );


--CB1L755 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[197]~116 at LABCELL_X56_Y4_N21
CB1L755 = ( CB1L122 & ( CB1L736 ) ) # ( !CB1L122 & ( CB1L736 & ( CB1L154 ) ) ) # ( CB1L122 & ( !CB1L736 & ( CB1L735 ) ) ) # ( !CB1L122 & ( !CB1L736 & ( CB1L154 ) ) );


--CB1L776 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[214]~117 at MLABCELL_X52_Y5_N9
CB1L776 = ( CB1L182 & ( CB1L755 ) );


--CB1L753 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[196]~118 at MLABCELL_X52_Y4_N36
CB1L753 = ( !CB1L122 & ( CB1L158 ) );


--CB1L716 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[162]~119 at LABCELL_X50_Y4_N39
CB1L716 = (!CB1L14 & CB1L50);


--CB1L686 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[128]~120 at LABCELL_X48_Y2_N12
CB1L686 = ( CB1L578 & ( (!CB1L542) # (X1_dout[7]) ) ) # ( !CB1L578 & ( (CB1L542 & X1_dout[7]) ) );


--CB1L700 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[145]~121 at MLABCELL_X47_Y2_N0
CB1L700 = ( CB1L686 & ( (CB1L622) # (CB1L586) ) ) # ( !CB1L686 & ( (!CB1L586 & CB1L622) ) );


--CB1L717 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[162]~122 at LABCELL_X50_Y4_N36
CB1L717 = (CB1L14 & CB1L700);


--CB1L734 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[179]~123 at LABCELL_X50_Y4_N33
CB1L734 = ( CB1L716 & ( (CB1L102) # (CB1L66) ) ) # ( !CB1L716 & ( (!CB1L66 & (CB1L102)) # (CB1L66 & ((CB1L717))) ) );


--CB1L754 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[196]~124 at MLABCELL_X52_Y4_N33
CB1L754 = ( CB1L734 & ( CB1L122 ) );


--CB1L774 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[213]~125 at MLABCELL_X52_Y4_N30
CB1L774 = ( CB1L218 & ( ((!CB1L182) # (CB1L753)) # (CB1L754) ) ) # ( !CB1L218 & ( (CB1L182 & ((CB1L753) # (CB1L754))) ) );


--CB1L772 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[212]~126 at LABCELL_X55_Y5_N0
CB1L772 = ( CB1L222 & ( !CB1L182 ) );


--CB1L732 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[178]~127 at LABCELL_X51_Y4_N57
CB1L732 = (!CB1L66 & CB1L106);


--CB1L699 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[144]~128 at MLABCELL_X47_Y2_N3
CB1L699 = ( X1_dout[6] & ( (CB1L626) # (CB1L586) ) ) # ( !X1_dout[6] & ( (!CB1L586 & CB1L626) ) );


--CB1L715 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[161]~129 at LABCELL_X55_Y4_N39
CB1L715 = ( CB1L699 & ( (CB1L14) # (CB1L54) ) ) # ( !CB1L699 & ( (CB1L54 & !CB1L14) ) );


--CB1L733 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[178]~130 at LABCELL_X55_Y4_N36
CB1L733 = ( CB1L715 & ( CB1L66 ) );


--CB1L752 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[195]~131 at LABCELL_X55_Y4_N57
CB1L752 = ( CB1L162 & ( (!CB1L122) # ((CB1L733) # (CB1L732)) ) ) # ( !CB1L162 & ( (CB1L122 & ((CB1L733) # (CB1L732))) ) );


--CB1L773 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[212]~132 at LABCELL_X55_Y4_N54
CB1L773 = ( CB1L752 & ( CB1L182 ) );


--CB1L750 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[194]~133 at MLABCELL_X52_Y4_N54
CB1L750 = (!CB1L122 & CB1L166);


--CB1L714 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[160]~134 at LABCELL_X48_Y4_N3
CB1L714 = ( X1_dout[5] & ( (CB1L58) # (CB1L14) ) ) # ( !X1_dout[5] & ( (!CB1L14 & CB1L58) ) );


--CB1L731 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[177]~135 at LABCELL_X50_Y4_N18
CB1L731 = ( CB1L66 & ( CB1L714 ) ) # ( !CB1L66 & ( CB1L110 ) );


--CB1L751 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[194]~136 at LABCELL_X50_Y4_N21
CB1L751 = (CB1L731 & CB1L122);


--CB1L771 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[211]~137 at MLABCELL_X52_Y5_N12
CB1L771 = ( CB1L226 & ( ((!CB1L182) # (CB1L750)) # (CB1L751) ) ) # ( !CB1L226 & ( (CB1L182 & ((CB1L750) # (CB1L751))) ) );


--CB1L769 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[210]~138 at LABCELL_X55_Y5_N15
CB1L769 = ( CB1L230 & ( !CB1L182 ) );


--CB1L730 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[176]~139 at LABCELL_X51_Y4_N51
CB1L730 = ( X1_dout[4] & ( (CB1L114) # (CB1L66) ) ) # ( !X1_dout[4] & ( (!CB1L66 & CB1L114) ) );


--CB1L749 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[193]~140 at LABCELL_X55_Y4_N24
CB1L749 = ( CB1L730 & ( (CB1L122) # (CB1L170) ) ) # ( !CB1L730 & ( (CB1L170 & !CB1L122) ) );


--CB1L770 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[210]~141 at LABCELL_X55_Y4_N21
CB1L770 = ( CB1L182 & ( CB1L749 ) );


--CB1L748 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[192]~142 at LABCELL_X55_Y4_N15
CB1L748 = ( X1_dout[3] & ( (CB1L174) # (CB1L122) ) ) # ( !X1_dout[3] & ( (!CB1L122 & CB1L174) ) );


--CB1L768 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[209]~143 at LABCELL_X55_Y4_N30
CB1L768 = ( CB1L182 & ( CB1L748 ) ) # ( !CB1L182 & ( CB1L748 & ( CB1L234 ) ) ) # ( !CB1L182 & ( !CB1L748 & ( CB1L234 ) ) );


--CB1L767 is lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|StageOut[208]~144 at LABCELL_X55_Y5_N12
CB1L767 = ( X1_dout[2] & ( (CB1L238) # (CB1L182) ) ) # ( !X1_dout[2] & ( (!CB1L182 & CB1L238) ) );


--V1L23 is lab7:calculator|three_digit_display:disp|ones_bcd[0]~0 at MLABCELL_X59_Y5_N33
V1L23 = !D1_result[0];


--E1L8 is rising_edge_synchronizer:edge_detect_exe|input_z~0 at LABCELL_X16_Y2_N12
E1L8 = ( !A1L150 );


--A1L178 is ~GND at LABCELL_X1_Y1_N24
A1L178 = GND;


--A1L18 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L18 = EQUATION NOT SUPPORTED;

--A1L19 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L19 = EQUATION NOT SUPPORTED;

--A1L16 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L16 = EQUATION NOT SUPPORTED;

--A1L17 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L17 = EQUATION NOT SUPPORTED;


--S1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X3_Y1_N53
--register power-up is low

S1_state[1] = AMPP_FUNCTION(A1L16, S1L21, A1L19, GND);


--S1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y3_N14
--register power-up is low

S1_state[4] = AMPP_FUNCTION(A1L16, S1L24, A1L19, GND);


--S1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y1_N47
--register power-up is low

S1_state[6] = AMPP_FUNCTION(A1L16, S1L26, A1L19, GND);


--S1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y3_N11
--register power-up is low

S1_state[11] = AMPP_FUNCTION(A1L16, S1L30, A1L19, GND);


--S1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y3_N4
--register power-up is low

S1_state[13] = AMPP_FUNCTION(A1L16, S1L32, A1L19, GND);


--Q1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X3_Y3_N14
--register power-up is low

Q1_irsr_reg[8] = AMPP_FUNCTION(A1L16, Q1L80, A1L179, !Q1_clr_reg, S1_state[3], Q1_virtual_ir_scan_reg);


--S1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X2_Y1_N26
--register power-up is low

S1_tms_cnt[2] = AMPP_FUNCTION(A1L16, S1L38, !A1L19, GND);


--S1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X2_Y1_N29
--register power-up is low

S1_tms_cnt[1] = AMPP_FUNCTION(A1L16, S1L40, !A1L19, GND);


--Q1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

Q1_tdo = AMPP_FUNCTION(!A1L16, Q1L136);


--K1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X2_Y3_N59
--register power-up is low

K1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L16, Q1L122, !Q1_clr_reg, GND);


--Q1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y1_N14
--register power-up is low

Q1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L16, Q1L23, S1_state[0], Q1L138);


--Q1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N50
--register power-up is low

Q1_clr_reg = AMPP_FUNCTION(A1L16, Q1L4);


--S1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y1_N11
--register power-up is low

S1_state[0] = AMPP_FUNCTION(A1L16, S1L4);


--S1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N23
--register power-up is low

S1_state[2] = AMPP_FUNCTION(A1L16, S1L22);


--S1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N5
--register power-up is low

S1_state[3] = AMPP_FUNCTION(A1L16, S1L23);


--S1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X2_Y2_N32
--register power-up is low

S1_state[5] = AMPP_FUNCTION(A1L16, S1L25);


--S1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X3_Y1_N38
--register power-up is low

S1_state[7] = AMPP_FUNCTION(A1L16, S1L27);


--S1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X3_Y1_N35
--register power-up is low

S1_state[8] = AMPP_FUNCTION(A1L16, S1L28);


--S1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X2_Y2_N41
--register power-up is low

S1_state[9] = AMPP_FUNCTION(A1L16, Q1L119);


--S1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y2_N35
--register power-up is low

S1_state[10] = AMPP_FUNCTION(A1L16, S1L29);


--S1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X2_Y2_N2
--register power-up is low

S1_state[12] = AMPP_FUNCTION(A1L16, S1L31);


--S1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X3_Y3_N20
--register power-up is low

S1_state[14] = AMPP_FUNCTION(A1L16, S1L33);


--S1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X3_Y1_N8
--register power-up is low

S1_state[15] = AMPP_FUNCTION(A1L16, Q1L138, GND);


--Q1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X1_Y1_N56
--register power-up is low

Q1_irf_reg[1][0] = AMPP_FUNCTION(A1L16, Q1_irsr_reg[0], !Q1_clr_reg, GND, Q1L53);


--Q1_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] at FF_X1_Y1_N17
--register power-up is low

Q1_irf_reg[1][1] = AMPP_FUNCTION(A1L16, Q1L55, !Q1_clr_reg, Q1L53);


--Q1_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] at FF_X1_Y1_N44
--register power-up is low

Q1_irf_reg[1][2] = AMPP_FUNCTION(A1L16, Q1L57, !Q1_clr_reg, Q1L53);


--Q1_irf_reg[1][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] at FF_X1_Y1_N47
--register power-up is low

Q1_irf_reg[1][3] = AMPP_FUNCTION(A1L16, Q1L59, !Q1_clr_reg, Q1L53);


--Q1_irf_reg[1][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] at FF_X1_Y1_N5
--register power-up is low

Q1_irf_reg[1][4] = AMPP_FUNCTION(A1L16, Q1_irsr_reg[4], !Q1_clr_reg, GND, Q1L53);


--Q1_irf_reg[1][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] at FF_X1_Y1_N13
--register power-up is low

Q1_irf_reg[1][5] = AMPP_FUNCTION(A1L16, Q1_irsr_reg[5], !Q1_clr_reg, GND, Q1L53);


--Q1_irf_reg[1][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] at FF_X1_Y1_N8
--register power-up is low

Q1_irf_reg[1][6] = AMPP_FUNCTION(A1L16, Q1L63, !Q1_clr_reg, Q1L53);


--Q1_irf_reg[1][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] at FF_X1_Y1_N11
--register power-up is low

Q1_irf_reg[1][7] = AMPP_FUNCTION(A1L16, Q1_irsr_reg[7], !Q1_clr_reg, GND, Q1L53);


--Q1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y3_N50
--register power-up is low

Q1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L16, Q1_irsr_reg[8], !Q1_clr_reg, GND, Q1L124);


--Q1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y3_N48
Q1L129 = AMPP_FUNCTION(!Q1_irsr_reg[8], !Q1_virtual_ir_tdo_sel_reg[0], !Q1_virtual_ir_scan_reg);


--Q1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N20
--register power-up is low

Q1_tdo_bypass_reg = AMPP_FUNCTION(A1L16, Q1L128, GND);


--Q1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X1_Y1_N49
--register power-up is low

Q1_irsr_reg[0] = AMPP_FUNCTION(A1L16, Q1L82, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X1_Y1_N31
--register power-up is low

Q1_irsr_reg[2] = AMPP_FUNCTION(A1L16, Q1L83, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X1_Y1_N52
--register power-up is low

Q1_irsr_reg[1] = AMPP_FUNCTION(A1L16, Q1L84, !Q1_clr_reg, Q1L69);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal3~0 at MLABCELL_X6_Y2_N18
Q1L24 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[2], !Q1_irsr_reg[0]);


--Q1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X3_Y2_N13
--register power-up is low

Q1_design_hash_reg[0] = AMPP_FUNCTION(A1L16, Q1L14, Q1L11);


--Q1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at MLABCELL_X3_Y3_N3
Q1L130 = AMPP_FUNCTION(!S1_state[3], !Q1_tdo_bypass_reg, !S1_state[4], !Q1_design_hash_reg[0], !Q1L24);


--Q1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y2_N57
Q1L131 = AMPP_FUNCTION(!HB1L2, !S1_state[3], !S1_state[4]);


--Q1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X4_Y2_N36
Q1L132 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[0], !Q1_virtual_ir_scan_reg);


--R2_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X2_Y1_N7
--register power-up is low

R2_WORD_SR[0] = AMPP_FUNCTION(A1L16, R2L20, R2L17);


--Q1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X2_Y2_N13
--register power-up is low

Q1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L16, Q1L32, Q1L26);


--Q1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X6_Y2_N51
Q1L133 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_hub_minor_ver_reg[0], !R2_WORD_SR[0], !Q1_irsr_reg[1], !Q1_virtual_ir_scan_reg, !Q1_irsr_reg[0]);


--Q1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y3_N15
Q1L134 = AMPP_FUNCTION(!Q1L133, !Q1_virtual_ir_scan_reg, !S1_state[4], !Q1_irsr_reg[8], !S1_state[3], !Q1_virtual_ir_tdo_sel_reg[0]);


--Q1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N45
Q1L135 = AMPP_FUNCTION(!S1_state[4], !S1_state[3], !Q1_tdo_bypass_reg, !S1_state[8]);


--Q1L136 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
Q1L136 = AMPP_FUNCTION(!Q1L130, !Q1L132, !Q1L129, !Q1L131, !Q1L135, !Q1L134);


--Q1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X2_Y2_N39
Q1L119 = AMPP_FUNCTION(!A1L19, !S1_state[2]);


--Q1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y1_N2
--register power-up is low

Q1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L16, Q1L22, S1_state[0], Q1L138);


--Q1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X2_Y3_N0
Q1L120 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_virtual_dr_scan_reg, !A1L19, !S1_state[15], !S1_state[4]);


--Q1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y3_N35
--register power-up is low

Q1_hub_mode_reg[1] = AMPP_FUNCTION(A1L16, Q1L39, !Q1_clr_reg, GND);


--Q1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X2_Y3_N51
Q1L121 = AMPP_FUNCTION(!Q1_irsr_reg[8], !S1_state[4], !A1L17, !A1L19);


--Q1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y3_N39
Q1L122 = AMPP_FUNCTION(!Q1_hub_mode_reg[1], !Q1L119, !K1_splitter_nodes_receive_0[3], !Q1L120, !Q1L121);


--Q1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X4_Y2_N40
--register power-up is low

Q1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L16, Q1_jtag_ir_reg[2], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X4_Y2_N22
--register power-up is low

Q1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L16, Q1L97, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X4_Y2_N1
--register power-up is low

Q1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L16, Q1_jtag_ir_reg[4], S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X4_Y2_N58
--register power-up is low

Q1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L16, Q1L94, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X4_Y2_N49
--register power-up is low

Q1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L16, Q1L91, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X4_Y2_N32
--register power-up is low

Q1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L16, A1L17, S1_state[0], GND, S1_state[11]);


--Q1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X4_Y2_N34
--register power-up is low

Q1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L16, Q1L104, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X4_Y2_N13
--register power-up is low

Q1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L16, Q1L102, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X4_Y2_N16
--register power-up is low

Q1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L16, Q1L100, S1_state[0], S1_state[11]);


--Q1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X4_Y2_N8
--register power-up is low

Q1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L16, Q1_jtag_ir_reg[6], S1_state[0], GND, S1_state[11]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X4_Y2_N6
Q1L21 = AMPP_FUNCTION(!Q1_jtag_ir_reg[7], !Q1_jtag_ir_reg[5], !Q1_jtag_ir_reg[9], !Q1_jtag_ir_reg[6], !Q1_jtag_ir_reg[8]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y1_N12
Q1L23 = AMPP_FUNCTION(!Q1L21, !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[3], !Q1_jtag_ir_reg[1], !Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[2]);


--Q1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y1_N48
Q1L138 = AMPP_FUNCTION(!S1_state[14], !A1L19, !S1_state[12]);


--Q1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y2_N43
--register power-up is low

Q1_hub_mode_reg[2] = AMPP_FUNCTION(A1L16, Q1L42, Q1_virtual_ir_scan_reg, GND);


--Q1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y2_N24
Q1L2 = AMPP_FUNCTION(!Q1_hub_mode_reg[2], !S1_state[1]);


--S1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X2_Y1_N24
S1L20 = AMPP_FUNCTION(!S1_state[9], !A1L19, !S1_state[0], !S1_tms_cnt[2]);


--S1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y1_N21
S1L21 = AMPP_FUNCTION(!S1_state[8], !S1_state[15], !S1_state[0], !S1_state[1]);


--S1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X2_Y2_N21
S1L22 = AMPP_FUNCTION(!A1L19, !S1_state[15], !S1_state[1], !S1_state[8]);


--S1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X2_Y2_N3
S1L23 = AMPP_FUNCTION(!A1L19, !S1_state[2]);


--S1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y3_N42
S1L24 = AMPP_FUNCTION(!S1_state[4], !S1_state[3], !S1_state[7]);


--S1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y2_N30
S1L25 = AMPP_FUNCTION(!A1L19, !S1_state[3], !S1_state[4]);


--S1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X3_Y1_N42
S1L26 = AMPP_FUNCTION(!S1_state[5], !S1_state[6]);


--S1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y1_N36
S1L27 = AMPP_FUNCTION(!A1L19, !S1_state[6]);


--S1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at MLABCELL_X3_Y1_N33
S1L28 = AMPP_FUNCTION(!S1_state[7], !S1_state[5], !A1L19);


--S1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y2_N33
S1L29 = AMPP_FUNCTION(!A1L19, !S1_state[9]);


--S1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X3_Y3_N57
S1L30 = AMPP_FUNCTION(!S1_state[11], !S1_state[10], !S1_state[14]);


--S1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X2_Y2_N0
S1L31 = AMPP_FUNCTION(!A1L19, !S1_state[11], !S1_state[10]);


--S1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y3_N36
S1L32 = AMPP_FUNCTION(!S1_state[12], !S1_state[13]);


--S1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y3_N18
S1L33 = AMPP_FUNCTION(!A1L19, !S1_state[13]);


--Q1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at MLABCELL_X3_Y1_N24
Q1L53 = AMPP_FUNCTION(!S1_state[7], !S1_state[5], !A1L19, !Q1_virtual_ir_scan_reg, !Q1_irsr_reg[8]);


--Q1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y3_N49
--register power-up is low

Q1_irsr_reg[3] = AMPP_FUNCTION(A1L16, Q1L74, !Q1_clr_reg);


--Q1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X1_Y1_N41
--register power-up is low

Q1_irsr_reg[4] = AMPP_FUNCTION(A1L16, Q1L85, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y1_N19
--register power-up is low

Q1_irsr_reg[5] = AMPP_FUNCTION(A1L16, Q1L86, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y1_N22
--register power-up is low

Q1_irsr_reg[6] = AMPP_FUNCTION(A1L16, Q1L87, !Q1_clr_reg, Q1L69);


--Q1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X1_Y1_N37
--register power-up is low

Q1_irsr_reg[7] = AMPP_FUNCTION(A1L16, Q1L88, !Q1_clr_reg, Q1L69);


--Q1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y2_N15
Q1L124 = AMPP_FUNCTION(!A1L19, !Q1_virtual_ir_scan_reg, !S1_state[7], !S1_state[5]);


--Q1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y3_N45
Q1L81 = AMPP_FUNCTION(!Q1_irsr_reg[8], !S1_state[4], !A1L17);


--Q1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N9
Q1L128 = AMPP_FUNCTION(!Q1_tdo_bypass_reg, !A1L17, !S1_state[4]);


--Q1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 at LABCELL_X1_Y1_N48
Q1L82 = AMPP_FUNCTION(!S1_state[3], !HB1_is_in_use_reg, !Q1_irsr_reg[1]);


--Q1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y3_N29
--register power-up is low

Q1_hub_mode_reg[0] = AMPP_FUNCTION(A1L16, Q1L43, !Q1_clr_reg, Q1L124);


--Q1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y3_N24
Q1L69 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_virtual_ir_scan_reg, !S1_state[3], !S1_state[4], !Q1_irsr_reg[3], !Q1_irsr_reg[8]);


--Q1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X1_Y1_N30
Q1L83 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[3], !HB1_ir_loaded_address_reg[1]);


--Q1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X1_Y1_N51
Q1L84 = AMPP_FUNCTION(!S1_state[3], !HB1_ir_loaded_address_reg[0], !Q1_irsr_reg[2]);


--Q1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X3_Y3_N33
Q1L5 = AMPP_FUNCTION(!Q1_virtual_dr_scan_reg, !S1_state[3]);


--Q1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y2_N23
--register power-up is low

Q1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L16, Q1L114, GND, Q1L110);


--Q1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y2_N5
--register power-up is low

Q1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L16, Q1L115, GND, Q1L110);


--Q1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y2_N11
--register power-up is low

Q1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L16, Q1L116, GND, Q1L110);


--Q1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y2_N2
--register power-up is low

Q1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L16, Q1L117, GND, Q1L110);


--Q1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y2_N50
--register power-up is low

Q1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L16, Q1L118, GND, Q1L110);


--Q1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 at MLABCELL_X3_Y2_N9
Q1L10 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[3], !Q1L113Q);


--Q1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y2_N6
Q1L13 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[4], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[3]);


--Q1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X3_Y2_N31
--register power-up is low

Q1_design_hash_reg[1] = AMPP_FUNCTION(A1L16, Q1L16, Q1L11);


--K1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X3_Y2_N37
--register power-up is low

K1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L16, K1L7, K1L6);


--Q1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at MLABCELL_X3_Y2_N12
Q1L14 = AMPP_FUNCTION(!Q1L10, !Q1L5, !Q1L13, !K1_sldfabric_ident_writedata[0], !Q1_design_hash_reg[1]);


--Q1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 at MLABCELL_X3_Y1_N39
Q1L11 = AMPP_FUNCTION(!Q1_virtual_dr_scan_reg, !S1_state[4], !S1_state[3]);


--R2_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X2_Y1_N37
--register power-up is low

R2_word_counter[0] = AMPP_FUNCTION(A1L16, R2L9, GND, R2L4);


--R2_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X2_Y1_N44
--register power-up is low

R2_word_counter[2] = AMPP_FUNCTION(A1L16, R2L10, GND, R2L4);


--R2_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X2_Y1_N16
--register power-up is low

R2_word_counter[3] = AMPP_FUNCTION(A1L16, R2L11, GND, R2L4);


--R2_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at MLABCELL_X3_Y3_N0
R2_clear_signal = AMPP_FUNCTION(!S1_state[8], !Q1_virtual_ir_scan_reg);


--R2_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X2_Y1_N19
--register power-up is low

R2_WORD_SR[1] = AMPP_FUNCTION(A1L16, R2L22, R2L17);


--R2L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X2_Y1_N6
R2L20 = AMPP_FUNCTION(!R2_word_counter[0], !R2_WORD_SR[1], !R2_clear_signal, !S1_state[4], !R2_word_counter[2], !R2_word_counter[3]);


--R2L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1 at MLABCELL_X3_Y1_N54
R2L17 = AMPP_FUNCTION(!S1_state[4], !Q1_virtual_ir_scan_reg, !Q1_virtual_dr_scan_reg, !S1_state[3], !S1_state[8]);


--Q1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X2_Y2_N29
--register power-up is low

Q1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L16, Q1L33, Q1L26);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X2_Y2_N12
Q1L32 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[1]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y3_N24
Q1L26 = AMPP_FUNCTION(!S1_state[3], !S1_state[4]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y1_N0
Q1L22 = AMPP_FUNCTION(!Q1L21, !Q1_jtag_ir_reg[0], !Q1_jtag_ir_reg[3], !Q1_jtag_ir_reg[1], !Q1_jtag_ir_reg[4], !Q1_jtag_ir_reg[2]);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y3_N18
Q1L39 = AMPP_FUNCTION(!Q1_irsr_reg[1], !Q1_irsr_reg[0], !Q1_hub_mode_reg[1], !Q1_irsr_reg[8], !Q1L124, !Q1_irsr_reg[2]);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 at LABCELL_X2_Y3_N45
Q1L40 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_irsr_reg[1]);


--Q1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N37
--register power-up is low

Q1_reset_ena_reg = AMPP_FUNCTION(A1L16, Q1L124, GND);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y3_N54
Q1L42 = AMPP_FUNCTION(!Q1_reset_ena_reg, !Q1_irsr_reg[8], !Q1_hub_mode_reg[1], !Q1_irsr_reg[0], !Q1L40, !Q1_hub_mode_reg[2]);


--S1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X2_Y2_N53
--register power-up is low

S1_tms_cnt[0] = AMPP_FUNCTION(A1L16, S1L39, GND);


--S1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X2_Y1_N27
S1L38 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[1], !S1_tms_cnt[2]);


--Q1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 at MLABCELL_X3_Y3_N39
Q1L70 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_irsr_reg[3], !Q1_irsr_reg[8], !Q1_hub_mode_reg[0], !S1_state[3]);


--Q1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 at MLABCELL_X3_Y3_N51
Q1L72 = AMPP_FUNCTION(!Q1_hub_mode_reg[0], !Q1_irsr_reg[8], !Q1_irsr_reg[3], !S1_state[3]);


--Q1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 at MLABCELL_X3_Y3_N36
Q1L73 = AMPP_FUNCTION(!Q1_virtual_ir_scan_reg, !Q1_irsr_reg[3], !S1_state[3], !Q1_irsr_reg[4], !S1_state[4]);


--Q1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 at MLABCELL_X3_Y3_N48
Q1L74 = AMPP_FUNCTION(!Q1L72, !Q1L73, !HB1_ir_loaded_address_reg[2], !Q1L70);


--Q1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 at LABCELL_X1_Y1_N39
Q1L85 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[5], !HB1_ir_loaded_address_reg[3]);


--Q1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 at LABCELL_X1_Y1_N18
Q1L86 = AMPP_FUNCTION(!S1_state[3], !HB1_ir_loaded_address_reg[4], !Q1_irsr_reg[6]);


--Q1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 at LABCELL_X1_Y1_N21
Q1L87 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[7], !A1L178);


--Q1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 at LABCELL_X1_Y1_N36
Q1L88 = AMPP_FUNCTION(!S1_state[3], !Q1_irsr_reg[8], !A1L178);


--Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y3_N27
Q1L43 = AMPP_FUNCTION(!Q1_irsr_reg[2], !Q1_irsr_reg[0], !Q1_irsr_reg[8], !Q1_irsr_reg[1]);


--Q1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at MLABCELL_X3_Y2_N18
Q1L114 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[3], !R2_clear_signal, !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1], !Q1L113Q);


--Q1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 at MLABCELL_X3_Y1_N18
Q1L110 = AMPP_FUNCTION(!S1_state[8], !Q1_virtual_ir_scan_reg, !Q1_virtual_dr_scan_reg, !S1_state[3]);


--Q1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y2_N51
Q1L115 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !R2_clear_signal);


--Q1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y2_N42
Q1L116 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !R2_clear_signal, !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[3]);


--Q1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y2_N27
Q1L117 = AMPP_FUNCTION(!R2_clear_signal, !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1]);


--Q1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y2_N45
Q1L118 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[1], !R2_clear_signal);


--Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y2_N3
Q1L15 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[3], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1]);


--Q1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X3_Y2_N55
--register power-up is low

Q1_design_hash_reg[2] = AMPP_FUNCTION(A1L16, Q1L18, Q1L11);


--K1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X3_Y2_N25
--register power-up is low

K1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L16, Q1_identity_contrib_shift_reg[1], GND, K1L6);


--Q1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at MLABCELL_X3_Y2_N30
Q1L16 = AMPP_FUNCTION(!K1_sldfabric_ident_writedata[1], !Q1L15, !Q1L10, !Q1L5, !Q1_design_hash_reg[2], !Q1L113Q);


--Q1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X4_Y2_N25
--register power-up is low

Q1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L16, Q1_identity_contrib_shift_reg[1], GND, Q1L46);


--K1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X2_Y3_N6
K1L6 = AMPP_FUNCTION(!S1_state[8], !Q1L40, !Q1_virtual_dr_scan_reg, !Q1_irsr_reg[0], !Q1_irsr_reg[8], !S1_state[4]);


--R2_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X2_Y1_N47
--register power-up is low

R2_word_counter[1] = AMPP_FUNCTION(A1L16, R2L12, GND, R2L4);


--R2_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X2_Y1_N14
--register power-up is low

R2_word_counter[4] = AMPP_FUNCTION(A1L16, R2L13, GND, R2L4);


--R2L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X2_Y1_N12
R2L9 = AMPP_FUNCTION(!R2_clear_signal, !R2_word_counter[1], !R2_word_counter[3], !R2_word_counter[0], !R2_word_counter[4], !R2_word_counter[2]);


--R2L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 at MLABCELL_X3_Y1_N57
R2L4 = AMPP_FUNCTION(!S1_state[4], !Q1_virtual_ir_scan_reg, !S1_state[3], !Q1_virtual_dr_scan_reg, !S1_state[8]);


--R2L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X2_Y1_N51
R2L10 = AMPP_FUNCTION(!R2_clear_signal, !R2_word_counter[2], !R2_word_counter[1], !R2_word_counter[0]);


--R2L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X2_Y1_N30
R2L11 = AMPP_FUNCTION(!R2_clear_signal, !R2_word_counter[0], !R2_word_counter[3], !R2_word_counter[1], !R2_word_counter[2]);


--R2_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X2_Y1_N22
--register power-up is low

R2_WORD_SR[2] = AMPP_FUNCTION(A1L16, R2L23, R2L17);


--R2L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2 at LABCELL_X2_Y1_N45
R2L21 = AMPP_FUNCTION(!R2_word_counter[0], !R2_word_counter[2], !R2_word_counter[1], !R2_word_counter[4]);


--R2L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X2_Y1_N18
R2L22 = AMPP_FUNCTION(!R2L21, !R2_clear_signal, !S1_state[4], !R2_WORD_SR[2]);


--Q1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X2_Y2_N7
--register power-up is low

Q1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L16, Q1L34, Q1L26);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X2_Y2_N27
Q1L33 = AMPP_FUNCTION(!Q1_hub_minor_ver_reg[2], !S1_state[3]);


--S1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X2_Y1_N3
S1L39 = AMPP_FUNCTION(!S1_tms_cnt[0], !A1L19);


--S1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X2_Y1_N0
S1L40 = AMPP_FUNCTION(!S1_tms_cnt[0], !S1_tms_cnt[1]);


--Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y2_N0
Q1L17 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[2], !Q1_mixer_addr_reg_internal[3], !Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[1]);


--Q1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X3_Y2_N16
--register power-up is low

Q1_design_hash_reg[3] = AMPP_FUNCTION(A1L16, Q1L20, Q1L11);


--K1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X3_Y2_N29
--register power-up is low

K1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L16, Q1_identity_contrib_shift_reg[2], GND, K1L6);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at MLABCELL_X3_Y2_N54
Q1L18 = AMPP_FUNCTION(!K1_sldfabric_ident_writedata[2], !Q1L17, !Q1L10, !Q1L5, !Q1_design_hash_reg[3], !Q1L113Q);


--Q1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X4_Y2_N43
--register power-up is low

Q1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L16, Q1_identity_contrib_shift_reg[2], GND, Q1L46);


--Q1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X2_Y3_N30
Q1L46 = AMPP_FUNCTION(!Q1_irsr_reg[1], !S1_state[4], !Q1_virtual_dr_scan_reg, !Q1_irsr_reg[0], !Q1_irsr_reg[8], !Q1_irsr_reg[2]);


--R2L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X2_Y1_N33
R2L12 = AMPP_FUNCTION(!R2_clear_signal, !R2_word_counter[0], !R2_word_counter[1]);


--R2L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X2_Y1_N39
R2L13 = AMPP_FUNCTION(!R2_word_counter[3], !R2_word_counter[1], !R2_word_counter[4], !R2_word_counter[2], !R2_clear_signal, !R2_word_counter[0]);


--R2_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X2_Y1_N55
--register power-up is low

R2_WORD_SR[3] = AMPP_FUNCTION(A1L16, R2L25, R2L17);


--R2L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X2_Y1_N21
R2L23 = AMPP_FUNCTION(!R2_clear_signal, !S1_state[4], !R2_WORD_SR[3], !R2L21);


--Q1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X2_Y2_N10
--register power-up is low

Q1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L16, Q1L35, GND, Q1L26);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X2_Y2_N6
Q1L34 = AMPP_FUNCTION(!S1_state[3], !Q1_hub_minor_ver_reg[3]);


--K1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X3_Y2_N40
--register power-up is low

K1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L16, K1L11, K1L6);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y2_N48
Q1L19 = AMPP_FUNCTION(!Q1_mixer_addr_reg_internal[0], !Q1_mixer_addr_reg_internal[3], !Q1_mixer_addr_reg_internal[1], !Q1_mixer_addr_reg_internal[2], !Q1L113Q);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at MLABCELL_X3_Y2_N15
Q1L20 = AMPP_FUNCTION(!Q1L10, !Q1L5, !K1_sldfabric_ident_writedata[3], !A1L17, !Q1L19);


--Q1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X4_Y2_N28
--register power-up is low

Q1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L16, Q1L49, Q1L46);


--R2L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X2_Y1_N42
R2L24 = AMPP_FUNCTION(!R2_word_counter[1], !R2_word_counter[2], !R2_word_counter[3]);


--R2L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y1_N54
R2L25 = AMPP_FUNCTION(!R2L24, !S1_state[4], !R2_word_counter[0], !A1L17, !R2_clear_signal, !R2_word_counter[4]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y1_N57
Q1L35 = AMPP_FUNCTION(!S1_state[3], !A1L17);


--Q1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X2_Y2_N56
--register power-up is low

Q1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L16, A1L17, GND, Q1L46);


--Q1L94 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X4_Y2_N57
Q1L94 = AMPP_FUNCTION(!Q1_jtag_ir_reg[3]);


--Q1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X4_Y2_N48
Q1L91 = AMPP_FUNCTION(!Q1_jtag_ir_reg[1]);






--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L158 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L158 = OUTPUT_BUFFER.O(.I(address[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L160 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L160 = OUTPUT_BUFFER.O(.I(address[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L162 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L162 = OUTPUT_BUFFER.O(.I(address[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L164 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L164 = OUTPUT_BUFFER.O(.I(address[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L166 is LEDR[4]~output at IOOBUF_X14_Y0_N36
A1L166 = OUTPUT_BUFFER.O(.I(address[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_AG5
LEDR[4] = OUTPUT();


--A1L168 is LEDR[5]~output at IOOBUF_X28_Y81_N2
A1L168 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_H14
LEDR[5] = OUTPUT();


--A1L170 is LEDR[6]~output at IOOBUF_X14_Y0_N19
A1L170 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_AJ2
LEDR[6] = OUTPUT();


--A1L172 is LEDR[7]~output at IOOBUF_X14_Y0_N53
A1L172 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_AH5
LEDR[7] = OUTPUT();


--A1L174 is LEDR[8]~output at IOOBUF_X32_Y81_N53
A1L174 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_B7
LEDR[8] = OUTPUT();


--A1L54 is HEX0[0]~output at IOOBUF_X89_Y8_N39
A1L54 = OUTPUT_BUFFER.O(.I(DB1L7), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[0] is HEX0[0] at PIN_AE26
HEX0[0] = OUTPUT();


--A1L56 is HEX0[1]~output at IOOBUF_X89_Y11_N79
A1L56 = OUTPUT_BUFFER.O(.I(DB1L6), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[1] is HEX0[1] at PIN_AE27
HEX0[1] = OUTPUT();


--A1L58 is HEX0[2]~output at IOOBUF_X89_Y11_N96
A1L58 = OUTPUT_BUFFER.O(.I(DB1L5), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[2] is HEX0[2] at PIN_AE28
HEX0[2] = OUTPUT();


--A1L60 is HEX0[3]~output at IOOBUF_X89_Y4_N79
A1L60 = OUTPUT_BUFFER.O(.I(DB1L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[3] is HEX0[3] at PIN_AG27
HEX0[3] = OUTPUT();


--A1L62 is HEX0[4]~output at IOOBUF_X89_Y13_N56
A1L62 = OUTPUT_BUFFER.O(.I(DB1L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[4] is HEX0[4] at PIN_AF28
HEX0[4] = OUTPUT();


--A1L64 is HEX0[5]~output at IOOBUF_X89_Y13_N39
A1L64 = OUTPUT_BUFFER.O(.I(DB1L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[5] is HEX0[5] at PIN_AG28
HEX0[5] = OUTPUT();


--A1L66 is HEX0[6]~output at IOOBUF_X89_Y4_N96
A1L66 = OUTPUT_BUFFER.O(.I(!DB1L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[6] is HEX0[6] at PIN_AH28
HEX0[6] = OUTPUT();


--A1L69 is HEX1[0]~output at IOOBUF_X89_Y6_N39
A1L69 = OUTPUT_BUFFER.O(.I(DB2L7), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[0] is HEX1[0] at PIN_AJ29
HEX1[0] = OUTPUT();


--A1L71 is HEX1[1]~output at IOOBUF_X89_Y6_N56
A1L71 = OUTPUT_BUFFER.O(.I(DB2L6), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[1] is HEX1[1] at PIN_AH29
HEX1[1] = OUTPUT();


--A1L73 is HEX1[2]~output at IOOBUF_X89_Y16_N39
A1L73 = OUTPUT_BUFFER.O(.I(DB2L5), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[2] is HEX1[2] at PIN_AH30
HEX1[2] = OUTPUT();


--A1L75 is HEX1[3]~output at IOOBUF_X89_Y16_N56
A1L75 = OUTPUT_BUFFER.O(.I(DB2L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[3] is HEX1[3] at PIN_AG30
HEX1[3] = OUTPUT();


--A1L77 is HEX1[4]~output at IOOBUF_X89_Y15_N39
A1L77 = OUTPUT_BUFFER.O(.I(DB2L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[4] is HEX1[4] at PIN_AF29
HEX1[4] = OUTPUT();


--A1L79 is HEX1[5]~output at IOOBUF_X89_Y15_N56
A1L79 = OUTPUT_BUFFER.O(.I(DB2L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[5] is HEX1[5] at PIN_AF30
HEX1[5] = OUTPUT();


--A1L81 is HEX1[6]~output at IOOBUF_X89_Y8_N56
A1L81 = OUTPUT_BUFFER.O(.I(!DB2L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[6] is HEX1[6] at PIN_AD27
HEX1[6] = OUTPUT();


--A1L84 is HEX2[0]~output at IOOBUF_X89_Y9_N22
A1L84 = OUTPUT_BUFFER.O(.I(DB3L7), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[0] is HEX2[0] at PIN_AB23
HEX2[0] = OUTPUT();


--A1L86 is HEX2[1]~output at IOOBUF_X89_Y23_N39
A1L86 = OUTPUT_BUFFER.O(.I(!DB3L6), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[1] is HEX2[1] at PIN_AE29
HEX2[1] = OUTPUT();


--A1L88 is HEX2[2]~output at IOOBUF_X89_Y23_N56
A1L88 = OUTPUT_BUFFER.O(.I(DB3L5), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[2] is HEX2[2] at PIN_AD29
HEX2[2] = OUTPUT();


--A1L90 is HEX2[3]~output at IOOBUF_X89_Y20_N79
A1L90 = OUTPUT_BUFFER.O(.I(!DB3L4), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[3] is HEX2[3] at PIN_AC28
HEX2[3] = OUTPUT();


--A1L92 is HEX2[4]~output at IOOBUF_X89_Y25_N39
A1L92 = OUTPUT_BUFFER.O(.I(DB3L3), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[4] is HEX2[4] at PIN_AD30
HEX2[4] = OUTPUT();


--A1L94 is HEX2[5]~output at IOOBUF_X89_Y20_N96
A1L94 = OUTPUT_BUFFER.O(.I(DB3L2), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[5] is HEX2[5] at PIN_AC29
HEX2[5] = OUTPUT();


--A1L96 is HEX2[6]~output at IOOBUF_X89_Y25_N56
A1L96 = OUTPUT_BUFFER.O(.I(!DB3L1), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[6] is HEX2[6] at PIN_AC30
HEX2[6] = OUTPUT();


--A1L34 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L34 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L148 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L148 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L150 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L150 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();










--A1L179 is ~QIC_CREATED_GND~I at LABCELL_X4_Y3_N0
A1L179 = GND;



--A1L35 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L35 = cyclonev_clkena(.INCLK = A1L34) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--X1L37 is lab7:calculator|memory:RAM|RAM[1][1]~feeder at MLABCELL_X59_Y5_N0
X1L37 = ( D1_result[1] );


--X1L21 is lab7:calculator|memory:RAM|RAM[0][1]~feeder at MLABCELL_X59_Y5_N9
X1L21 = ( D1_result[1] );


--X1L40 is lab7:calculator|memory:RAM|RAM[1][3]~feeder at MLABCELL_X59_Y5_N57
X1L40 = ( D1_result[3] );


--X1L27 is lab7:calculator|memory:RAM|RAM[0][4]~feeder at MLABCELL_X52_Y5_N27
X1L27 = ( D1L18Q );


--X1L29 is lab7:calculator|memory:RAM|RAM[0][5]~feeder at MLABCELL_X52_Y5_N24
X1L29 = ( D1_result[5] );


--X1L43 is lab7:calculator|memory:RAM|RAM[1][5]~feeder at LABCELL_X57_Y5_N15
X1L43 = ( D1_result[5] );


--X1L31 is lab7:calculator|memory:RAM|RAM[0][6]~feeder at LABCELL_X51_Y5_N48
X1L31 = ( D1_result[6] );


--X1L45 is lab7:calculator|memory:RAM|RAM[1][6]~feeder at LABCELL_X57_Y5_N6
X1L45 = ( D1_result[6] );


--X1L33 is lab7:calculator|memory:RAM|RAM[0][7]~feeder at MLABCELL_X52_Y5_N30
X1L33 = ( D1_result[7] );


--X1L47 is lab7:calculator|memory:RAM|RAM[1][7]~feeder at LABCELL_X57_Y5_N9
X1L47 = ( D1_result[7] );


--A1L99 is instruction[0]~feeder at MLABCELL_X47_Y4_N27
A1L99 = GB1_q_a[0];


--HB1L42 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~feeder at LABCELL_X1_Y2_N21
HB1L42 = AMPP_FUNCTION(!GB1_q_b[0]);


--D1L10 is lab7:calculator|result[0]~feeder at LABCELL_X57_Y5_N0
D1L10 = ( X1_dout[0] );


--D1L12 is lab7:calculator|result[1]~feeder at LABCELL_X53_Y5_N3
D1L12 = X1_dout[1];


--D1L14 is lab7:calculator|result[2]~feeder at LABCELL_X53_Y5_N0
D1L14 = ( X1_dout[2] );


--D1L16 is lab7:calculator|result[3]~feeder at LABCELL_X53_Y5_N30
D1L16 = X1_dout[3];


--D1L19 is lab7:calculator|result[4]~feeder at LABCELL_X53_Y5_N33
D1L19 = ( X1_dout[4] );


--D1L21 is lab7:calculator|result[5]~feeder at LABCELL_X53_Y5_N36
D1L21 = X1_dout[5];


--D1L23 is lab7:calculator|result[6]~feeder at LABCELL_X53_Y5_N39
D1L23 = X1_dout[6];


--D1L25 is lab7:calculator|result[7]~feeder at LABCELL_X53_Y5_N6
D1L25 = ( X1_dout[7] );


--HB1L44 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~feeder at LABCELL_X1_Y2_N54
HB1L44 = AMPP_FUNCTION(!GB1_q_b[1]);


--HB1L46 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~feeder at LABCELL_X1_Y2_N24
HB1L46 = AMPP_FUNCTION(!GB1_q_b[2]);


--A1L103 is instruction[3]~feeder at LABCELL_X17_Y3_N39
A1L103 = ( GB1_q_a[3] );


--HB1L48 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~feeder at LABCELL_X1_Y2_N0
HB1L48 = AMPP_FUNCTION(!GB1_q_b[3]);


--HB1L50 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~feeder at LABCELL_X1_Y2_N18
HB1L50 = AMPP_FUNCTION(!GB1_q_b[4]);


--HB1L70 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~feeder at LABCELL_X1_Y2_N30
HB1L70 = AMPP_FUNCTION(!GB1_q_b[13]);


--A1L113 is instruction[10]~feeder at LABCELL_X16_Y2_N9
A1L113 = ( GB1_q_a[10] );


--HB1L64 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~feeder at LABCELL_X1_Y2_N45
HB1L64 = AMPP_FUNCTION(!GB1_q_b[10]);


--A1L117 is instruction[12]~feeder at LABCELL_X16_Y2_N0
A1L117 = ( GB1_q_a[12] );


--HB1L68 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~feeder at LABCELL_X1_Y2_N36
HB1L68 = AMPP_FUNCTION(!GB1_q_b[12]);


--A1L115 is instruction[11]~feeder at LABCELL_X16_Y2_N3
A1L115 = ( GB1_q_a[11] );


--HB1L66 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~feeder at LABCELL_X1_Y2_N57
HB1L66 = AMPP_FUNCTION(!GB1_q_b[11]);


--A1L106 is instruction[5]~feeder at LABCELL_X51_Y5_N33
A1L106 = ( GB1_q_a[5] );


--HB1L52 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~feeder at LABCELL_X1_Y2_N15
HB1L52 = AMPP_FUNCTION(!GB1_q_b[5]);


--HB1L54 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~feeder at LABCELL_X1_Y2_N42
HB1L54 = AMPP_FUNCTION(!GB1_q_b[6]);


--HB1L56 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~feeder at LABCELL_X1_Y2_N33
HB1L56 = AMPP_FUNCTION(!GB1_q_b[7]);


--A1L111 is instruction[9]~feeder at LABCELL_X31_Y2_N51
A1L111 = ( GB1_q_a[9] );


--HB1L62 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~feeder at LABCELL_X1_Y2_N9
HB1L62 = AMPP_FUNCTION(!GB1_q_b[9]);


--HB1L60 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~feeder at LABCELL_X1_Y2_N6
HB1L60 = AMPP_FUNCTION(!GB1_q_b[8]);


--HB1L72 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]~feeder at LABCELL_X1_Y2_N39
HB1L72 = AMPP_FUNCTION(!GB1_q_b[14]);


--HB1L74 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~feeder at LABCELL_X1_Y2_N12
HB1L74 = AMPP_FUNCTION(!GB1_q_b[15]);


--A1L37 is decode_en~feeder at LABCELL_X16_Y2_N54
A1L37 = ( E1_edge );


--HB1L12 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~feeder at LABCELL_X1_Y3_N48
HB1L12 = AMPP_FUNCTION(!HB1L26Q);


--HB1L17 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]~feeder at LABCELL_X1_Y3_N24
HB1L17 = AMPP_FUNCTION(!HB1_ram_rom_addr_reg[4]);


--E1L6 is rising_edge_synchronizer:edge_detect_exe|input_zzz~feeder at LABCELL_X16_Y2_N30
E1L6 = ( E1_input_zz );


--Y1L7 is lab7:calculator|fsm:state_machine|curr_state.WR_WORKING_MEM~feeder at LABCELL_X57_Y5_N48
Y1L7 = ( Y1_next_state.WR_WORKING_MEM );


--HB1L84 is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~feeder at LABCELL_X1_Y3_N15
HB1L84 = AMPP_FUNCTION(!HB1L83);


--E1L7 is rising_edge_synchronizer:edge_detect_exe|input_zz~feeder at LABCELL_X16_Y2_N33
E1L7 = ( E1_input_z );


--X1L3 is lab7:calculator|memory:RAM|dout[0]~feeder at MLABCELL_X59_Y5_N51
X1L3 = ( X1_RAM[0][0] );


--X1L5 is lab7:calculator|memory:RAM|dout[1]~feeder at MLABCELL_X59_Y5_N48
X1L5 = X1_RAM[0][1];


--X1L7 is lab7:calculator|memory:RAM|dout[2]~feeder at MLABCELL_X52_Y5_N39
X1L7 = ( X1_RAM[0][2] );


--X1L9 is lab7:calculator|memory:RAM|dout[3]~feeder at MLABCELL_X52_Y5_N36
X1L9 = X1_RAM[0][3];


--X1L11 is lab7:calculator|memory:RAM|dout[4]~feeder at MLABCELL_X52_Y5_N18
X1L11 = X1_RAM[0][4];


--X1L13 is lab7:calculator|memory:RAM|dout[5]~feeder at MLABCELL_X52_Y5_N21
X1L13 = ( X1_RAM[0][5] );


--X1L15 is lab7:calculator|memory:RAM|dout[6]~feeder at LABCELL_X51_Y5_N27
X1L15 = ( X1_RAM[0][6] );


--X1L17 is lab7:calculator|memory:RAM|dout[7]~feeder at MLABCELL_X52_Y5_N15
X1L17 = ( X1_RAM[0][7] );


--E4L6 is lab7:calculator|rising_edge_synchronizer:detect_mr|input_zz~feeder at LABCELL_X57_Y6_N9
E4L6 = ( E4_input_z );


--E3L6 is lab7:calculator|rising_edge_synchronizer:detect_ms|input_zz~feeder at LABCELL_X31_Y2_N39
E3L6 = ( E3_input_z );


--W1L6 is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[3]~feeder at MLABCELL_X52_Y5_N42
W1L6 = ( instruction[3] );


--W1L12 is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[7]~feeder at LABCELL_X45_Y2_N9
W1L12 = ( instruction[7] );


--E4L7 is lab7:calculator|rising_edge_synchronizer:detect_mr|input_z~feeder at LABCELL_X31_Y2_N30
E4L7 = ( instruction[9] );


--E3L7 is lab7:calculator|rising_edge_synchronizer:detect_ms|input_z~feeder at LABCELL_X31_Y2_N33
E3L7 = ( instruction[8] );


--Q1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder at LABCELL_X1_Y1_N42
Q1L57 = AMPP_FUNCTION(!Q1_irsr_reg[2]);


--Q1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder at LABCELL_X1_Y1_N15
Q1L55 = AMPP_FUNCTION(!Q1_irsr_reg[1]);


--Q1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at LABCELL_X4_Y2_N33
Q1L104 = AMPP_FUNCTION(!Q1_jtag_ir_reg[9]);


--Q1L102 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X4_Y2_N12
Q1L102 = AMPP_FUNCTION(!Q1_jtag_ir_reg[8]);


--Q1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at LABCELL_X4_Y2_N15
Q1L100 = AMPP_FUNCTION(!Q1_jtag_ir_reg[7]);


--Q1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at LABCELL_X4_Y2_N21
Q1L97 = AMPP_FUNCTION(!Q1_jtag_ir_reg[5]);


--Q1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~feeder at LABCELL_X2_Y2_N48
Q1L4 = AMPP_FUNCTION(!Q1L2);


--S1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~feeder at MLABCELL_X3_Y1_N9
S1L4 = AMPP_FUNCTION(!S1L20);


--Q1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder at LABCELL_X1_Y1_N45
Q1L59 = AMPP_FUNCTION(!Q1_irsr_reg[3]);


--Q1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder at LABCELL_X1_Y1_N6
Q1L63 = AMPP_FUNCTION(!Q1_irsr_reg[6]);


--Q1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder at MLABCELL_X3_Y3_N12
Q1L80 = AMPP_FUNCTION(!Q1L81);


--K1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at MLABCELL_X3_Y2_N36
K1L7 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[0]);


--K1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at MLABCELL_X3_Y2_N39
K1L11 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[3]);


--Q1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X4_Y2_N27
Q1L49 = AMPP_FUNCTION(!Q1_identity_contrib_shift_reg[3]);


--V1L18 is lab7:calculator|three_digit_display:disp|hundreds_bcd[3]~feeder at MLABCELL_X59_Y5_N30
V1L18 = VCC;


--D1L18Q is lab7:calculator|result[4]~DUPLICATE at FF_X53_Y5_N34
--register power-up is low

D1L18Q = DFFEAS(D1L19, GLOBAL(A1L35), A1L148,  , Y1_next_state.WR_WORKING_MEM, U1_result_temp[4],  ,  , X1L24);


--HB1L26Q is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE at FF_X1_Y4_N13
--register power-up is low

HB1L26Q = AMPP_FUNCTION(A1L16, HB1L35, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1L30Q is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE at FF_X1_Y4_N40
--register power-up is low

HB1L30Q = AMPP_FUNCTION(A1L16, HB1L36, !Q1_irf_reg[1][0], GND, HB1L29);


--HB1L33Q is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~DUPLICATE at FF_X1_Y4_N28
--register power-up is low

HB1L33Q = AMPP_FUNCTION(A1L16, HB1L38, !Q1_irf_reg[1][0], GND, HB1L29);


--R1L7Q is rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE at FF_X2_Y4_N23
--register power-up is low

R1L7Q = AMPP_FUNCTION(A1L16, R1L11, GND, R1L9);


--W1L18Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_2[0]~_Duplicate_1DUPLICATE at FF_X52_Y4_N25
--register power-up is low

W1L18Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , W1_prev_data_1[0],  ,  , VCC);


--W1L10Q is lab7:calculator|clock_synchronizer:sw_clk_sync|prev_data_1[6]~DUPLICATE at FF_X52_Y5_N1
--register power-up is low

W1L10Q = DFFEAS( , GLOBAL(A1L35), A1L148,  ,  , instruction[6],  ,  , VCC);


--Q1L113Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE at FF_X3_Y2_N22
--register power-up is low

Q1L113Q = AMPP_FUNCTION(A1L16, Q1L114, GND, Q1L110);


