{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652041252003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041252004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 16:20:51 2022 " "Processing started: Sun May  8 16:20:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041252004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041252004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041252004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652041252131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652041252131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041257444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_key " "Found entity 1: ps2_key" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041257445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2scan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2scan " "Found entity 1: ps2scan" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041257446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041257446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.v 1 1 " "Found 1 design units, including 1 entities, in source file digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 digits " "Found entity 1: digits" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041257446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_key " "Elaborating entity \"ps2_key\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652041257489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2scan ps2scan:ps2scan " "Elaborating entity \"ps2scan\" for hierarchy \"ps2scan:ps2scan\"" {  } { { "ps2_key.v" "ps2scan" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041257490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "got_ack ps2scan.v(20) " "Verilog HDL or VHDL warning at ps2scan.v(20): object \"got_ack\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "passed ps2scan.v(21) " "Verilog HDL or VHDL warning at ps2scan.v(21): object \"passed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "failed ps2scan.v(22) " "Verilog HDL or VHDL warning at ps2scan.v(22): object \"failed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_f0 ps2scan.v(199) " "Verilog HDL or VHDL warning at ps2scan.v(199): object \"key_f0\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ps2scan.v(46) " "Verilog HDL assignment warning at ps2scan.v(46): truncated value with size 32 to match size of target (14)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data_byte ps2scan.v(34) " "Verilog HDL Always Construct warning at ps2scan.v(34): inferring latch(es) for variable \"send_data_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2scan.v(279) " "Verilog HDL assignment warning at ps2scan.v(279): truncated value with size 32 to match size of target (8)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[0\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[0\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[1\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[1\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[2\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[2\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[3\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[3\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[4\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[4\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[5\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[5\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[6\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[6\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_byte\[7\] ps2scan.v(34) " "Inferred latch for \"send_data_byte\[7\]\" at ps2scan.v(34)" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041257491 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "ps2_key.v" "speed_select" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041257492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "ps2_key.v" "my_uart_tx" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041257492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits digits:digits " "Elaborating entity \"digits\" for hierarchy \"digits:digits\"" {  } { { "ps2_key.v" "digits" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041257493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digits.v(94) " "Verilog HDL assignment warning at digits.v(94): truncated value with size 32 to match size of target (16)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652041257493 "|ps2_key|digits:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 digits.v(99) " "Verilog HDL assignment warning at digits.v(99): truncated value with size 32 to match size of target (2)" {  } { { "digits.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/digits.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652041257493 "|ps2_key|digits:digits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1652041257631 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1652041257631 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 66 -1 0 } } { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 15 -1 0 } } { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652041257929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652041257929 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[12\] ps2scan:ps2scan\|send_counter\[12\]~_emulated ps2scan:ps2scan\|send_counter\[12\]~1 " "Register \"ps2scan:ps2scan\|send_counter\[12\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[12\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[12\]~1\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[11\] ps2scan:ps2scan\|send_counter\[11\]~_emulated ps2scan:ps2scan\|send_counter\[11\]~6 " "Register \"ps2scan:ps2scan\|send_counter\[11\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[11\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[11\]~6\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[10\] ps2scan:ps2scan\|send_counter\[10\]~_emulated ps2scan:ps2scan\|send_counter\[10\]~11 " "Register \"ps2scan:ps2scan\|send_counter\[10\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[10\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[10\]~11\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[9\] ps2scan:ps2scan\|send_counter\[9\]~_emulated ps2scan:ps2scan\|send_counter\[9\]~16 " "Register \"ps2scan:ps2scan\|send_counter\[9\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[9\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[9\]~16\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[8\] ps2scan:ps2scan\|send_counter\[8\]~_emulated ps2scan:ps2scan\|send_counter\[8\]~21 " "Register \"ps2scan:ps2scan\|send_counter\[8\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[8\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[8\]~21\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[7\] ps2scan:ps2scan\|send_counter\[7\]~_emulated ps2scan:ps2scan\|send_counter\[7\]~26 " "Register \"ps2scan:ps2scan\|send_counter\[7\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[7\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[7\]~26\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[6\] ps2scan:ps2scan\|send_counter\[6\]~_emulated ps2scan:ps2scan\|send_counter\[6\]~31 " "Register \"ps2scan:ps2scan\|send_counter\[6\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[6\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[6\]~31\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[5\] ps2scan:ps2scan\|send_counter\[5\]~_emulated ps2scan:ps2scan\|send_counter\[5\]~36 " "Register \"ps2scan:ps2scan\|send_counter\[5\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[5\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[5\]~36\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[4\] ps2scan:ps2scan\|send_counter\[4\]~_emulated ps2scan:ps2scan\|send_counter\[4\]~41 " "Register \"ps2scan:ps2scan\|send_counter\[4\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[4\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[4\]~41\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[3\] ps2scan:ps2scan\|send_counter\[3\]~_emulated ps2scan:ps2scan\|send_counter\[3\]~46 " "Register \"ps2scan:ps2scan\|send_counter\[3\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[3\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[3\]~46\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[2\] ps2scan:ps2scan\|send_counter\[2\]~_emulated ps2scan:ps2scan\|send_counter\[2\]~51 " "Register \"ps2scan:ps2scan\|send_counter\[2\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[2\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[2\]~51\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[0\] ps2scan:ps2scan\|send_counter\[0\]~_emulated ps2scan:ps2scan\|send_counter\[0\]~56 " "Register \"ps2scan:ps2scan\|send_counter\[0\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[0\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[0\]~56\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2scan:ps2scan\|send_counter\[1\] ps2scan:ps2scan\|send_counter\[1\]~_emulated ps2scan:ps2scan\|send_counter\[1\]~61 " "Register \"ps2scan:ps2scan\|send_counter\[1\]\" is converted into an equivalent circuit using register \"ps2scan:ps2scan\|send_counter\[1\]~_emulated\" and latch \"ps2scan:ps2scan\|send_counter\[1\]~61\"" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652041257930 "|ps2_key|ps2scan:ps2scan|send_counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652041257930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Pin \"dig\[2\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652041258037 "|ps2_key|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652041258037 "|ps2_key|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652041258037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652041258116 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "led\[0\] ps2k_clk " "Output pin \"led\[0\]\" driven by bidirectional pin \"ps2k_clk\" cannot be tri-stated" {  } { { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 18 -1 0 } } { "ps2_key.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 13 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1652041258228 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2scan:ps2scan\|sending High " "Register ps2scan:ps2scan\|sending will power up to High" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652041258228 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2scan:ps2scan\|start_send High " "Register ps2scan:ps2scan\|start_send will power up to High" {  } { { "ps2scan.v" "" { Text "/home/matt/workspace/Altera-Cyclone-IV-board-V3.0/Example code/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652041258228 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1652041258228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652041258818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652041258891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041258891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652041258926 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652041258926 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652041258926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652041258926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652041258926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041258931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 16:20:58 2022 " "Processing ended: Sun May  8 16:20:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041258931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041258931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041258931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041258931 ""}
