# 16-Bit-RISC-Processor-design
A custom-designed 16-bit RISC processor implemented in Verilog HDL. The project features a loadâ€“store architecture, fixed-length instructions, a register-based datapath, and a hardwired control unit, with modular RTL design and simulation-based verification.
