Version 4
SHEET 1 1668 680
WIRE -368 80 -496 80
WIRE -336 80 -368 80
WIRE -272 80 -320 80
WIRE -80 80 -272 80
WIRE 128 80 0 80
WIRE 240 80 128 80
WIRE 464 80 320 80
WIRE 640 80 464 80
WIRE 688 80 640 80
WIRE 736 80 704 80
WIRE 752 80 736 80
WIRE 752 208 752 80
WIRE -496 224 -496 80
WIRE 464 224 464 80
WIRE 464 288 464 272
WIRE -496 448 -496 304
WIRE -368 448 -496 448
WIRE -336 448 -368 448
WIRE -272 448 -320 448
WIRE -80 448 -272 448
WIRE 144 448 0 448
WIRE 240 448 144 448
WIRE 464 448 464 288
WIRE 464 448 320 448
WIRE 640 448 464 448
WIRE 688 448 640 448
WIRE 736 448 704 448
WIRE 752 448 752 288
WIRE 752 448 736 448
WIRE -496 512 -496 448
FLAG -496 512 0
FLAG -272 80 t1[0:255]
FLAG 640 80 t1[1:256]
FLAG -368 80 t1[0]
FLAG 736 80 t1[256]
FLAG 128 80 i1[1:256]
FLAG 640 448 t2[1:256]
FLAG 736 448 t2[256]
FLAG -368 448 t2[0]
FLAG -272 448 t2[0:255]
FLAG 144 448 i2[1:256]
BUSTAP -320 80 -336 80
BUSTAP 688 80 704 80
BUSTAP -320 448 -336 448
BUSTAP 688 448 704 448
SYMBOL res 336 64 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1[1:256]
SYMATTR Value {dR/2}
SYMBOL cap 448 224 R0
SYMATTR InstName C12[1:256]
SYMATTR Value {dC}
SYMATTR SpiceLine Rser=0
SYMBOL ind 16 96 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L1[1:256]
SYMATTR Value {dL/2}
SYMATTR SpiceLine Rser=0
SYMBOL res 736 192 R0
SYMATTR InstName Rout
SYMATTR Value {Rterm}
SYMBOL voltage -496 208 R0
WINDOW 39 24 118 Left 2
WINDOW 123 24 124 Left 2
SYMATTR SpiceLine Rser=50
SYMATTR InstName V1
SYMATTR Value SINE(0 1)
SYMATTR Value2 AC 1.0
SYMBOL res 336 432 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2[1:256]
SYMATTR Value {dR/2}
SYMBOL ind 16 464 M270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L2[1:256]
SYMATTR Value {dL/2}
SYMATTR SpiceLine Rser=0
TEXT 360 -360 Left 2 !;.ac dec 300 1 1Meg
TEXT -128 -280 Center 4 ;256 Element Lossy Lumped Line
TEXT -128 -240 Center 2 ;See: 'Bussing of Connections and Components'\n@  http://ltwiki.org/index.php5?title=Undocumented_LTspice
TEXT -224 -152 Left 1 ;Note: \nThe input bus t[0:255] of the T element is one number lower than \nthe output bus t[1:256].  This connects all the element in series.\nYou can probe any individual wire in any bus or individual \ncomponent. in any element.  Just click and select the instance.
TEXT 360 -288 Left 2 !.param Rperlen=72.2\n.param Lperlen=711n\n.param Cperlen=58p\n\n.param len=1.232\n.param Rterm=1G
TEXT 856 96 Left 2 !.param Ntap=256\n.param dR={Rperlen*len/Ntap}\n.param dL={Lperlen*len/Ntap}\n.param dC={Cperlen*len/Ntap}
TEXT -512 -72 Left 2 !.ac oct 2000 10k 1G\n.net I(Rout) V1
