// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MulAddRecFNPipe_1(
  input         clock,
                reset,
                io_validin,	// src/main/scala/tile/FPU.scala:630:16
  input  [1:0]  io_op,	// src/main/scala/tile/FPU.scala:630:16
  input  [64:0] io_a,	// src/main/scala/tile/FPU.scala:630:16
                io_b,	// src/main/scala/tile/FPU.scala:630:16
                io_c,	// src/main/scala/tile/FPU.scala:630:16
  input  [2:0]  io_roundingMode,	// src/main/scala/tile/FPU.scala:630:16
  output [64:0] io_out,	// src/main/scala/tile/FPU.scala:630:16
  output [4:0]  io_exceptionFlags,	// src/main/scala/tile/FPU.scala:630:16
  output        io_validout	// src/main/scala/tile/FPU.scala:630:16
);

  wire [4:0]   io_exceptionFlags_0;
  wire [64:0]  io_out_0;
  wire         _mulAddRecFNToRaw_postMul_io_invalidExc;	// src/main/scala/tile/FPU.scala:647:42
  wire         _mulAddRecFNToRaw_postMul_io_rawOut_isNaN;	// src/main/scala/tile/FPU.scala:647:42
  wire         _mulAddRecFNToRaw_postMul_io_rawOut_isInf;	// src/main/scala/tile/FPU.scala:647:42
  wire         _mulAddRecFNToRaw_postMul_io_rawOut_isZero;	// src/main/scala/tile/FPU.scala:647:42
  wire         _mulAddRecFNToRaw_postMul_io_rawOut_sign;	// src/main/scala/tile/FPU.scala:647:42
  wire [12:0]  _mulAddRecFNToRaw_postMul_io_rawOut_sExp;	// src/main/scala/tile/FPU.scala:647:42
  wire [55:0]  _mulAddRecFNToRaw_postMul_io_rawOut_sig;	// src/main/scala/tile/FPU.scala:647:42
  wire [52:0]  _mulAddRecFNToRaw_preMul_io_mulAddA;	// src/main/scala/tile/FPU.scala:646:41
  wire [52:0]  _mulAddRecFNToRaw_preMul_io_mulAddB;	// src/main/scala/tile/FPU.scala:646:41
  wire [105:0] _mulAddRecFNToRaw_preMul_io_mulAddC;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isInfA;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isInfB;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_signProd;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isNaNC;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isInfC;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroC;	// src/main/scala/tile/FPU.scala:646:41
  wire [12:0]  _mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_CIsDominant;	// src/main/scala/tile/FPU.scala:646:41
  wire [5:0]   _mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist;	// src/main/scala/tile/FPU.scala:646:41
  wire [54:0]  _mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC;	// src/main/scala/tile/FPU.scala:646:41
  wire         _mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC;	// src/main/scala/tile/FPU.scala:646:41
  wire         io_validin_0 = io_validin;
  wire [1:0]   io_op_0 = io_op;
  wire [64:0]  io_a_0 = io_a;
  wire [64:0]  io_b_0 = io_b;
  wire [64:0]  io_c_0 = io_c;
  wire [2:0]   io_roundingMode_0 = io_roundingMode;
  wire         valid_stage0_pipe_out_bits = 1'h0;	// src/main/scala/chisel3/util/Valid.scala:123:21
  wire         io_validout_pipe_out_bits = 1'h0;	// src/main/scala/chisel3/util/Valid.scala:123:21
  wire         io_detectTininess = 1'h1;
  wire         detectTininess_stage0 = 1'h1;	// src/main/scala/tile/FPU.scala:661:37
  wire         detectTininess_stage0_pipe_out_bits = 1'h1;	// src/main/scala/chisel3/util/Valid.scala:123:21
  wire         io_validout_pipe_out_valid;	// src/main/scala/chisel3/util/Valid.scala:123:21
  wire [106:0] mulAddResult =
    {1'h0,
     {53'h0, _mulAddRecFNToRaw_preMul_io_mulAddA}
       * {53'h0, _mulAddRecFNToRaw_preMul_io_mulAddB}}
    + {1'h0, _mulAddRecFNToRaw_preMul_io_mulAddC};	// src/main/scala/tile/FPU.scala:646:41, :655:45, :656:50
  wire         valid_stage0_pipe_out_valid;	// src/main/scala/chisel3/util/Valid.scala:123:21
  wire [2:0]   roundingMode_stage0_pipe_out_bits;	// src/main/scala/chisel3/util/Valid.scala:123:21
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_valid =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isSigNaNAny;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isSigNaNAny =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isSigNaNAny;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNAOrB;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isNaNAOrB =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNAOrB;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfA;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfA =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfA;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroA;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroA =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroA;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfB;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfB =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfB;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroB;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroB =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroB;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_signProd;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_signProd =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_signProd;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNC;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isNaNC =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNC;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfC;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfC =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfC;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroC;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroC =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroC;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg  [12:0]  mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [12:0]  mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_sExpSum =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_doSubMags;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_doSubMags =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_doSubMags;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CIsDominant;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_CIsDominant =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CIsDominant;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg  [5:0]   mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [5:0]   mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_CDom_CAlignDist =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg  [54:0]  mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_highAlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [54:0]  mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_highAlignedSigC =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_highAlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_bit0AlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_bit0AlignedSigC =
    mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_bit0AlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_out_valid =
    mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg  [106:0] mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [106:0] mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_out_bits =
    mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          mulAddRecFNToRaw_postMul_io_roundingMode_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         mulAddRecFNToRaw_postMul_io_roundingMode_pipe_out_valid =
    mulAddRecFNToRaw_postMul_io_roundingMode_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg  [2:0]   mulAddRecFNToRaw_postMul_io_roundingMode_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [2:0]   mulAddRecFNToRaw_postMul_io_roundingMode_pipe_out_bits =
    mulAddRecFNToRaw_postMul_io_roundingMode_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundingMode_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         roundingMode_stage0_pipe_out_valid = roundingMode_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg  [2:0]   roundingMode_stage0_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  assign roundingMode_stage0_pipe_out_bits = roundingMode_stage0_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  wire [2:0]   roundingMode_stage0 = roundingMode_stage0_pipe_out_bits;	// src/main/scala/chisel3/util/Valid.scala:123:21, src/main/scala/tile/FPU.scala:660:35
  reg          detectTininess_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         detectTininess_stage0_pipe_out_valid = detectTininess_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg          valid_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  assign valid_stage0_pipe_out_valid = valid_stage0_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  wire         valid_stage0 = valid_stage0_pipe_out_valid;	// src/main/scala/chisel3/util/Valid.scala:123:21, src/main/scala/tile/FPU.scala:659:28
  reg          roundRawFNToRecFN_io_invalidExc_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         roundRawFNToRecFN_io_invalidExc_pipe_out_valid =
    roundRawFNToRecFN_io_invalidExc_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg          roundRawFNToRecFN_io_invalidExc_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_invalidExc_pipe_out_bits =
    roundRawFNToRecFN_io_invalidExc_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_in_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         roundRawFNToRecFN_io_in_pipe_out_valid = roundRawFNToRecFN_io_in_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg          roundRawFNToRecFN_io_in_pipe_b_isNaN;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_in_pipe_out_bits_isNaN =
    roundRawFNToRecFN_io_in_pipe_b_isNaN;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_in_pipe_b_isInf;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_in_pipe_out_bits_isInf =
    roundRawFNToRecFN_io_in_pipe_b_isInf;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_in_pipe_b_isZero;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_in_pipe_out_bits_isZero =
    roundRawFNToRecFN_io_in_pipe_b_isZero;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_in_pipe_b_sign;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_in_pipe_out_bits_sign =
    roundRawFNToRecFN_io_in_pipe_b_sign;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg  [12:0]  roundRawFNToRecFN_io_in_pipe_b_sExp;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [12:0]  roundRawFNToRecFN_io_in_pipe_out_bits_sExp =
    roundRawFNToRecFN_io_in_pipe_b_sExp;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg  [55:0]  roundRawFNToRecFN_io_in_pipe_b_sig;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [55:0]  roundRawFNToRecFN_io_in_pipe_out_bits_sig =
    roundRawFNToRecFN_io_in_pipe_b_sig;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_roundingMode_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         roundRawFNToRecFN_io_roundingMode_pipe_out_valid =
    roundRawFNToRecFN_io_roundingMode_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg  [2:0]   roundRawFNToRecFN_io_roundingMode_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire [2:0]   roundRawFNToRecFN_io_roundingMode_pipe_out_bits =
    roundRawFNToRecFN_io_roundingMode_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          roundRawFNToRecFN_io_detectTininess_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  wire         roundRawFNToRecFN_io_detectTininess_pipe_out_valid =
    roundRawFNToRecFN_io_detectTininess_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  reg          roundRawFNToRecFN_io_detectTininess_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26
  wire         roundRawFNToRecFN_io_detectTininess_pipe_out_bits =
    roundRawFNToRecFN_io_detectTininess_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:123:21, :130:26
  reg          io_validout_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:129:24
  assign io_validout_pipe_out_valid = io_validout_pipe_v;	// src/main/scala/chisel3/util/Valid.scala:123:21, :129:24
  wire         io_validout_0 = io_validout_pipe_out_valid;	// src/main/scala/chisel3/util/Valid.scala:123:21
  always @(posedge clock) begin
    if (reset) begin
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      mulAddRecFNToRaw_postMul_io_roundingMode_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundingMode_stage0_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      detectTininess_stage0_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      valid_stage0_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundRawFNToRecFN_io_invalidExc_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundRawFNToRecFN_io_in_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundRawFNToRecFN_io_roundingMode_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundRawFNToRecFN_io_detectTininess_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      io_validout_pipe_v <= 1'h0;	// src/main/scala/chisel3/util/Valid.scala:129:24
    end
    else begin
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      mulAddRecFNToRaw_postMul_io_roundingMode_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundingMode_stage0_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      detectTininess_stage0_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      valid_stage0_pipe_v <= io_validin_0;	// src/main/scala/chisel3/util/Valid.scala:129:24
      roundRawFNToRecFN_io_invalidExc_pipe_v <= valid_stage0;	// src/main/scala/chisel3/util/Valid.scala:129:24, src/main/scala/tile/FPU.scala:659:28
      roundRawFNToRecFN_io_in_pipe_v <= valid_stage0;	// src/main/scala/chisel3/util/Valid.scala:129:24, src/main/scala/tile/FPU.scala:659:28
      roundRawFNToRecFN_io_roundingMode_pipe_v <= valid_stage0;	// src/main/scala/chisel3/util/Valid.scala:129:24, src/main/scala/tile/FPU.scala:659:28
      roundRawFNToRecFN_io_detectTininess_pipe_v <= valid_stage0;	// src/main/scala/chisel3/util/Valid.scala:129:24, src/main/scala/tile/FPU.scala:659:28
      io_validout_pipe_v <= valid_stage0;	// src/main/scala/chisel3/util/Valid.scala:129:24, src/main/scala/tile/FPU.scala:659:28
    end
    if (io_validin_0) begin
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isSigNaNAny <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNAOrB <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfA <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isInfA;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroA <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfB <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isInfB;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroB <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_signProd <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_signProd;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNC <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isNaNC;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfC <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isInfC;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroC <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_isZeroC;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_doSubMags <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CIsDominant <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_CIsDominant;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_highAlignedSigC <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_bit0AlignedSigC <=
        _mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:646:41
      mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b <= mulAddResult;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:656:50
      mulAddRecFNToRaw_postMul_io_roundingMode_pipe_b <= io_roundingMode_0;	// src/main/scala/chisel3/util/Valid.scala:130:26
      roundingMode_stage0_pipe_b <= io_roundingMode_0;	// src/main/scala/chisel3/util/Valid.scala:130:26
    end
    if (valid_stage0) begin	// src/main/scala/tile/FPU.scala:659:28
      roundRawFNToRecFN_io_invalidExc_pipe_b <= _mulAddRecFNToRaw_postMul_io_invalidExc;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_isNaN <= _mulAddRecFNToRaw_postMul_io_rawOut_isNaN;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_isInf <= _mulAddRecFNToRaw_postMul_io_rawOut_isInf;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_isZero <= _mulAddRecFNToRaw_postMul_io_rawOut_isZero;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_sign <= _mulAddRecFNToRaw_postMul_io_rawOut_sign;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_sExp <= _mulAddRecFNToRaw_postMul_io_rawOut_sExp;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_in_pipe_b_sig <= _mulAddRecFNToRaw_postMul_io_rawOut_sig;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:647:42
      roundRawFNToRecFN_io_roundingMode_pipe_b <= roundingMode_stage0;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:660:35
    end
    roundRawFNToRecFN_io_detectTininess_pipe_b <=
      valid_stage0 | roundRawFNToRecFN_io_detectTininess_pipe_b;	// src/main/scala/chisel3/util/Valid.scala:130:26, src/main/scala/tile/FPU.scala:659:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:9];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_v = _RANDOM[4'h0][0];	// src/main/scala/chisel3/util/Valid.scala:129:24
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isSigNaNAny = _RANDOM[4'h0][1];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNAOrB = _RANDOM[4'h0][2];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfA = _RANDOM[4'h0][3];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroA = _RANDOM[4'h0][4];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfB = _RANDOM[4'h0][5];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroB = _RANDOM[4'h0][6];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_signProd = _RANDOM[4'h0][7];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isNaNC = _RANDOM[4'h0][8];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isInfC = _RANDOM[4'h0][9];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_isZeroC = _RANDOM[4'h0][10];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum = _RANDOM[4'h0][23:11];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_doSubMags = _RANDOM[4'h0][24];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CIsDominant = _RANDOM[4'h0][25];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist =
          _RANDOM[4'h0][31:26];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_highAlignedSigC =
          {_RANDOM[4'h1], _RANDOM[4'h2][22:0]};	// src/main/scala/chisel3/util/Valid.scala:130:26
        mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_bit0AlignedSigC = _RANDOM[4'h2][23];	// src/main/scala/chisel3/util/Valid.scala:130:26
        mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_v = _RANDOM[4'h2][24];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_b =
          {_RANDOM[4'h2][31:25],
           _RANDOM[4'h3],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6][3:0]};	// src/main/scala/chisel3/util/Valid.scala:130:26
        mulAddRecFNToRaw_postMul_io_roundingMode_pipe_v = _RANDOM[4'h6][4];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        mulAddRecFNToRaw_postMul_io_roundingMode_pipe_b = _RANDOM[4'h6][7:5];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundingMode_stage0_pipe_v = _RANDOM[4'h6][8];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        roundingMode_stage0_pipe_b = _RANDOM[4'h6][11:9];	// src/main/scala/chisel3/util/Valid.scala:130:26
        detectTininess_stage0_pipe_v = _RANDOM[4'h6][12];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        valid_stage0_pipe_v = _RANDOM[4'h6][14];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        roundRawFNToRecFN_io_invalidExc_pipe_v = _RANDOM[4'h6][16];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        roundRawFNToRecFN_io_invalidExc_pipe_b = _RANDOM[4'h6][17];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_v = _RANDOM[4'h6][18];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        roundRawFNToRecFN_io_in_pipe_b_isNaN = _RANDOM[4'h6][19];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_b_isInf = _RANDOM[4'h6][20];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_b_isZero = _RANDOM[4'h6][21];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_b_sign = _RANDOM[4'h6][22];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_b_sExp = {_RANDOM[4'h6][31:23], _RANDOM[4'h7][3:0]};	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_in_pipe_b_sig = {_RANDOM[4'h7][31:4], _RANDOM[4'h8][27:0]};	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_roundingMode_pipe_v = _RANDOM[4'h8][28];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        roundRawFNToRecFN_io_roundingMode_pipe_b = _RANDOM[4'h8][31:29];	// src/main/scala/chisel3/util/Valid.scala:130:26
        roundRawFNToRecFN_io_detectTininess_pipe_v = _RANDOM[4'h9][0];	// src/main/scala/chisel3/util/Valid.scala:129:24
        roundRawFNToRecFN_io_detectTininess_pipe_b = _RANDOM[4'h9][1];	// src/main/scala/chisel3/util/Valid.scala:129:24, :130:26
        io_validout_pipe_v = _RANDOM[4'h9][2];	// src/main/scala/chisel3/util/Valid.scala:129:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MulAddRecFNToRaw_preMul_1 mulAddRecFNToRaw_preMul (	// src/main/scala/tile/FPU.scala:646:41
    .io_op                        (io_op_0),
    .io_a                         (io_a_0),
    .io_b                         (io_b_0),
    .io_c                         (io_c_0),
    .io_mulAddA                   (_mulAddRecFNToRaw_preMul_io_mulAddA),
    .io_mulAddB                   (_mulAddRecFNToRaw_preMul_io_mulAddB),
    .io_mulAddC                   (_mulAddRecFNToRaw_preMul_io_mulAddC),
    .io_toPostMul_isSigNaNAny     (_mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny),
    .io_toPostMul_isNaNAOrB       (_mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB),
    .io_toPostMul_isInfA          (_mulAddRecFNToRaw_preMul_io_toPostMul_isInfA),
    .io_toPostMul_isZeroA         (_mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA),
    .io_toPostMul_isInfB          (_mulAddRecFNToRaw_preMul_io_toPostMul_isInfB),
    .io_toPostMul_isZeroB         (_mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB),
    .io_toPostMul_signProd        (_mulAddRecFNToRaw_preMul_io_toPostMul_signProd),
    .io_toPostMul_isNaNC          (_mulAddRecFNToRaw_preMul_io_toPostMul_isNaNC),
    .io_toPostMul_isInfC          (_mulAddRecFNToRaw_preMul_io_toPostMul_isInfC),
    .io_toPostMul_isZeroC         (_mulAddRecFNToRaw_preMul_io_toPostMul_isZeroC),
    .io_toPostMul_sExpSum         (_mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum),
    .io_toPostMul_doSubMags       (_mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags),
    .io_toPostMul_CIsDominant     (_mulAddRecFNToRaw_preMul_io_toPostMul_CIsDominant),
    .io_toPostMul_CDom_CAlignDist (_mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist),
    .io_toPostMul_highAlignedSigC (_mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC),
    .io_toPostMul_bit0AlignedSigC (_mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC)
  );	// src/main/scala/tile/FPU.scala:646:41
  MulAddRecFNToRaw_postMul_1 mulAddRecFNToRaw_postMul (	// src/main/scala/tile/FPU.scala:647:42
    .io_fromPreMul_isSigNaNAny
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isSigNaNAny),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isNaNAOrB
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isNaNAOrB),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isInfA
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfA),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isZeroA
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroA),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isInfB
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfB),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isZeroB
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroB),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_signProd
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_signProd),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isNaNC
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isNaNC),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isInfC
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isInfC),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_isZeroC
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_isZeroC),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_sExpSum
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_sExpSum),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_doSubMags
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_doSubMags),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_CIsDominant
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_CIsDominant),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_CDom_CAlignDist
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_CDom_CAlignDist),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_highAlignedSigC
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_highAlignedSigC),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_fromPreMul_bit0AlignedSigC
      (mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_out_bits_bit0AlignedSigC),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_mulAddResult
      (mulAddRecFNToRaw_postMul_io_mulAddResult_pipe_out_bits),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_roundingMode
      (mulAddRecFNToRaw_postMul_io_roundingMode_pipe_out_bits),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_invalidExc                 (_mulAddRecFNToRaw_postMul_io_invalidExc),
    .io_rawOut_isNaN               (_mulAddRecFNToRaw_postMul_io_rawOut_isNaN),
    .io_rawOut_isInf               (_mulAddRecFNToRaw_postMul_io_rawOut_isInf),
    .io_rawOut_isZero              (_mulAddRecFNToRaw_postMul_io_rawOut_isZero),
    .io_rawOut_sign                (_mulAddRecFNToRaw_postMul_io_rawOut_sign),
    .io_rawOut_sExp                (_mulAddRecFNToRaw_postMul_io_rawOut_sExp),
    .io_rawOut_sig                 (_mulAddRecFNToRaw_postMul_io_rawOut_sig)
  );	// src/main/scala/tile/FPU.scala:647:42
  RoundRawFNToRecFN_1 roundRawFNToRecFN (	// src/main/scala/tile/FPU.scala:674:35
    .io_invalidExc     (roundRawFNToRecFN_io_invalidExc_pipe_out_bits),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_infiniteExc    (1'h0),
    .io_in_isNaN       (roundRawFNToRecFN_io_in_pipe_out_bits_isNaN),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_in_isInf       (roundRawFNToRecFN_io_in_pipe_out_bits_isInf),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_in_isZero      (roundRawFNToRecFN_io_in_pipe_out_bits_isZero),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_in_sign        (roundRawFNToRecFN_io_in_pipe_out_bits_sign),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_in_sExp        (roundRawFNToRecFN_io_in_pipe_out_bits_sExp),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_in_sig         (roundRawFNToRecFN_io_in_pipe_out_bits_sig),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_roundingMode   (roundRawFNToRecFN_io_roundingMode_pipe_out_bits),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_detectTininess (roundRawFNToRecFN_io_detectTininess_pipe_out_bits),	// src/main/scala/chisel3/util/Valid.scala:123:21
    .io_out            (io_out_0),
    .io_exceptionFlags (io_exceptionFlags_0)
  );	// src/main/scala/tile/FPU.scala:674:35
  assign io_out = io_out_0;
  assign io_exceptionFlags = io_exceptionFlags_0;
  assign io_validout = io_validout_0;
endmodule

