module wideexpr_00603(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = 4'sb1011;
  assign y2 = ({(s3)>>>(s2),(s5)>($signed((ctrl[5]?(ctrl[4]?(-((s6)<<(3'sb111)))<<<(+($signed(s7))):(((ctrl[5]?5'sb01001:3'sb111))-($signed(s1)))>>>((+(s7))<<<(4'sb1101))):((ctrl[5]?s6:(ctrl[4]?(s1)<<(2'sb10):(s6)|(4'sb0111))))|(s5)))),5'sb11110,5'sb00111})^~(({s6,{4{((u3)<($unsigned($signed((ctrl[4]?s1:s3)))))>>(+($signed(5'b01111)))}}})<<(((-((ctrl[3]?(1'sb1)>>(+((1'sb1)-(s5))):$signed({3{{u5,u7,s7}}}))))^~($unsigned($signed(+(((s4)<<(u2))<<<((6'sb111110)-(s0)))))))+($unsigned(-((5'sb01100)<<<((s2)-(s0)))))));
  assign y3 = ((ctrl[3]?+(((((ctrl[2]?{4{(5'sb10001)|(s6)}}:(ctrl[2]?u0:5'b00011)))&($unsigned((+(s7))^(+(4'b0011)))))!=(((+(2'sb11))+(3'sb001))>=((ctrl[2]?(ctrl[2]?(ctrl[4]?1'sb0:s5):5'sb01100):(ctrl[2]?(ctrl[1]?s6:5'sb01110):-(s7))))))-({1{$signed(4'sb0001)}})):($signed(+(+(s1))))<<(((s7)>>>(5'sb11011))>>({(((^(3'b001))==({2'sb10,6'sb000110,u6,5'sb10100}))&((ctrl[3]?6'sb001111:(1'b0)<<<(4'sb0010))))+(3'b011)}))))<<((-(u0))>>>((s3)&((+(-(1'b1)))^~(s2))));
  assign y4 = +(s4);
  assign y5 = +(s0);
  assign y6 = (ctrl[1]?$signed((ctrl[1]?(ctrl[0]?((ctrl[2]?2'sb11:s6))+(6'sb011011):(ctrl[3]?$signed(s1):1'sb1)):+($signed((5'sb11110)|(1'sb0))))):s6);
  assign y7 = $signed(($signed(((ctrl[6]?($signed((s1)>>(2'sb11)))>=($signed(2'sb00)):{1{{(ctrl[1]?2'sb01:s2)}}}))<=(4'b1010)))>>>({2{($signed((ctrl[3]?(ctrl[1]?(s3)<<(4'sb0101):{2'sb00,s4,6'sb110101}):(!(1'b0))^({4{s3}}))))<<($signed((-((ctrl[2]?s7:1'sb1)))^~($signed(s4))))}}));
endmodule
