Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 21 16:13:25 2019
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   167 |
| Unused register locations in slices containing registers |   461 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            9 |
|      3 |            5 |
|      4 |           15 |
|      5 |            4 |
|      6 |            3 |
|      8 |           13 |
|      9 |           13 |
|     10 |            7 |
|     12 |            5 |
|     13 |            1 |
|    16+ |           89 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             465 |          128 |
| No           | No                    | Yes                    |             140 |           44 |
| No           | Yes                   | No                     |             325 |          110 |
| Yes          | No                    | No                     |             713 |          214 |
| Yes          | No                    | Yes                    |             100 |           27 |
| Yes          | Yes                   | No                     |            2212 |         1227 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/sys_clk | u_confreg/step0_sample                                                                                                                                                                                                                      | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |
|  pll.clk_pll/inst/sys_clk | u_confreg/step1_sample                                                                                                                                                                                                                      | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | sys_resetn                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                            | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/state_count0                                                                                                                                                                                              |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                            |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                    |                                                                                                                                                                                                                     |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                |                3 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst[1][0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                3 |              5 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/btn_key_r[13]_i_1_n_0                                                                                                                                                                                     |                3 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                      |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_2[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                2 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                2 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                3 |              6 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_uart_valid                                                                                                                                                                                                                  | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                4 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/I22                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |               10 |             13 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                6 |             16 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step0_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/key_count0                                                                                                                                                                                                |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step1_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                9 |             21 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               10 |             21 |
|  pll.clk_pll/inst/sys_clk | u_confreg/busy01_out                                                                                                                                                                                                                        | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                8 |             21 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                    | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                9 |             21 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/ram_adapter/locked_addr[31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                     |                5 |             30 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_24[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_25[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_10[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/rom_adapter/read_data[31]_i_1_n_0                                                                                                                                                                                            | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/rom_adapter/locked_addr[31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                     |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_11[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_12[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_17[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_1[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               20 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr7                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/E[0]                                                                                                                                                                                            | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_23[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_16[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_22[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_21[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_20[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_19[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/ifid/ff_inst/E[0]                                                                                                                                                                                                       | u_cpu/tinymips/core/pc_stage/pc[31]_i_1_n_0                                                                                                                                                                         |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_15[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_14[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_0[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_18[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_13[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_wdata_r[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/ram_adapter/read_data[31]_i_1_n_0                                                                                                                                                                                            | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               12 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr5                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               18 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_io_simu                                                                                                                                                                                                                     | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                9 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr3                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               17 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr4                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               20 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr0                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               16 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_num                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |                7 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr6                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               18 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr2                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               17 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr1                                                                                                                                                                                                                         | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               16 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                     |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_2[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_9[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_3[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_4[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_5[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_28[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_27[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_29[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_7[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_8[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_6[0]                                                                                                                                                                                 | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/memwb/ff_reg_write_addr/out_reg[0]_26[0]                                                                                                                                                                                | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               25 |             32 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                9 |             33 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               11 |             33 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               13 |             33 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_3_in                                                                                                                                                                  | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                           |                8 |             34 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg1                                                                                                                                                                                                                     | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               19 |             34 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg0                                                                                                                                                                                                                     | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               22 |             34 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                9 |             35 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               11 |             35 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                     |                9 |             35 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                      |                                                                                                                                                                                                                     |                8 |             35 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_3_in                                                                                                                                                                  | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                           |                8 |             35 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               20 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                     |               16 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                7 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                6 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |               13 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               11 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               11 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               13 |             45 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/internal_crossbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                           |               17 |             50 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                7 |             56 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/ifid/ff_inst/E[0]                                                                                                                                                                                                       | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               22 |             64 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               22 |             69 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                           |               28 |             88 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/core/ifid/ff_inst/E[0]                                                                                                                                                                                                       | u_cpu/tinymips/core/ifid/ff_inst/cpu_resetn_reg                                                                                                                                                                     |               43 |            118 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/tinymips/ram_adapter/in0                                                                                                                                                                                                              | u_cpu/tinymips/ram_adapter/SR[0]                                                                                                                                                                                    |               50 |            150 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               38 |            152 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               90 |            313 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


