-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mw_ssrconverter\mw_ssrconverter_src_Subsystem1.vhd
-- Created: 2020-12-22 10:57:15
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mw_ssrconverter_src_Subsystem1
-- Source Path: mw_ssrconverter/SSR Subset Converter/SSR Deserializer Imag/Subsystem1
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY mw_ssrconverter_src_Subsystem1 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Set                               :   IN    std_logic;
        Reset_1                           :   IN    std_logic;
        Latch                             :   OUT   std_logic
        );
END mw_ssrconverter_src_Subsystem1;


ARCHITECTURE rtl OF mw_ssrconverter_src_Subsystem1 IS

  -- Signals
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Multiport_Switch_out1            : std_logic;
  SIGNAL Unit_Delay_Resettable_Synchronous_out1 : std_logic;

BEGIN
  Constant_out1 <= '1';

  Unit_Delay_Resettable_Synchronous_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Resettable_Synchronous_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Reset_1 = '1' THEN
          Unit_Delay_Resettable_Synchronous_out1 <= '0';
        ELSE 
          Unit_Delay_Resettable_Synchronous_out1 <= Multiport_Switch_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Resettable_Synchronous_process;


  
  Multiport_Switch_out1 <= Unit_Delay_Resettable_Synchronous_out1 WHEN Set = '0' ELSE
      Constant_out1;

  Latch <= Multiport_Switch_out1;

END rtl;

