Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Mar 21 22:26:03 2018
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Final_project -c bitcoin_hash
Info: qfit2_default_script.tcl version: #3
Info: Project  = Final_project
Info: Revision = bitcoin_hash
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP2AGX45DF29I5 for design "bitcoin_hash"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device EP2AGX45DF29C5 is compatible
	Info (176445): Device EP2AGX65DF29C5 is compatible
	Info (176445): Device EP2AGX65DF29I5 is compatible
	Info (176445): Device EP2AGX95EF29C5 is compatible
	Info (176445): Device EP2AGX95EF29I5 is compatible
	Info (176445): Device EP2AGX125EF29C5 is compatible
	Info (176445): Device EP2AGX125EF29I5ES is compatible
	Info (176445): Device EP2AGX125EF29I5 is compatible
	Info (176445): Device EP2AGX125EF29C5ES is compatible
	Info (176445): Device EP2AGX190EF29C5 is compatible
	Info (176445): Device EP2AGX190EF29I5 is compatible
	Info (176445): Device EP2AGX260EF29C5 is compatible
	Info (176445): Device EP2AGX260EF29I5 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_nCEO~ is reserved at location AB16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 150 pins of 150 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bitcoin_hash.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
	Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
	Info (332111):   Period   Clock Name
	Info (332111): ======== ============
	Info (332111):    1.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN AE15 (CLK6, DIFFCLK_0p))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node mem_clk~output
Info (176353): Automatically promoted node reset_n~input (placed in PIN AF15 (CLK4, DIFFCLK_0n))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node done~0
		Info (176357): Destination node mem_we~0
		Info (176357): Destination node mem_write_data[0]~1
		Info (176357): Destination node output_count[4]~0
		Info (176357): Destination node second_hash
		Info (176357): Destination node words_count[2]~0
		Info (176357): Destination node first_hash
		Info (176357): Destination node A[1][0]~1
		Info (176357): Destination node A[0][0]~2
		Info (176357): Destination node p[0][15]~0
		Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 148 (unused VREF, 2.5V VCCIO, 97 input, 51 output, 0 bidirectional)
		Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
		Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  51 pins available
		Info (176213): I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available
		Info (176213): I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available
		Info (176213): I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
		Info (176213): I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available
		Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
		Info (176213): I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:37
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 23% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X12_Y34 to location X23_Y44
Info (170194): Fitter routing operations ending: elapsed time is 00:02:17
Info (11888): Total time spent on timing analysis during the Fitter is 25.59 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file E:/Quarus_Projects/Final_project/output_files/bitcoin_hash.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 2174 megabytes
	Info: Processing ended: Wed Mar 21 22:31:46 2018
	Info: Elapsed time: 00:05:43
	Info: Total CPU time (on all processors): 00:12:24
Info (293000): Quartus Prime Flow was successful. 0 errors, 5 warnings
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
	Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
	Info: Processing started: Wed Mar 21 22:31:47 2018
Info: Command: quartus_sta Final_project -c bitcoin_hash
Info: qsta_default_script.tcl version: #3
Info (293031): Detected changes in Quartus Prime Settings File (.qsf).
	Info (293028): Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL.
	Info (293028): Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0.
	Info (293028): Assignment PHYSICAL_SYNTHESIS_COMBO_LOGIC changed value from ON to OFF.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bitcoin_hash.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
	Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.362
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -5.362          -53912.347 clk 
Info (332146): Worst-case hold slack is 0.264
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.264               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846          -21538.836 clk 
Info: Analyzing Slow 900mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.238
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -5.238          -51918.855 clk 
Info (332146): Worst-case hold slack is 0.234
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.234               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846          -21555.154 clk 
Info: Analyzing Fast 900mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.177
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.177          -19454.938 clk 
Info (332146): Worst-case hold slack is 0.123
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.123               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.846
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.846           -8928.884 clk 
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 1179 megabytes
	Info: Processing ended: Wed Mar 21 22:31:59 2018
	Info: Elapsed time: 00:00:12
	Info: Total CPU time (on all processors): 00:00:16
Info (293000): Quartus Prime Flow was successful. 0 errors, 10 warnings
