-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=65536;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	[0..16415]  :   00;
	16416   :   A9;
	16417   :   10;
	16418   :   85;
	16419   :   FE;
	16420   :   85;
	16421   :   FF;
	16422   :   00;
	16423   :   4C;
	16424   :   27;
	16425   :   40;
	[16426..20479]  :   00;
	20480   :   A5;
	20481   :   FE;
	20482   :   69;
	20483   :   50;
	20484   :   18;
	20485   :   85;
	20486   :   FE;
	20487   :   85;
	20488   :   FF;
	20489   :   40;
	[20490..24575]  :   00;
	24576   :   A6;
	24577   :   00;
	24578   :   E8;
	24579   :   E0;
	24580   :   3C;
	24581   :   F0;
	24582   :   05;
	24583   :   86;
	24584   :   00;
	24585   :   4C;
	24586   :   17;
	24587   :   60;
	24588   :   A2;
	24589   :   00;
	24590   :   86;
	24591   :   00;
	24592   :   A6;
	24593   :   FE;
	24594   :   E8;
	24595   :   86;
	24596   :   FE;
	24597   :   86;
	24598   :   FF;
	24599   :   40;
	[24600..65529]  :   00;
	65530   :   00; 
	65531   :   60; 
	65532   :   20; 
	65533   :   40;
	65534   :   00; 
	65535   :   50;
END;
