
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012934                       # Number of seconds simulated (Second)
simTicks                                  12934064500                       # Number of ticks simulated (Tick)
finalTick                                 12934064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    224.75                       # Real time elapsed on the host (Second)
hostTickRate                                 57548339                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16930424                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222468                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222468                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         25868134                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        76659263                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       35                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       67613867                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 418641                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             26659255                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16582870                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            25764261                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.624328                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.608405                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   9952439     38.63%     38.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1680673      6.52%     45.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1738872      6.75%     51.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2296551      8.91%     60.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2864598     11.12%     71.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2819655     10.94%     82.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2005360      7.78%     90.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1271934      4.94%     95.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1134179      4.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              25764261                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  361236     15.44%     15.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 473847     20.25%     35.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   36780      1.57%     37.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   319      0.01%     37.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   118      0.01%     37.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   125      0.01%     37.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 1952      0.08%     37.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               569      0.02%     37.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   825      0.04%     37.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 5649      0.24%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     37.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 779068     33.29%     70.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                657587     28.10%     99.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             12377      0.53%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             9748      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42742185     63.22%     63.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1638838      2.42%     65.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        106665      0.16%     65.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        30975      0.05%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        93006      0.14%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       103243      0.15%     66.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        32621      0.05%     66.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         7293      0.01%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         6866      0.01%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        25495      0.04%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16569617     24.51%     90.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5931307      8.77%     99.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       237000      0.35%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        88724      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       67613867                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.613790                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2340200                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.034611                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                162464259                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               102270714                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        63630755                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1286570                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1056236                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           578554                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    69297130                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       656905                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65321579                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15931174                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2275585                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21685153                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10859615                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5753979                       # Number of stores executed (Count)
system.cpu.numRate                           2.525176                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1041                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          103873                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.517363                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.517363                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.932880                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.932880                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   80315538                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48434906                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      516705                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     404125                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 459960782                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   380885                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 12934064500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18727889                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7004900                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1015529                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       943301                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                17985114                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15724969                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            944046                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8602187                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8388868                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.975202                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  761369                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1069                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           39084                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              39084                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          877                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        27140                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2848649                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        24935                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        27660                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      3858328                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       388629                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        16250                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        18876                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong       306999                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       183896                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        23683                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1254270                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       896657                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       480233                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       279857                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       154899                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       118052                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        94495                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      2043132                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       706339                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       297903                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       122106                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        50007                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        34141                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        24835                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        26660419                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            886977                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20632386                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.423375                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.554411                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8175603     39.63%     39.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2792013     13.53%     53.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1286249      6.23%     59.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1068391      5.18%     64.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          906631      4.39%     68.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          617199      2.99%     71.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5786300     28.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20632386                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000003                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17098769                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12192148                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8576757                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     440596                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49555593                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                363460                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31420867     62.84%     62.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1177983      2.36%     65.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        72286      0.14%     65.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        26556      0.05%     65.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        72779      0.15%     65.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        74503      0.15%     65.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        27899      0.06%     65.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         6892      0.01%     65.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         5205      0.01%     65.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        16232      0.03%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12041354     24.08%     89.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4846885      9.69%     99.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       150794      0.30%     99.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        59736      0.12%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000003                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5786300                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19849417                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19849417                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19849417                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19849417                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       116918                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          116918                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       116918                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         116918                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2842204849                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2842204849                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2842204849                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2842204849                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19966335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19966335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19966335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19966335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005856                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005856                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005856                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005856                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 24309.386485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 24309.386485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 24309.386485                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24309.386485                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1301                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         4826                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          196                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           62                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.637755                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    77.838710                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        38594                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             38594                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        76276                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         76276                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        76276                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        76276                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        40642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        40642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        40642                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        40642                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1181514376                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1181514376                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1181514376                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1181514376                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 29071.265587                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 29071.265587                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 29071.265587                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 29071.265587                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  38594                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14994480                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14994480                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        65240                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         65240                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1864214000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1864214000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15059720                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15059720                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004332                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004332                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 28574.708768                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 28574.708768                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        35076                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        35076                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        30164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        30164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    993910500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    993910500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32950.222119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32950.222119                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4854937                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4854937                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        51678                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        51678                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    977990849                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    977990849                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4906615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4906615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010532                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010532                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18924.703917                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18924.703917                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        41200                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        41200                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        10478                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        10478                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    187603876                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    187603876                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002135                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002135                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17904.550105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17904.550105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2022.811749                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             18599839                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              38594                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             481.936026                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2022.811749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987701                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987701                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          447                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1557                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          159771322                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         159771322                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2519341                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6022557                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14828734                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1500069                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 893560                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7337959                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 59522                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               89711179                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                273794                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         6155                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         6155                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         6155                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         6155                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        23343                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        23343                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        23343                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        23343                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1667423000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1667423000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1667423000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1667423000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        29498                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        29498                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        29498                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        29498                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.791342                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.791342                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.791342                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.791342                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 71431.392709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 71431.392709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 71431.392709                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 71431.392709                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        23343                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        23343                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        23343                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        23343                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1644080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1644080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1644080000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1644080000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.791342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.791342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.791342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.791342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70431.392709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 70431.392709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70431.392709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 70431.392709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        23327                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         6155                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         6155                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        23343                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        23343                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1667423000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1667423000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        29498                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        29498                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.791342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.791342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 71431.392709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 71431.392709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        23343                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        23343                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1644080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1644080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.791342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.791342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70431.392709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 70431.392709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.984513                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        29471                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        23327                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.263386                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1816500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.984513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        82339                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        82339                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             832471                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      104441513                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    17985114                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9189321                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23973406                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1901258                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2973                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3031                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11249611                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1253                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      138                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           25764261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.053736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.128814                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5197919     20.17%     20.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2855548     11.08%     31.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2225945      8.64%     39.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1977002      7.67%     47.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1889071      7.33%     54.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1285733      4.99%     59.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2027327      7.87%     67.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1391562      5.40%     73.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6914154     26.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             25764261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.695261                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.037458                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11247366                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11247366                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11247366                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11247366                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2217                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2217                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2217                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2217                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    138068980                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    138068980                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    138068980                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    138068980                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11249583                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11249583                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11249583                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11249583                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000197                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62277.392873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62277.392873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62277.392873                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62277.392873                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        32278                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          336                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.065476                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          127                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               127                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           592                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          592                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          592                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1625                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1625                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1625                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1625                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    108662484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    108662484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    108662484                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    108662484                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000144                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000144                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66869.220923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66869.220923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66869.220923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66869.220923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    127                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11247366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11247366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2217                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2217                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    138068980                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    138068980                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11249583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11249583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62277.392873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62277.392873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          592                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          592                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1625                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1625                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    108662484                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    108662484                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000144                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66869.220923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66869.220923                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1410.481835                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                74457                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                127                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             586.275591                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1410.481835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.688712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.688712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1498                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1402                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.731445                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           89998289                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          89998289                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    893560                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4238848                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   153646                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               76659298                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               125551                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18727889                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7004900                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    35                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   153628                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8676                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         481053                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       584989                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1066042                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64948467                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64209309                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  39706098                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  52125674                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.482178                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.761738                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          128                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          128                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          128                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          128                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          409                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          409                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          409                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          409                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     30037000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     30037000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     30037000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     30037000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          537                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          537                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          537                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          537                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.761639                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.761639                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.761639                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.761639                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 73440.097800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 73440.097800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 73440.097800                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 73440.097800                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          409                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          409                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     29628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     29628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     29628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     29628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.761639                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.761639                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.761639                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.761639                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 72440.097800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 72440.097800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 72440.097800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 72440.097800                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          394                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          128                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          128                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          409                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          409                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     30037000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     30037000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          537                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          537                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.761639                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.761639                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 73440.097800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 73440.097800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          409                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          409                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     29628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     29628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.761639                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.761639                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 72440.097800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 72440.097800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.914856                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          498                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          394                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.263959                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.914856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.932178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.932178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1483                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1483                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      865302                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6535734                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1558                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8676                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2098265                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    968                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12192145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.734936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.813464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               12162772     99.76%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10624      0.09%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2427      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  171      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  171      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  181      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  246      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  307      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  376      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  380      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                509      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                895      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2897      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                942      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                439      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3643      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                277      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                806      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1038      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                148      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 43      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 51      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 20      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 66      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 42      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 17      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                112      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 26      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2492      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            15453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12192145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15925530                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    7174                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15932704                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5753989                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   9526                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5763515                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21679519                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       16700                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21696219                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11249603                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     179                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11249782                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11249603                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         179                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11249782                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 893560                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3338811                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5725835                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2265                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15372782                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                431008                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85298189                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14627                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    216                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  97949                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 134511                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           84441                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            63403817                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   111868233                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                107136943                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    794581                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36901622                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26502164                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      39                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    754429                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         91506507                       # The number of ROB reads (Count)
system.cpu.rob.writes                       158522431                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    114                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  26688                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     26802                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   114                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 26688                       # number of overall hits (Count)
system.l2.overallHits::total                    26802                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        23343                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          409                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1511                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13285                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   38548                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        23343                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          409                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1511                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13285                       # number of overall misses (Count)
system.l2.overallMisses::total                  38548                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1608981000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     29009000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       106725500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1058065500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2802781000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1608981000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     29009000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      106725500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1058065500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2802781000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        23343                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          409                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1625                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              39973                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 65350                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        23343                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          409                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1625                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             39973                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                65350                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.929846                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.332349                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.589870                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.929846                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.332349                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.589870                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 68927.772780                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 70926.650367                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 70632.362674                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79643.620625                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72708.856491                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 68927.772780                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 70926.650367                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70632.362674                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79643.620625                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72708.856491                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  508                       # number of writebacks (Count)
system.l2.writebacks::total                       508                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        23343                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          407                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1511                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13285                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               38546                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        23343                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          407                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1511                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13285                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              38546                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1375551000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     24847500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     91615500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    925215500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2417229500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1375551000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     24847500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     91615500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    925215500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2417229500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.995110                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.929846                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.332349                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.589839                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.995110                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.929846                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.332349                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.589839                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58927.772780                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61050.368550                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60632.362674                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69643.620625                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62710.255279                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58927.772780                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61050.368550                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60632.362674                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69643.620625                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62710.255279                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            508                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        10861                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          10861                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            669                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               669                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          669                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           669                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             114                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                114                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    106725500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    106725500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1625                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1625                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.929846                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.929846                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70632.362674                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70632.362674                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     91615500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     91615500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.929846                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.929846                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60632.362674                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60632.362674                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               7757                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  7757                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2053                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2053                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    151027000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      151027000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9810                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9810                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.209276                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.209276                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73564.052606                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73564.052606                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2053                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2053                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    130497000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    130497000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.209276                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.209276                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 63564.052606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 63564.052606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          18931                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             18931                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        23343                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          409                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        11232                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           34984                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1608981000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     29009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    907038500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2545028500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        23343                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          409                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        30163                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         53915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.372377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.648873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 68927.772780                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 70926.650367                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80754.852208                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72748.356391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        23343                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          407                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        11232                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        34982                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1375551000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     24847500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    794718500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2195117000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.995110                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.372377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.648836                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58927.772780                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61050.368550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70754.852208                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 62749.899949                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        19211                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            19211                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        19211                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        19211                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        19500                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            19500                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        19500                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        19500                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6781.927467                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        55450                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      27979                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.981844                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   108918000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    6781.927467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.413936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.413936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          10732                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  448                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2471                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7005                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  790                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.655029                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     963439                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    963439                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       508.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     23343.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       407.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.011706507652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               80375                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                435                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       38546                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        508                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     38546                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      508                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      32.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 38546                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  508                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   32035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1062                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1480.730769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   5312.255021                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511            17     65.38%     65.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            6     23.08%     88.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            2      7.69%     96.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27136-27647            1      3.85%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.730769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.711460                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.827415                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                4     15.38%     15.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.85%     19.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               19     73.08%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      7.69%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2466944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                32512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              190732310.01747364                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2513672.32628228                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12933780500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     331176.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1493952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        26048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        96704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       849024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        29504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 115505222.662218824029                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 2013906.765348201152                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 7476690.718528579921                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 65642474.567835964262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2281108.154362458736                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        23343                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          407                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1511                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13285                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          508                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    614390106                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     11526072                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     42846352                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    496268438                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 408052039626                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     26320.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28319.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28356.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37355.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 803252046.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1493952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        26048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        96704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       850240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2466944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        96704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        96704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        23552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        23552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        23343                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13285                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           38546                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          368                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            368                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    115505223                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      2013907                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        7476691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       65736490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         190732310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7476691                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7476691                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      1820928                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          1820928                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      1820928                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    115505223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      2013907                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7476691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      65736490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        192553238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                38527                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 461                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               491116684                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             128371964                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1165030968                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12747.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30239.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               23627                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 88                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           19.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        15269                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   163.401402                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   112.683643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   178.083457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9083     59.49%     59.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2667     17.47%     76.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1557     10.20%     87.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1065      6.97%     94.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          478      3.13%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          116      0.76%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           43      0.28%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.20%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          229      1.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        15269                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2465728                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              29504                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              190.638295                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                2.281108                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    22177445.472000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    29476336.747200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   95096410.214400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  759216.192000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2301112238.779133                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 8062091101.108839                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2248756649.395214                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12759469397.908764                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   986.501142                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3402987758                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    581350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8949726742                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    25455253.824000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    33834140.928000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   66960357.139200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  973450.464000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2301112238.779133                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7999052642.582455                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2297192979.110405                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  12724581062.827137                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   983.803743                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3475645718                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    581350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8877068782                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36493                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           368                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           140                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10861                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2053                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2053                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36493                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        88461                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        88465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   88465                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2499456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2499472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2499472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              38548                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    38548    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                38548                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            57104000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          207640288                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          49915                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        24239                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              55540                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        19868                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        19361                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            23721                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1625                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         53915                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           669                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          669                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3377                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       119882                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1212                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        70013                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 194484                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5028304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1493952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6660560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             508                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     32512                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             66529                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.193480                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.395029                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   53657     80.65%     80.65% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   12872     19.35%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               66529                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           83593000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1625499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          40316484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            409998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          23343998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        128461                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        62444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        12870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  12934064500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.012452                       # Number of seconds simulated (Second)
simTicks                                  12451686000                       # Number of ticks simulated (Tick)
finalTick                                 25385750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    221.98                       # Real time elapsed on the host (Second)
hostTickRate                                 56092519                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16938616                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      100000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   450481                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     450481                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         24903374                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        76157786                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        4                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       67465516                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 459725                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             26157676                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15887539                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            24881272                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.711498                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.643423                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   9353280     37.59%     37.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1551226      6.23%     43.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1713993      6.89%     50.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2254230      9.06%     59.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2714933     10.91%     70.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2665750     10.71%     81.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2075152      8.34%     89.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1337444      5.38%     95.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1215264      4.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              24881272                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  390020     16.49%     16.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 251187     10.62%     27.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   25789      1.09%     28.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   105      0.00%     28.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    65      0.00%     28.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    17      0.00%     28.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                  942      0.04%     28.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               467      0.02%     28.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   441      0.02%     28.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                 3745      0.16%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     28.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 899094     38.01%     66.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                781064     33.02%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              7022      0.30%     99.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             5574      0.24%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42502116     63.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1414849      2.10%     65.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         69425      0.10%     65.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        23324      0.03%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        62225      0.09%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        67925      0.10%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        21165      0.03%     65.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         6217      0.01%     65.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         4528      0.01%     65.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        15894      0.02%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16292903     24.15%     89.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6785420     10.06%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       148273      0.22%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        51252      0.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       67465516                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.709091                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2365532                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.035063                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                161815641                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101659710                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        63719096                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    821924                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   664503                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           373291                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    69411867                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       419181                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65180287                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15584476                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2268867                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22120738                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10454769                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6536262                       # Number of stores executed (Count)
system.cpu.numRate                           2.617328                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             228                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22102                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999999                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999999                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.498067                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.498067                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.007760                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.007760                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   79055039                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  48135560                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      345379                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     262697                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 458166189                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   257623                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 25385750500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18438875                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7898306                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1059760                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1034014                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                17310011                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          14802131                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            928161                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8339395                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8093171                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.970475                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  878345                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1751                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           22353                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              22353                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          533                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit        19119                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2422553                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        20555                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        23516                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      3884509                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       371499                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        13853                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        16150                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong       310658                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       183745                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        20041                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1079726                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       807772                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       407417                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       243135                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       130106                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        95171                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        65133                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1832393                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       533455                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       282136                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        89851                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        46005                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        28584                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        16036                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        26158520                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            864763                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19883697                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.514623                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.575637                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7542448     37.93%     37.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2795563     14.06%     51.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1188650      5.98%     57.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          994865      5.00%     62.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          865453      4.35%     67.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          599579      3.02%     70.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5897139     29.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19883697                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999999                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999999                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17559419                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11957285                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8268708                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     294085                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49590825                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                423119                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31213759     62.43%     62.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1020176      2.04%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        47100      0.09%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        20204      0.04%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        50417      0.10%     64.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        50305      0.10%     64.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        18425      0.04%     64.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         5863      0.01%     64.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         3640      0.01%     64.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        10691      0.02%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11859207     23.72%     88.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5565672     11.13%     99.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        98078      0.20%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        36462      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999999                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5897139                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20118037                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20118037                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20118037                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20118037                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        96472                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           96472                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        96472                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          96472                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2031704666                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2031704666                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2031704666                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2031704666                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20214509                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20214509                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20214509                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20214509                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004772                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004772                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004772                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004772                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 21060.045049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 21060.045049                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 21060.045049                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 21060.045049                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1518                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5495                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          260                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           70                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.838462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    78.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        37704                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             37704                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        58768                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         58768                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        58768                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        58768                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        37704                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        37704                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        37704                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        37704                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1062636456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1062636456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1062636456                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1062636456                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001865                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001865                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001865                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001865                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 28183.653087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 28183.653087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 28183.653087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 28183.653087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  37704                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14558787                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14558787                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        53588                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         53588                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1454811000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1454811000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14612375                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14612375                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27148.074196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27148.074196                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        25731                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        25731                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        27857                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        27857                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    914429000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    914429000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32825.824748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32825.824748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5559250                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5559250                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        42884                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        42884                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    576893666                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    576893666                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5602134                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5602134                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007655                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007655                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 13452.422022                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 13452.422022                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        33037                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        33037                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9847                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9847                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    148207456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    148207456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 15051.026302                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 15051.026302                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21445961                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              39752                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             539.493887                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1157                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          763                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          161753776                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         161753776                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2456343                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5430016                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14658362                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1465089                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 871462                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7081100                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 66018                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               88893355                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                308058                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         2849                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         2849                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         2849                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         2849                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        21760                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        21760                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        21760                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        21760                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1555145500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1555145500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1555145500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1555145500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        24609                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        24609                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        24609                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        24609                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.884229                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.884229                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.884229                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.884229                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 71468.083640                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 71468.083640                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 71468.083640                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 71468.083640                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        21760                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        21760                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        21760                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        21760                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1533385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1533385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1533385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1533385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.884229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.884229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.884229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.884229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70468.083640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 70468.083640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70468.083640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 70468.083640                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        21760                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         2849                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         2849                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        21760                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        21760                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1555145500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1555145500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        24609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        24609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.884229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.884229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 71468.083640                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 71468.083640                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        21760                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        21760                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1533385500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1533385500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.884229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.884229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70468.083640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 70468.083640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        24636                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        21776                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.131337                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        70978                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        70978                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             800592                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      103269318                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    17310011                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8993869                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23143195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1869720                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1903                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          477                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11449537                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   404                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      202                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           24881272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.150485                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.089452                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4636100     18.63%     18.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2571034     10.33%     28.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2262093      9.09%     38.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1958964      7.87%     45.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1965885      7.90%     53.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1353872      5.44%     59.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2026337      8.14%     67.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1349594      5.42%     72.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6757393     27.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             24881272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.695087                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.146800                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11448871                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11448871                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11448871                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11448871                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          664                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             664                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          664                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            664                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     35587998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     35587998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     35587998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     35587998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11449535                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11449535                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11449535                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11449535                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 53596.382530                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 53596.382530                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 53596.382530                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 53596.382530                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         5691                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           49                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     116.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          198                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               198                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          225                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           225                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          225                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          225                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          439                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          439                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          439                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          439                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     24220498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     24220498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     24220498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     24220498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 55171.977221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 55171.977221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 55171.977221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 55171.977221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    198                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11448871                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11448871                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          664                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           664                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     35587998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     35587998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11449535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11449535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 53596.382530                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 53596.382530                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          225                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          225                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          439                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          439                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     24220498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     24220498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 55171.977221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 55171.977221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1610.616843                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22623844                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1937                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           11679.836861                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1610.616843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.786434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.786434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1739                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          303                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1435                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.849121                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           91596719                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          91596719                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    871462                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4126137                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    40740                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               76157790                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               137367                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18438875                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7898306                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     4                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    40855                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           9097                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         465742                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       574619                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1040361                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64811827                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64092387                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38600667                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  51354710                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.573643                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.751648                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           65                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           65                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           65                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           65                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          554                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          554                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          554                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          554                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     39004500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     39004500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     39004500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     39004500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          619                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          619                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          619                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          619                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.894992                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.894992                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.894992                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.894992                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 70405.234657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 70405.234657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 70405.234657                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 70405.234657                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          554                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          554                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          554                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          554                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     38450500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     38450500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     38450500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     38450500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.894992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.894992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.894992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.894992                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 69405.234657                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 69405.234657                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 69405.234657                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 69405.234657                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          554                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           65                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           65                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          554                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          554                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     39004500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     39004500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          619                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          619                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.894992                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.894992                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 70405.234657                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 70405.234657                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          554                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          554                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     38450500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     38450500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.894992                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.894992                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 69405.234657                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 69405.234657                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           15                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          658                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          569                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.156415                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           15                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1792                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1792                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      966768                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6481571                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1636                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                9097                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2296157                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    679                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11957288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.645575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.898119                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11934983     99.81%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 8063      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1021      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  264      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  202      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  219      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  283      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  244      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  270      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  335      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                248      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                257      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1036      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                236      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                141      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5586      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                424      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                864      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1017      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 83      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1184      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             6487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11957288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15579629                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    5952                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15585581                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6536277                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  10415                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6546692                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22115906                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       16367                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  22132273                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11449557                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     207                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11449764                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11449557                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         207                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11449764                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 871462                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3267800                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5212332                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             15                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15186962                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                342701                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               84590214                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10799                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    112                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103141                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  48263                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           88323                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            62358337                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   109258460                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                104836414                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    522418                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36578516                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 25779727                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    729324                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         90145077                       # The number of ROB reads (Count)
system.cpu.rob.writes                       157381362                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999999                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999999                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    119                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  25868                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     25987                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   119                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 25868                       # number of overall hits (Count)
system.l2.overallHits::total                    25987                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        21760                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          554                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                11444                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   34078                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        21760                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          554                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 320                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               11444                       # number of overall misses (Count)
system.l2.overallMisses::total                  34078                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1500663000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     37606500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        23468500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       949130500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2510868500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1500663000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     37606500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       23468500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      949130500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2510868500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        21760                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          554                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                439                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              37312                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 60065                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        21760                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          554                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               439                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             37312                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                60065                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.728929                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.306711                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.567352                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.728929                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.306711                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.567352                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 68964.292279                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 67881.768953                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 73339.062500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82936.953862                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    73680.042843                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 68964.292279                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 67881.768953                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 73339.062500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82936.953862                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   73680.042843                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 6808                       # number of writebacks (Count)
system.l2.writebacks::total                      6808                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     8                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    8                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        21757                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          549                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              320                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            11444                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               34070                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        21757                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          549                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             320                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           11444                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              34070                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1282916500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     31723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     20268500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    834690500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2169599000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1282916500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     31723500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     20268500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    834690500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2169599000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999862                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.990975                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.728929                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.306711                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.567219                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999862                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.990975                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.728929                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.306711                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.567219                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58965.689203                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57784.153005                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 63339.062500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72936.953862                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 63680.628119                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58965.689203                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57784.153005                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 63339.062500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72936.953862                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 63680.628119                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           6808                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         9381                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           9381                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            391                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               391                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          392                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           392                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.002551                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.002551                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        11500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        11500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.002551                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.002551                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        11500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        11500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             119                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                119                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           320                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              320                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     23468500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     23468500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          439                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            439                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.728929                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.728929                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 73339.062500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 73339.062500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          320                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          320                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     20268500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     20268500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.728929                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.728929                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 63339.062500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 63339.062500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               7912                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  7912                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1544                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1544                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    114216000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      114216000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9456                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9456                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.163283                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.163283                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73974.093264                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73974.093264                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1544                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1544                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     98776000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     98776000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.163283                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.163283                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 63974.093264                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 63974.093264                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          17956                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             17956                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        21760                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          554                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         9900                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           32214                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1500663000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     37606500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    834914500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2373184000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        21760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          554                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        27856                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         50170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.355399                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.642097                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 68964.292279                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 67881.768953                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84334.797980                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 73669.336313                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        21757                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          549                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         9900                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        32206                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1282916500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     31723500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    735914500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2050554500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999862                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.990975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.355399                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.641937                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58965.689203                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 57784.153005                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74334.797980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 63669.952804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        16110                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            16110                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        16110                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        16110                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        21784                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            21784                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        21784                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        21784                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13712.547732                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        75004                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      48626                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.542467                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13712.547732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.836947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.836947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15440                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   15                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  110                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1321                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                11196                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2798                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.942383                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     899750                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    899750                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      6808.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     21757.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       549.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       320.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     11432.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002864847652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               77296                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6430                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       34070                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       6808                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     34070                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     6808                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 34070                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 6808                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   29778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      94                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      90.983957                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    115.176446                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            119     31.82%     31.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            54     14.44%     46.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            78     20.86%     67.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           44     11.76%     78.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           22      5.88%     84.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           13      3.48%     88.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           13      3.48%     91.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255           10      2.67%     94.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            4      1.07%     95.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            4      1.07%     96.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            4      1.07%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            2      0.53%     98.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            2      0.53%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.27%     98.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            1      0.27%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703            1      0.27%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927            1      0.27%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1119            1      0.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.168449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.022448                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.669653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               96     25.67%     25.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.53%     26.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              207     55.35%     81.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               30      8.02%     89.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      2.41%     91.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      1.87%     93.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                7      1.87%     95.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.53%     96.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.53%     96.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.53%     97.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      0.53%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                2      0.53%     98.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.27%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                2      0.53%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.27%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.27%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.27%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2180480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               435712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              175115241.42192471                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              34992209.08718707                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12451950000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     304612.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1392448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        35136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        20480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       731648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       434880                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 111828068.905688762665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 2821786.543605420273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1644757.183886583662                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 58758950.394348204136                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 34925390.826591677964                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        21757                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          549                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          320                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        11444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         6808                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    571795616                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     13742886                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9881530                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    464329710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 693863030360                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     26281.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     25032.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30879.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40574.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 101918776.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1392448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        35136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        20480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       732416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2180480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        20480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        20480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       356544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       356544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        21757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          320                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        11444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           34070                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5571                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5571                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    111828069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      2821787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1644757                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       58820629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         175115241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1644757                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1644757                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     28634195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         28634195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     28634195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    111828069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      2821787                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1644757                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      58820629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        203749436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                34058                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                6795                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         7064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               464007206                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             113481256                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1059749742                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13624.03                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31116.03                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               19757                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1303                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           19.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        19790                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   132.078019                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.975763                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   131.946753                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13346     67.44%     67.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3052     15.42%     82.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1665      8.41%     91.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1119      5.65%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          434      2.19%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           90      0.45%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           33      0.17%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      0.07%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           38      0.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        19790                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2179712                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             434880                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              175.053563                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               34.925391                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.91                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    32740658.496000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    43515846.696000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   88101305.376000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  9478926.912000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2215218825.892725                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 8499870559.252824                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1597486413.734414                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12486412536.359966                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1002.788902                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2405116400                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    559650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9486919600                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    28988799.840000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    38540237.736000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   55157432.198400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  16060053.408000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2215218825.892725                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 8437880229.307232                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1645117401.715210                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  12436962980.097563                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   998.817588                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2477613202                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    559650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9414422798                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               32526                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5571                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          1237                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9381                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1544                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1544                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           32526                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        84330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        84330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   84330                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2616192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2616192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2616192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              34071                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    34071    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                34071                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy            83986000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          184036366                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          50260                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        29122                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              50609                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        27355                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        17355                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            22314                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9456                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9456                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            439                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         50170                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           392                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          392                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1076                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       113112                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1662                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        65280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 181130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        40768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4801024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        35456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1392640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6269888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            6808                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    435712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             67266                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.192385                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.394177                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   54325     80.76%     80.76% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   12941     19.24%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               67266                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           79291496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            439499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          37517481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            556495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          21761996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        120677                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        60219                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        12941                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  12451686000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
