<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan  8 23:19:37 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5943</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5842</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>27.583(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.854</td>
</tr>
<tr>
<td>2</td>
<td>0.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.854</td>
</tr>
<tr>
<td>3</td>
<td>0.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.854</td>
</tr>
<tr>
<td>4</td>
<td>0.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.854</td>
</tr>
<tr>
<td>5</td>
<td>0.783</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.854</td>
</tr>
<tr>
<td>6</td>
<td>0.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.844</td>
</tr>
<tr>
<td>7</td>
<td>0.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.844</td>
</tr>
<tr>
<td>8</td>
<td>0.850</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.787</td>
</tr>
<tr>
<td>9</td>
<td>0.850</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.787</td>
</tr>
<tr>
<td>10</td>
<td>0.860</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.777</td>
</tr>
<tr>
<td>11</td>
<td>0.860</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.777</td>
</tr>
<tr>
<td>12</td>
<td>0.916</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.721</td>
</tr>
<tr>
<td>13</td>
<td>0.922</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.715</td>
</tr>
<tr>
<td>14</td>
<td>1.060</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.577</td>
</tr>
<tr>
<td>15</td>
<td>1.891</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.746</td>
</tr>
<tr>
<td>16</td>
<td>1.896</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.741</td>
</tr>
<tr>
<td>17</td>
<td>1.900</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.737</td>
</tr>
<tr>
<td>18</td>
<td>2.124</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.513</td>
</tr>
<tr>
<td>19</td>
<td>2.245</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.392</td>
</tr>
<tr>
<td>20</td>
<td>2.380</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.257</td>
</tr>
<tr>
<td>21</td>
<td>2.380</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.257</td>
</tr>
<tr>
<td>22</td>
<td>2.385</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.252</td>
</tr>
<tr>
<td>23</td>
<td>2.385</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.252</td>
</tr>
<tr>
<td>24</td>
<td>2.743</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.894</td>
</tr>
<tr>
<td>25</td>
<td>2.878</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.759</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.566</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>2</td>
<td>0.569</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>3</td>
<td>0.569</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>4</td>
<td>0.573</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_26_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_6_s/DI[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>5</td>
<td>0.573</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>6</td>
<td>0.595</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>7</td>
<td>0.595</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>2</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>3</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>4</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>5</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>6</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>7</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>8</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>9</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>10</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>11</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>12</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>13</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>14</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>15</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>16</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>17</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>18</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>19</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>20</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>21</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>22</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>23</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>24</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
<tr>
<td>25</td>
<td>34.058</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.936</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>2</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>3</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>4</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>5</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>6</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>7</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>8</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>9</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>10</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>11</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>13</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>14</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>15</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>16</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>19</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>20</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>21</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>22</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>23</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
<tr>
<td>25</td>
<td>1.814</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n825_s0/I3</td>
</tr>
<tr>
<td>38.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n825_s0/F</td>
</tr>
<tr>
<td>38.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.224%; route: 24.200, 67.498%; tC2Q: 0.458, 1.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n822_s0/I3</td>
</tr>
<tr>
<td>38.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n822_s0/F</td>
</tr>
<tr>
<td>38.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.224%; route: 24.200, 67.498%; tC2Q: 0.458, 1.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n818_s0/I3</td>
</tr>
<tr>
<td>38.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n818_s0/F</td>
</tr>
<tr>
<td>38.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.224%; route: 24.200, 67.498%; tC2Q: 0.458, 1.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n809_s0/I3</td>
</tr>
<tr>
<td>38.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n809_s0/F</td>
</tr>
<tr>
<td>38.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.224%; route: 24.200, 67.498%; tC2Q: 0.458, 1.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/I3</td>
</tr>
<tr>
<td>38.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/F</td>
</tr>
<tr>
<td>38.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.224%; route: 24.200, 67.498%; tC2Q: 0.458, 1.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n821_s0/I3</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n821_s0/F</td>
</tr>
<tr>
<td>38.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.233%; route: 24.191, 67.489%; tC2Q: 0.458, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n807_s0/I3</td>
</tr>
<tr>
<td>38.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n807_s0/F</td>
</tr>
<tr>
<td>38.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 31.233%; route: 24.191, 67.489%; tC2Q: 0.458, 1.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n811_s0/I3</td>
</tr>
<tr>
<td>38.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n811_s0/F</td>
</tr>
<tr>
<td>38.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.128, 31.095%; route: 24.200, 67.624%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/I3</td>
</tr>
<tr>
<td>38.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/F</td>
</tr>
<tr>
<td>38.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.128, 31.095%; route: 24.200, 67.624%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/I3</td>
</tr>
<tr>
<td>38.109</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/F</td>
</tr>
<tr>
<td>38.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.128, 31.104%; route: 24.191, 67.615%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.077</td>
<td>2.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n815_s0/I3</td>
</tr>
<tr>
<td>38.109</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n815_s0/F</td>
</tr>
<tr>
<td>38.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.128, 31.104%; route: 24.191, 67.615%; tC2Q: 0.458, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.231</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n808_s0/I3</td>
</tr>
<tr>
<td>38.053</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n808_s0/F</td>
</tr>
<tr>
<td>38.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 30.565%; route: 24.344, 68.152%; tC2Q: 0.458, 1.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.225</td>
<td>2.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n820_s0/I3</td>
</tr>
<tr>
<td>38.047</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n820_s0/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 30.570%; route: 24.339, 68.147%; tC2Q: 0.458, 1.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>37.087</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n813_s0/I3</td>
</tr>
<tr>
<td>37.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n813_s0/F</td>
</tr>
<tr>
<td>37.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 30.689%; route: 24.200, 68.023%; tC2Q: 0.458, 1.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>36.256</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/I3</td>
</tr>
<tr>
<td>37.078</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/F</td>
</tr>
<tr>
<td>37.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.422%; route: 23.370, 67.259%; tC2Q: 0.458, 1.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>36.251</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n812_s0/I3</td>
</tr>
<tr>
<td>37.073</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n812_s0/F</td>
</tr>
<tr>
<td>37.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.426%; route: 23.365, 67.254%; tC2Q: 0.458, 1.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>36.247</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/I3</td>
</tr>
<tr>
<td>37.069</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/F</td>
</tr>
<tr>
<td>37.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.431%; route: 23.361, 67.250%; tC2Q: 0.458, 1.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.746</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n829_s0/I3</td>
</tr>
<tr>
<td>36.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n829_s0/F</td>
</tr>
<tr>
<td>36.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.195, 32.437%; route: 22.860, 66.235%; tC2Q: 0.458, 1.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>36.098</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/I3</td>
</tr>
<tr>
<td>36.724</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/F</td>
</tr>
<tr>
<td>36.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.722, 31.176%; route: 23.211, 67.491%; tC2Q: 0.458, 1.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.767</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n816_s0/I3</td>
</tr>
<tr>
<td>36.589</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n816_s0/F</td>
</tr>
<tr>
<td>36.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.871%; route: 22.881, 66.791%; tC2Q: 0.458, 1.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.767</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s0/I3</td>
</tr>
<tr>
<td>36.589</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s0/F</td>
</tr>
<tr>
<td>36.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.871%; route: 22.881, 66.791%; tC2Q: 0.458, 1.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.762</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/I3</td>
</tr>
<tr>
<td>36.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.875%; route: 22.876, 66.787%; tC2Q: 0.458, 1.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.762</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/I3</td>
</tr>
<tr>
<td>36.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 31.875%; route: 22.876, 66.787%; tC2Q: 0.458, 1.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>25.250</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/SUM</td>
</tr>
<tr>
<td>26.082</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>26.689</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>26.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>26.746</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>26.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>26.803</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>26.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>26.860</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>26.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>26.917</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>26.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>26.974</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>26.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>27.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>27.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>27.088</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>27.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>27.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>27.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>27.202</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>27.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>27.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>29.983</td>
<td>2.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s5/I2</td>
</tr>
<tr>
<td>31.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s5/F</td>
</tr>
<tr>
<td>35.127</td>
<td>4.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n54_s4/I3</td>
</tr>
<tr>
<td>36.226</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n54_s4/F</td>
</tr>
<tr>
<td>36.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.122, 26.913%; route: 24.314, 71.734%; tC2Q: 0.458, 1.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_2_s1/Q</td>
</tr>
<tr>
<td>8.753</td>
<td>5.962</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C44</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/RAD[2]</td>
</tr>
<tr>
<td>9.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C44</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_1_s/DO[0]</td>
</tr>
<tr>
<td>10.295</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>11.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_12_G[0]_s0/F</td>
</tr>
<tr>
<td>14.532</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/I1</td>
</tr>
<tr>
<td>15.082</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>15.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>15.139</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>15.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>15.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>15.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>15.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>15.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>15.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>15.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>15.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>15.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>15.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>15.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/COUT</td>
</tr>
<tr>
<td>15.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/CIN</td>
</tr>
<tr>
<td>15.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n215_s/COUT</td>
</tr>
<tr>
<td>15.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/CIN</td>
</tr>
<tr>
<td>15.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n214_s/COUT</td>
</tr>
<tr>
<td>15.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/CIN</td>
</tr>
<tr>
<td>15.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n213_s/COUT</td>
</tr>
<tr>
<td>15.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/CIN</td>
</tr>
<tr>
<td>15.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n212_s/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n210_s/SUM</td>
</tr>
<tr>
<td>20.009</td>
<td>3.737</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[17]</td>
</tr>
<tr>
<td>20.515</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[23]</td>
</tr>
<tr>
<td>23.585</td>
<td>3.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/I0</td>
</tr>
<tr>
<td>24.630</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n352_s/COUT</td>
</tr>
<tr>
<td>24.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/CIN</td>
</tr>
<tr>
<td>24.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n351_s/COUT</td>
</tr>
<tr>
<td>24.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/CIN</td>
</tr>
<tr>
<td>24.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n350_s/COUT</td>
</tr>
<tr>
<td>24.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/CIN</td>
</tr>
<tr>
<td>24.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n349_s/COUT</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/CIN</td>
</tr>
<tr>
<td>25.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n348_s/SUM</td>
</tr>
<tr>
<td>27.005</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/I1</td>
</tr>
<tr>
<td>27.555</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s86/COUT</td>
</tr>
<tr>
<td>27.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s87/COUT</td>
</tr>
<tr>
<td>27.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/CIN</td>
</tr>
<tr>
<td>27.669</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s88/COUT</td>
</tr>
<tr>
<td>27.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/CIN</td>
</tr>
<tr>
<td>27.726</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s89/COUT</td>
</tr>
<tr>
<td>27.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s90/COUT</td>
</tr>
<tr>
<td>27.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/CIN</td>
</tr>
<tr>
<td>27.840</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s91/COUT</td>
</tr>
<tr>
<td>27.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/CIN</td>
</tr>
<tr>
<td>27.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s92/COUT</td>
</tr>
<tr>
<td>27.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/CIN</td>
</tr>
<tr>
<td>27.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s93/COUT</td>
</tr>
<tr>
<td>27.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/CIN</td>
</tr>
<tr>
<td>28.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s94/COUT</td>
</tr>
<tr>
<td>28.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/CIN</td>
</tr>
<tr>
<td>28.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n362_s95/COUT</td>
</tr>
<tr>
<td>29.600</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s6/F</td>
</tr>
<tr>
<td>30.644</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/I2</td>
</tr>
<tr>
<td>31.676</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n794_s3/F</td>
</tr>
<tr>
<td>32.976</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/I1</td>
</tr>
<tr>
<td>33.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s5/F</td>
</tr>
<tr>
<td>33.613</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I2</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C39[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>35.269</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n814_s0/I3</td>
</tr>
<tr>
<td>36.091</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n814_s0/F</td>
</tr>
<tr>
<td>36.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.918, 32.341%; route: 22.382, 66.301%; tC2Q: 0.458, 1.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R5C23[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.337%; tC2Q: 0.333, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_26_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/device_req_o.data_26_s0/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_6_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.029%; tC2Q: 0.333, 56.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[2][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R5C23[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/ipb_ipb_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.029%; tC2Q: 0.333, 56.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.185</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.168%; tC2Q: 0.333, 54.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.state_1_s1/Q</td>
</tr>
<tr>
<td>2.185</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>neorv32_inst/neorv32_bus_gateway_inst/keeper.cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.168%; tC2Q: 0.333, 54.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s6/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/n866_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n14_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n14_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n18_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n18_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n499_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n499_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.baudcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n370_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n370_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n367_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n367_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n364_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.baudcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n32_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n32_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n29_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n29_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n26_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n26_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n7_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n7_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n44_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n44_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n44_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n44_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n40_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n40_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n95_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n95_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n92_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n92_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>5.268</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 84.389%; tC2Q: 0.458, 15.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R27C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2051</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2051</td>
<td>clk_i_d</td>
<td>0.783</td>
<td>0.262</td>
</tr>
<tr>
<td>1446</td>
<td>neorv32_inst/rstn_sys</td>
<td>24.819</td>
<td>2.962</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>32.118</td>
<td>2.962</td>
</tr>
<tr>
<td>201</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>24.490</td>
<td>5.720</td>
</tr>
<tr>
<td>116</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>22.363</td>
<td>4.744</td>
</tr>
<tr>
<td>110</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>24.451</td>
<td>4.727</td>
</tr>
<tr>
<td>82</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[2]</td>
<td>24.208</td>
<td>5.378</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[1]</td>
<td>27.043</td>
<td>3.930</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[0]</td>
<td>23.289</td>
<td>7.175</td>
</tr>
<tr>
<td>71</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/n6718_10</td>
<td>24.144</td>
<td>2.964</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C8</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
