INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module instr_register_file
INFO: [VRFC 10-311] analyzing module alu_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sim_1/new/TB1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arjun/Desktop/SRIP/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
