// Seed: 479660502
module module_0 (
    input tri id_0
    , id_8 = 1,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6
);
  assign id_8 = ~1;
  wire id_9;
  ;
  supply1 id_10 = -1;
  wire id_11;
  always_latch $clog2(64);
  ;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output supply1 id_2,
    output wor id_3,
    output logic id_4,
    input wire id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire [1 : -1 'b0] id_8;
  wire [1 : -1 'h0] id_9;
  initial id_4 <= (id_8);
endmodule
