
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014598                       # Number of seconds simulated (Second)
simTicks                                  14598390500                       # Number of ticks simulated (Tick)
finalTick                                 14598390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1949.68                       # Real time elapsed on the host (Second)
hostTickRate                                  7487591                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17301896                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    25645                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      25645                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29196782                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        88188318                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       69                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       77335645                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  87193                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             38188336                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          23594497                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  12                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            29189417                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.649441                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.831852                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  13203222     45.23%     45.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1393044      4.77%     50.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1002314      3.43%     53.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1502093      5.15%     58.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2762036      9.46%     68.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2698570      9.25%     77.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3107311     10.65%     87.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1919782      6.58%     94.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1601045      5.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              29189417                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  140452     18.01%     18.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   2675      0.34%     18.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  182528     23.40%     41.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2074      0.27%     42.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                  8724      1.12%     43.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   210      0.03%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    1      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     43.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 392495     50.32%     93.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 50795      6.51%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                56      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               29      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           56      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      48525166     62.75%     62.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        28198      0.04%     62.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         45978      0.06%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       153024      0.20%     63.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        96397      0.12%     63.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        50435      0.07%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult         9461      0.01%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           49      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        18375      0.02%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          122      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     22060218     28.53%     91.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6141188      7.94%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       206783      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          195      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       77335645                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.648773                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              780039                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010086                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                183645691                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               125292314                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        71234139                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1082243                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1092187                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           522944                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    77569693                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       545935                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          73833417                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      20661201                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3495066                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           26192381                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11279685                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5531180                       # Number of stores executed (Count)
system.cpu.numRate                           2.528820                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              91                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7365                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.583936                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.583936                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.712517                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.712517                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  112139396                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  55950389                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      566166                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     420997                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 512731802                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   264301                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 14598390500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       23703694                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7999799                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1244482                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       835964                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1071063                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              14980                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        14980                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses      1571519                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses        25320                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     28230353                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     7.330065                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     6.739346                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      1571674      5.57%      5.57% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       372149      1.32%      6.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2825774     10.01%     16.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      3045858     10.79%     27.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      5024597     17.80%     45.48% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      5344984     18.93%     64.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      3004745     10.64%     75.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       833821      2.95%     78.01% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       233946      0.83%     78.84% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        17932      0.06%     78.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10         4034      0.01%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11          950      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12          111      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13           12      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14            6      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     78.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20      5949760     21.08%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     28230353                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        38199529                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1086044                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     23827185                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.098443                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.990524                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11999905     50.36%     50.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3651544     15.33%     65.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1688516      7.09%     72.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          859858      3.61%     76.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          528603      2.22%     78.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          379247      1.59%     80.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          252865      1.06%     81.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          869163      3.65%     84.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3597484     15.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     23827185                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17812550                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13580483                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8262198                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     264457                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49875180                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 32610                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           56      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31950611     63.90%     63.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        25976      0.05%     63.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        25976      0.05%     64.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        66196      0.13%     64.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        66215      0.13%     64.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        32678      0.07%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         6579      0.01%     64.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           49      0.00%     64.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv        13000      0.03%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          114      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13501039     27.00%     91.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4231885      8.46%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        79444      0.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          182      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3597484                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       24299529                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          24299529                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      24299529                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         24299529                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       407697                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          407697                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       407697                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         407697                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  14893628000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  14893628000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  14893628000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  14893628000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24707226                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24707226                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24707226                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24707226                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.016501                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.016501                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.016501                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.016501                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 36531.119925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 36531.119925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 36531.119925                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 36531.119925                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       125479                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            125479                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       274635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        274635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       274635                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       274635                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       133062                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       133062                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       133062                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       133062                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4596264000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4596264000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4596264000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4596264000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005386                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005386                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005386                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005386                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34542.273527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34542.273527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34542.273527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34542.273527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 131014                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     20379977                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20379977                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        95186                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         95186                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3996393500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3996393500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20475163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20475163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004649                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004649                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41985.097598                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41985.097598                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        88782                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        88782                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    436517000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    436517000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000313                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000313                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 68163.179263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68163.179263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3919552                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3919552                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       312511                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       312511                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10897234500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10897234500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4232063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4232063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.073844                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.073844                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 34869.922979                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 34869.922979                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       185853                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       185853                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       126658                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       126658                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4159747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4159747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.029928                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.029928                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 32842.355003                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32842.355003                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2033.466821                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13134746                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             131014                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             100.254522                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2033.466821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.992904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.992904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          888                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          856                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          197790870                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         197790870                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3340209                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6967299                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16376568                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1413696                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1091645                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8300240                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 18118                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              106914866                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 88078                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        13021                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        13021                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        13021                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        13021                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3415                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3415                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3415                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3415                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    219609500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    219609500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    219609500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    219609500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16436                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16436                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16436                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16436                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.207776                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.207776                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.207776                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.207776                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 64307.320644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 64307.320644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 64307.320644                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 64307.320644                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3415                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3415                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3415                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3415                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    216194500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    216194500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    216194500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    216194500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.207776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.207776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.207776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.207776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63307.320644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 63307.320644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63307.320644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 63307.320644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3399                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        13021                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        13021                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3415                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3415                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    219609500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    219609500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.207776                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.207776                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 64307.320644                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 64307.320644                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3415                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3415                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    216194500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    216194500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.207776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.207776                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63307.320644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 63307.320644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.808065                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        16142                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3399                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.749044                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1547500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.808065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.988004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.988004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        36287                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        36287                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               7148                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      121138501                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8744439                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8744439                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      28070718                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2219350                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1374                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                   83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          419                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  11154777                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       12                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           29189417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.150083                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.141710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5887622     20.17%     20.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3652268     12.51%     32.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1899550      6.51%     39.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1365429      4.68%     43.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1804550      6.18%     50.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1801993      6.17%     56.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4255242     14.58%     70.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   350874      1.20%     72.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8171889     28.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             29189417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.299500                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.149036                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       11154569                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11154569                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11154569                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11154569                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          207                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             207                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          207                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            207                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     11963498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     11963498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     11963498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     11963498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11154776                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11154776                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11154776                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11154776                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57794.676329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 57794.676329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57794.676329                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 57794.676329                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3369                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           47                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      71.680851                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            31                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           31                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          176                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          176                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          176                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          176                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     10632498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     10632498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     10632498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     10632498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 60411.920455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 60411.920455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 60411.920455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 60411.920455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11154569                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11154569                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          207                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           207                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     11963498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     11963498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11154776                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11154776                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57794.676329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57794.676329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          176                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          176                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     10632498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     10632498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 60411.920455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 60411.920455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           160.254328                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   160.254328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.078249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.078249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          176                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          176                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           89238384                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          89238384                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1091645                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4275811                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   422476                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               88188387                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                28214                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 23703694                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7999799                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    66                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       353                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   425462                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8026                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         414744                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       872470                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1287214                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 73122722                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71757083                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  49605392                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  65003750                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.457705                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.763116                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           43                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           43                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           43                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           43                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      1215000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      1215000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      1215000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      1215000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           60                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           60                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           60                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           60                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.283333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.283333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.283333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.283333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 71470.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 71470.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 71470.588235                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 71470.588235                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      1198000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      1198000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      1198000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      1198000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.283333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.283333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.283333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.283333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 70470.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 70470.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 70470.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 70470.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            9                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           43                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           43                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      1215000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      1215000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           60                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           60                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.283333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.283333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 71470.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 71470.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      1198000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      1198000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.283333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.283333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 70470.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 70470.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     7.645554                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           39                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            9                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     4.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     7.645554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.477847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.477847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          137                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          137                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      186134                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                10123197                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                21599                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8026                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3767728                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13580482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.869602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.048107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13526100     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  829      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1153      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2249      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3122      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3953      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 5853      0.04%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5455      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 7615      0.06%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 8180      0.06%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4469      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3250      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                941      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3647      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                450      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                193      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                467      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 49      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 27      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 27      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 32      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 33      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 34      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 36      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 27      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 55      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 47      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 26      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2109      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13580482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  20661262                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1136                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              20662398                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5531519                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   6022                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5537541                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      26192781                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        7158                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  26199939                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  11154759                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      20                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              11154779                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      11154759                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          20                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  11154779                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1091645                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4458672                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5031437                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14452                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16660700                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1932511                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100771812                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                123390                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  52583                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1775639                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  54039                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            75435084                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   154628531                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                153548698                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    864134                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37538368                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 37896666                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      62                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  62                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    904948                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        108429229                       # The number of ROB reads (Count)
system.cpu.rob.writes                       181771724                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  66752                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     66752                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 66752                       # number of overall hits (Count)
system.l2.overallHits::total                    66752                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3415                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  176                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                66310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   69918                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3415                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 176                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               66310                       # number of overall misses (Count)
system.l2.overallMisses::total                  69918                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    210971000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      1171500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        10453000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4293884000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4516479500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    210971000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      1171500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       10453000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4293884000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4516479500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3415                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           17                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                176                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             133062                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                136670                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3415                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           17                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               176                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            133062                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               136670                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.498339                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.511583                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.498339                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.511583                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 61777.745242                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 68911.764706                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 59392.045455                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64754.697632                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    64596.806259                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 61777.745242                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 68911.764706                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 59392.045455                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64754.697632                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   64596.806259                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                44037                       # number of writebacks (Count)
system.l2.writebacks::total                     44037                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3415                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              176                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            66310                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               69918                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3415                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             176                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           66310                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              69918                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    204141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      1137500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     10101000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4161264000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4376643500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    204141000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      1137500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     10101000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4161264000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4376643500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.498339                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.511583                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.498339                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.511583                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59777.745242                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 66911.764706                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 57392.045455                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62754.697632                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62596.806259                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59777.745242                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 66911.764706                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 57392.045455                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62754.697632                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62596.806259                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          44037                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8652                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8652                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           176                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              176                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     10453000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     10453000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          176                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            176                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 59392.045455                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 59392.045455                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          176                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          176                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     10101000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     10101000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 57392.045455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 57392.045455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              66417                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 66417                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            60241                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               60241                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   3864675000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3864675000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         126658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            126658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.475619                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.475619                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 64153.566508                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 64153.566508                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        60241                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           60241                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   3744193000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3744193000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.475619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.475619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62153.566508                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62153.566508                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            335                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               335                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3415                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           17                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         6069                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            9501                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    210971000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      1171500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    429209000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    641351500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3415                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           17                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         6404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9836                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.947689                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.965941                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 61777.745242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 68911.764706                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70721.535673                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 67503.578571                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3415                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         6069                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         9501                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    204141000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      1137500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    417071000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    622349500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.947689                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.965941                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59777.745242                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 66911.764706                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68721.535673                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65503.578571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       125479                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           125479                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       125479                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       125479                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14014.237734                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       177541                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     110789                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.602515                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   165968000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14014.237734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.855361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.855361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14690                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   87                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  867                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4846                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8890                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.896606                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2291887                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2291887                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     44037.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     65879.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003305309652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2359                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2359                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              184232                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              41684                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       69918                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      44037                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     69918                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    44037                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    431                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      47.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 69918                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                44037                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   32606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   23393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   13272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   2500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   2479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   2503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   2701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   2688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   2364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   2359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   2360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   2360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.419245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    346.410241                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          2354     99.79%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.04%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.643069                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.622022                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.878898                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               80      3.39%      3.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.25%      3.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              971     41.16%     44.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              927     39.30%     84.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              373     15.81%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   27584                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4474752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2818368                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              306523654.09734720                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              193060187.01171201                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14595310000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     128079.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       218560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        11264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4216256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2814656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 14971513.469241693616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 74528.763975727314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 771591.909395765164                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 288816496.585702359676                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 192805912.405206590891                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3415                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           17                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        66310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        44037                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     94342934                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       574736                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4387646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1995032122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 655803883232                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     27626.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     33808.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24929.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30086.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  14892110.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       218560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        11264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4243840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4474752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2818368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2818368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        66310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           69918                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        44037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          44037                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     14971513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        74529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         771592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      290706020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         306523654                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       771592                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        771592                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    193060187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        193060187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    193060187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     14971513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        74529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        771592                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     290706020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        499583841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                69487                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               43979                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         2176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         2174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         2264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         2233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         2257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         2835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         2039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         2013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         1397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         1351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         1341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         1664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         1614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         1542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         1088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         1280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               878870834                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             231530684                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2094337438                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12647.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30139.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57827                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              37704                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        17932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   404.953826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   237.231681                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   368.180319                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5975     33.32%     33.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2559     14.27%     47.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1602      8.93%     56.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1511      8.43%     64.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1021      5.69%     70.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          791      4.41%     75.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          784      4.37%     79.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          491      2.74%     82.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3198     17.83%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        17932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4447168                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            2814656                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              304.634131                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              192.805912                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    28938899.808000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    38469749.942400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   147237913.267198                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  78075237.408000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2596197673.372760                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 8575716568.708822                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2940578369.971231                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  14405214412.478319                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   986.767302                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4456220196                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    655900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9486270304                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    26995917.312000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    35882433.283200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   145046422.214398                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  87219658.176000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2596197673.372760                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 9226438811.654413                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2440588397.990408                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  14558369314.003153                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   997.258521                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3687892870                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    655900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10254597630                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9677                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         44037                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8652                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              60241                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             60241                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            9677                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       192525                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       192529                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  192529                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7293120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      7293136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7293136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              69920                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    69920    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                69920                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           329134500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          368988450                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         122607                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        52980                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              10012                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       169516                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             8943                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            126658                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           126658                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            176                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9836                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          352                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       397142                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           43                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        10229                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 407766                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16546640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       218560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16777552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           44037                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2818368                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            180709                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001610                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.040097                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  180418     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     291      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              180709                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          198287500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            176000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         133063000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             17000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3415499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        271092                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       134422                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14598390500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.013836                       # Number of seconds simulated (Second)
simTicks                                  13836085500                       # Number of ticks simulated (Tick)
finalTick                                 28434476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1861.70                       # Real time elapsed on the host (Second)
hostTickRate                                  7431979                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17689992                       # Number of bytes of host memory used (Byte)
simInsts                                    100000007                       # Number of instructions simulated (Count)
simOps                                      100000007                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    53714                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53714                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         27672171                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        87413254                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       22                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       76655493                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  87786                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             37413277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          23354095                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            27672171                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.770129                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.849028                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  11976953     43.28%     43.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1289922      4.66%     47.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    947874      3.43%     51.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1432172      5.18%     56.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2703949      9.77%     66.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2687256      9.71%     76.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3116012     11.26%     87.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1919105      6.94%     94.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1598928      5.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              27672171                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  139774     18.40%     18.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   2705      0.36%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  166990     21.99%     40.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2784      0.37%     41.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                  9035      1.19%     42.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    90      0.01%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     42.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 392434     51.67%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 45587      6.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                24      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               29      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           22      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      48117288     62.77%     62.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        26893      0.04%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42069      0.05%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       156034      0.20%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        97751      0.13%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        48116      0.06%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult         8702      0.01%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           44      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        17567      0.02%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          106      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     21857619     28.51%     91.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6074366      7.92%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       208734      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          182      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       76655493                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.770129                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              759452                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009907                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                180741813                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               123727048                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        70619552                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1088581                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1102008                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           527157                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    76865725                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       549198                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          73189536                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      20483253                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3458725                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25951532                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11187069                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5468279                       # Number of stores executed (Count)
system.cpu.numRate                           2.644879                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    50000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000007                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.553443                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.553443                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.806870                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.806870                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  111204068                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  55476892                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      571656                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     424079                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 500833739                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   257979                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 28434476000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       23501465                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7914359                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1252362                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       789067                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1051810                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              13376                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        13376                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses      1650031                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses        19452                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     27336304                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     7.293241                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     6.715694                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      1500375      5.49%      5.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       336480      1.23%      6.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2849888     10.43%     17.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2889508     10.57%     27.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      4922570     18.01%     45.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      5192659     19.00%     64.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2936624     10.74%     75.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       750913      2.75%     78.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       217651      0.80%     79.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        27413      0.10%     79.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10         6989      0.03%     79.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11         2186      0.01%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12          719      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13          142      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14           53      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     79.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20      5702134     20.86%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     27336304                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        37417476                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1065186                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     22449884                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.227183                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.026723                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10552139     47.00%     47.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3713108     16.54%     63.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1696367      7.56%     71.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          862122      3.84%     74.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          531320      2.37%     77.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          388485      1.73%     79.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          253326      1.13%     80.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          903998      4.03%     84.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3549019     15.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     22449884                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000007                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17816897                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13585239                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8259853                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     258144                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49877950                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 31977                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           22      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31951620     63.90%     63.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        25488      0.05%     63.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        25488      0.05%     64.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        64534      0.13%     64.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        64552      0.13%     64.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        32054      0.06%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         6450      0.01%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           44      0.00%     64.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv        12755      0.03%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc          103      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13507752     27.02%     91.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4231493      8.46%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        77487      0.15%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          165      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000007                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3549019                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       24256982                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          24256982                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      24256982                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         24256982                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       285906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          285906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       285906                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         285906                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4702976000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4702976000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4702976000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4702976000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24542888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24542888                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24542888                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24542888                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011649                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011649                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011649                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011649                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 16449.378467                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 16449.378467                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 16449.378467                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 16449.378467                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       128316                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            128316                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       152314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        152314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       152314                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       152314                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       133592                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       133592                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       133592                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       133592                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1734327000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1734327000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1734327000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1734327000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005443                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005443                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005443                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005443                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 12982.266902                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 12982.266902                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 12982.266902                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 12982.266902                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 133592                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     20267459                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20267459                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        43770                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         43770                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1367867000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1367867000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20311229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20311229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002155                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002155                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31251.245145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31251.245145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        37988                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        37988                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5782                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5782                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    377412000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    377412000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000285                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65273.607748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65273.607748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3989523                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3989523                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       242136                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       242136                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3335109000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3335109000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4231659                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4231659                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.057220                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057220                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 13773.701556                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 13773.701556                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       114326                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       114326                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       127810                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       127810                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1356915000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1356915000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.030203                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.030203                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 10616.657539                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 10616.657539                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             35688419                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             135640                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             263.111317                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          907                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          772                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          134                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          196476696                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         196476696                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3259645                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5700450                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16258369                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1386664                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1067043                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8230547                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 17978                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              105817173                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 86600                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        13276                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        13276                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        13276                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        13276                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3545                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3545                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3545                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3545                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    221183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    221183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    221183500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    221183500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16821                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16821                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16821                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16821                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.210748                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.210748                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.210748                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.210748                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62393.088858                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62393.088858                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62393.088858                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62393.088858                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3545                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3545                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    217638500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    217638500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    217638500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    217638500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.210748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.210748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.210748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.210748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61393.088858                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61393.088858                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61393.088858                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61393.088858                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3545                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        13276                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        13276                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3545                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3545                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    221183500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    221183500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16821                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16821                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.210748                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.210748                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62393.088858                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62393.088858                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3545                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3545                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    217638500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    217638500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.210748                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.210748                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61393.088858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61393.088858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        17115                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3561                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.806234                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        37187                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        37187                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.insts                      119310954                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8621702                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8621702                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26587255                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2169832                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                  10995091                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           27672171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.311586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.093627                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4732098     17.10%     17.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3600256     13.01%     30.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1879359      6.79%     36.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1326125      4.79%     41.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1762397      6.37%     48.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1756644      6.35%     54.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4216933     15.24%     69.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   347673      1.26%     70.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8050686     29.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             27672171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.311566                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.311586                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       10995091                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10995091                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10995091                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10995091                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst     10995091                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10995091                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10995091                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10995091                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10995091                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10995091                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     10995091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10995091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  176                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             22149836                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                176                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           125851.340909                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          176                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          176                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           87960728                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          87960728                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1067043                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4157947                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   284970                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               87413276                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23853                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 23501465                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7914359                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    22                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       211                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   286015                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2701                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         406971                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       858485                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1265456                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 72499870                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71146709                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  49234212                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  64564590                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.571056                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.762557                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           21                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            8                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.625000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      172110                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 9916228                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                22391                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2701                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3682701                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13585237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.623555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.124913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13566626     99.86%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  392      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  430      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  707      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  889      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1057      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1591      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1527      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2034      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2316      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1742      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                789      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                260      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3322      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                157      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 51      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                145      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 36      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 55      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              928      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13585237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  20483376                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    1091                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              20484467                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5468606                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   6140                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5474746                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25951982                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        7231                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25959213                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  10995091                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              10995091                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      10995091                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  10995091                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1067043                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4349158                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4650340                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          12986                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16546192                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1046452                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99864911                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 71029                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  55750                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 901116                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            74755181                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   153297035                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                152226022                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    869649                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37540490                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 37214694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      22                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    706884                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        106318348                       # The number of ROB reads (Count)
system.cpu.rob.writes                       180067058                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000007                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 113254                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    113254                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                113254                       # number of overall hits (Count)
system.l2.overallHits::total                   113254                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3545                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                20338                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   23883                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3545                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               20338                       # number of overall misses (Count)
system.l2.overallMisses::total                  23883                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    212229500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1314114500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1526344000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    212229500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1314114500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1526344000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3545                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             133592                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                137137                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3545                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            133592                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               137137                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.152240                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.174154                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.152240                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.174154                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59867.277856                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64613.752581                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63909.224134                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59867.277856                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64613.752581                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63909.224134                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                15057                       # number of writebacks (Count)
system.l2.writebacks::total                     15057                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3545                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            20338                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               23883                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3545                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           20338                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              23883                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    205139500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1273438500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1478578000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    205139500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1273438500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1478578000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.152240                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.174154                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.152240                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.174154                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57867.277856                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62613.752581                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61909.224134                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57867.277856                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62613.752581                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61909.224134                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          15057                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8609                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8609                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data             112817                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                112817                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            14993                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               14993                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    943647000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      943647000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         127810                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            127810                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.117307                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.117307                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 62939.171613                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 62939.171613                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        14993                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           14993                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    913661000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    913661000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.117307                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.117307                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60939.171613                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60939.171613                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            437                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               437                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3545                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         5345                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8890                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    212229500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    370467500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    582697000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3545                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5782                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9327                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.924421                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.953147                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59867.277856                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69311.038354                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 65545.219348                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3545                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         5345                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8890                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    205139500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    359777500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    564917000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.924421                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.953147                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57867.277856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67311.038354                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 63545.219348                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       128316                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           128316                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       128316                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       128316                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14959.740987                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       256260                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     143006                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.791953                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14959.740987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.913070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.913070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14695                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   88                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  883                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8505                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5219                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.896912                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2320812                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2320812                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     15057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     19763.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007360716652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          816                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          816                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               64618                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              14255                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       23883                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      15057                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     23883                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    15057                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    575                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 23883                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                15057                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   14954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          816                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.093137                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     90.084915                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            756     92.65%     92.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            31      3.80%     96.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             9      1.10%     97.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            1      0.12%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            2      0.25%     97.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            3      0.37%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            1      0.12%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            1      0.12%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      0.12%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            1      0.12%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            1      0.12%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.12%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            1      0.12%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.12%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            1      0.12%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703            1      0.12%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.12%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927            2      0.25%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1567            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           816                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          816                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.463235                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.443309                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.852925                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               33      4.04%      4.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.12%      4.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              429     52.57%     56.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              264     32.35%     89.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               86     10.54%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           816                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   36800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1528512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               963648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              110472864.59743257                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              69647444.71982339                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13837214000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     355347.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       226880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1264832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       964224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 16397701.503073250875                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 91415451.284975081682                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 69689074.991622447968                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3545                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        20338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        15057                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     91384712                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    616158818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 714659829230                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25778.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30295.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  47463626.83                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       226880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1301632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1528512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       963648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       963648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        20338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           23883                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        15057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          15057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     16397702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       94075163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         110472865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     69647445                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         69647445                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     69647445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     16397702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      94075163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        180120309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23308                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               15066                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               299839994                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              77662256                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          707543530                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12864.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30356.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               16733                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13003                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8641                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   284.241176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   156.355907                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.893486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4433     51.30%     51.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1129     13.07%     64.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          698      8.08%     72.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          536      6.20%     78.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          359      4.15%     82.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          220      2.55%     85.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          176      2.04%     87.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          145      1.68%     89.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          945     10.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8641                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1491712                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             964224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              107.813153                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               69.689075                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    13120589.664000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    17447802.086400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   48557721.139200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  25527704.832000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2463201421.161548                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6120707145.436832                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 4329280618.790445                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  13017843003.110310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   940.861706                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6588929282                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    622300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6624856218                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    13819190.112000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    18380728.766400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   49483110.835199                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  31097795.904000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2463201421.161548                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7208293768.704036                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 3493620840.460831                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  13277896855.943941                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   959.657040                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5306166998                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    622300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7907618502                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8890                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         15057                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8609                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14993                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14993                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            8890                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        71432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        71432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   71432                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2492160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2492160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2492160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23883                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23883    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23883                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           118656000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          127161604                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          47549                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23878                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               9327                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       143373                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             8821                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            127810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           127810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9327                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       400776                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        10635                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 411411                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16762112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       226880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                16988992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           15057                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    963648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            152194                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001393                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.037296                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  151982     99.86%     99.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     212      0.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              152194                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          201295000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         133592000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3545000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        274274                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       137137                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          212                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  13836085500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
