Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls opened at Mon Feb 10 13:34:49 CET 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/harness.cpp' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(25) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/harness.cpp' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(25)
Execute     add_files /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/harness.cpp 
INFO: [HLS 200-10] Adding design file '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/harness.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/harness.h' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/harness.h' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(26)
Execute     add_files /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/harness.h 
INFO: [HLS 200-10] Adding design file '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/harness.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../src/csim.cpp' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(27) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../src/csim.cpp' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(27)
Execute     add_files -tb /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/csim.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/src/csim.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=harness' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.top=harness' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(6)
Execute     set_top harness 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.2ns' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.2ns' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(14)
Execute     set_clock_uncertainty 0.2ns 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_dataflow_profiling=true' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=true' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(10)
Execute     config_cosim -enable_dataflow_profiling=true 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_fifo_sizing=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(11)
Execute     config_cosim -enable_fifo_sizing=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.enable_tasks_with_m_axi=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.enable_tasks_with_m_axi=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(12)
Execute     config_cosim -enable_tasks_with_m_axi=0 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.rtl=verilog' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'cosim.rtl=verilog' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(13)
Execute     config_cosim -rtl=verilog 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.setup=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(29) 
INFO: [HLS 200-1465] Applying ini 'cosim.setup=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(29)
Execute     config_cosim -setup=0 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.stable_axilite_update=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'cosim.stable_axilite_update=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(18)
Execute     config_cosim -stable_axilite_update=1 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'cosim.tool=xsim' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(17)
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(16)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(19)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(15)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(9)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.dataflow.fifo_depth=4' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.dataflow.fifo_depth=4' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(7)
Execute     config_dataflow -fifo_depth=4 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 4.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.rtl.register_reset_num=3' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.rtl.register_reset_num=3' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(20)
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.schedule.enable_dsp_full_reg=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(28) 
INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(28)
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.optimization_level=3' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'vivado.optimization_level=3' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(21)
Execute     config_export -vivado_optimization_level=3 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_export -vivado_optimization_level 3' config_export -vivado_phys_opt=all 
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level 3' configuration: config_export -vivado_phys_opt=all
Execute       config_export -vivado_phys_opt=all 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.phys_opt=all' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'vivado.phys_opt=all' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(22)
Execute     config_export -vivado_phys_opt=all 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.report_level=2' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.report_level=2' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(23)
Execute     config_export -vivado_report_level=2 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.syn_dcp=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'vivado.syn_dcp=1' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/config/hls.cfg(24)
Execute     config_export -vivado_syn_dcp=1 
Command   apply_ini done; 0.11 sec.
Execute   apply_ini /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvc1902-vsva2197-2MP-e-S' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/config.cmdline(2) 
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/config.cmdline(2)
Execute     set_part xcvc1902-vsva2197-2MP-e-S 
Execute       create_platform xcvc1902-vsva2197-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 4.08 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 4.28 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=330000000Hz' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/config.cmdline(7) 
INFO: [HLS 200-1465] Applying ini 'clock=330000000Hz' from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/config.cmdline(7)
Execute     create_clock -period 330000000Hz 
Execute       ap_set_clock -name default -period 3.03 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.03ns.
Command   apply_ini done; 4.29 sec.
Execute   ::AP::init_summary_file csynth-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.64 seconds. CPU system time: 1.08 seconds. Elapsed time: 7.88 seconds; current allocated memory: 662.641 MB.
Execute       set_directive_top harness -name=harness 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../src/harness.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/harness.cpp as C++
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/harness.cpp -foptimization-record-file=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.03 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.cpp.clang.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/clang.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/.systemc_flag -fix-errors /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/all.directive.json -fix-errors /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.9 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/harness.cpp:13:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 ../src/harness.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../src/harness.cpp
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.03 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.03 seconds. CPU system time: 1.7 seconds. Elapsed time: 25.2 seconds; current allocated memory: 668.363 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.g.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.57 sec.
Execute       run_link_or_opt -opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=harness -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=harness -reflow-float-conversion -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.67 sec.
Execute       run_link_or_opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=harness 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=harness -mllvm -hls-db-dir -mllvm /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-default-fifo-depth=4 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.03 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.818 -x ir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S 2> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,846 Compile/Link /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 79,527 Unroll/Inline (step 1) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 79,527 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 28,845 Unroll/Inline (step 2) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28,845 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,690 Unroll/Inline (step 3) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,690 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,209 Unroll/Inline (step 4) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,209 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,500 Array/Struct (step 1) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,500 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,475 Array/Struct (step 2) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,475 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,498 Array/Struct (step 3) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,498 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,920 Array/Struct (step 4) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,920 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,924 Array/Struct (step 5) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,924 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,924 Performance (step 1) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,924 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,922 Performance (step 2) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,922 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,213 Performance (step 3) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,213 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 11,435 Performance (step 4) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,435 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,753 HW Transforms (step 1) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,753 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,867 HW Transforms (step 2) /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,867 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_3' is marked as complete unroll implied by the pipeline pragma (../src/harness.cpp:112:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_4' is marked as complete unroll implied by the pipeline pragma (../src/harness.cpp:116:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_2' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:66:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_2' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:133:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_3' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:134:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:140:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_5' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:144:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_6' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:145:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_7' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:153:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:24:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:95:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:102:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_1' is marked as complete unroll implied by the pipeline pragma (../src/harness.h:44:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_3' is marked as complete unroll implied by the pipeline pragma (../src/harness.cpp:66:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_4' is marked as complete unroll implied by the pipeline pragma (../src/harness.cpp:69:34)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'store' completely with a factor of 1 (../src/harness.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_3' (../src/harness.cpp:112:27) in function 'store' completely with a factor of 2 (../src/harness.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_4' (../src/harness.cpp:116:35) in function 'store' completely with a factor of 16 (../src/harness.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (../src/harness.cpp:22:19) in function 'dut' completely with a factor of 2 (../src/harness.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_2' (../src/harness.h:66:26) in function 'filter<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 2, 16>' completely with a factor of 2 (../src/harness.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_2' (../src/harness.h:133:27) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 37 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_3' (../src/harness.h:134:31) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 16 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (../src/harness.h:140:27) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 16 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_5' (../src/harness.h:144:27) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 37 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_6' (../src/harness.h:145:31) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 16 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_7' (../src/harness.h:153:27) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' completely with a factor of 16 (../src/harness.h:120:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/harness.h:24:5) in function 'static_pow2<int>' completely with a factor of 5 (../src/harness.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/harness.h:24:5) in function 'static_pow2<float>' completely with a factor of 2 (../src/harness.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (../src/harness.h:95:26) in function 'padding<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 2, 16>' completely with a factor of 2 (../src/harness.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/harness.h:102:28) in function 'padding<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 2, 16>' completely with a factor of 36 (../src/harness.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'padding<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 2, 16>' completely with a factor of 1 (../src/harness.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (../src/harness.h:44:22) in function 'multicast<int, 2>' completely with a factor of 2 (../src/harness.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_3' (../src/harness.cpp:66:26) in function 'load' completely with a factor of 2 (../src/harness.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_4' (../src/harness.cpp:69:34) in function 'load' completely with a factor of 37 (../src/harness.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<short, 128ul>::_S_ref(short const (&) [128], unsigned long)' into 'std::array<short, 128ul>::operator[](unsigned long)' (/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>::_S_ref(ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [37], unsigned long)' into 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>::operator[](unsigned long)' (/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<short, 128ul>::operator[](unsigned long)' into 'load(int&, int*, std::array<short, 128ul>*, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 0>*, hls::stream<int, 0>&)' (../src/harness.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>::operator[](unsigned long)' into 'load(int&, int*, std::array<short, 128ul>*, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 0>*, hls::stream<int, 0>&)' (../src/harness.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'float static_pow2<float>(float)' into 'float ap_fixed_max<8, 3>()' (../src/harness.h:33:0)
INFO: [HLS 214-178] Inlining function 'int static_pow2<int>(int)' into 'float ap_fixed_max<8, 3>()' (../src/harness.h:33:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::_S_ref(ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [16], unsigned long)' into 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' (/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'float ap_fixed_max<8, 3>()' into 'void dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>(hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37>, 0>&, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16>, 0>&, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/harness.h:120:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>::operator[](unsigned long)' into 'void dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>(hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37>, 0>&, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16>, 0>&, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/harness.h:120:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'void dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>(hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37>, 0>&, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16>, 0>&, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/harness.h:120:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<short, 32ul>::_S_ref(short const (&) [32], unsigned long)' into 'std::array<short, 32ul>::operator[](unsigned long)' (/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>::operator[](unsigned long)' into 'store(int&, int*, std::array<short, 32ul>*, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>*, hls::stream<bool, 0>*)' (../src/harness.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::array<short, 32ul>::operator[](unsigned long)' into 'store(int&, int*, std::array<short, 32ul>*, hls::stream<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 0>*, hls::stream<bool, 0>*)' (../src/harness.cpp:97:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL13dense11Biases': Complete partitioning on dimension 1. (../src/harness.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'multicastNumStream': Complete partitioning on dimension 1. (../src/harness.cpp:15:24)
INFO: [HLS 214-248] Applying array_partition to 'paddingStream': Complete partitioning on dimension 1. (../src/harness.cpp:18:41)
INFO: [HLS 214-248] Applying array_partition to 'dense11Stream': Complete partitioning on dimension 1. (../src/harness.cpp:21:40)
INFO: [HLS 214-248] Applying array_partition to 'inputStream': Complete partitioning on dimension 1. (../src/harness.cpp:144:40)
INFO: [HLS 214-248] Applying array_partition to 'outputStream': Complete partitioning on dimension 1. (../src/harness.cpp:146:43)
INFO: [HLS 214-248] Applying array_partition to 'lastStream': Complete partitioning on dimension 1. (../src/harness.cpp:147:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inputStream_0' with compact=bit mode in 296-bits (../src/harness.cpp:144:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inputStream_1' with compact=bit mode in 296-bits (../src/harness.cpp:144:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outputStream_0' with compact=bit mode in 128-bits (../src/harness.cpp:146:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outputStream_1' with compact=bit mode in 128-bits (../src/harness.cpp:146:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'paddingStream_1' with compact=bit mode in 296-bits (../src/harness.cpp:18:41)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'paddingStream_0' with compact=bit mode in 296-bits (../src/harness.cpp:18:41)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense11Stream_1' with compact=bit mode in 128-bits (../src/harness.cpp:21:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense11Stream_0' with compact=bit mode in 128-bits (../src/harness.cpp:21:40)
INFO: [HLS 214-241] Aggregating maxi variable 'outFeatureList' with compact=none mode in 512-bits
INFO: [HLS 214-449] Automatically partitioning array 'burst' dimension 1 completely based on constant index. (../src/harness.cpp:111:23)
INFO: [HLS 214-449] Automatically partitioning array 'input' dimension 1 completely based on constant index. (../src/harness.h:130:22)
INFO: [HLS 214-449] Automatically partitioning array 'result' dimension 1 completely based on constant index. (../src/harness.h:151:31)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'burst' due to pipeline pragma (../src/harness.cpp:108:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input' due to pipeline pragma (../src/harness.h:128:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result' due to pipeline pragma (../src/harness.h:128:9)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (../src/harness.h:130:22)
INFO: [HLS 214-248] Applying array_partition to 'result': Complete partitioning on dimension 1. (../src/harness.h:151:31)
INFO: [HLS 214-248] Applying array_partition to 'burst': Complete partitioning on dimension 1. (../src/harness.cpp:111:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/harness.cpp:65:30)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_107_2'(../src/harness.cpp:107:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/harness.cpp:107:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml -> /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.53 seconds. CPU system time: 1.02 seconds. Elapsed time: 15.09 seconds; current allocated memory: 672.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 672.703 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top harness -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.0.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 676.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.1.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.2.prechk.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 679.027 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.g.1.bc to /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.1.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'inputStream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inputStream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outputStream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outputStream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lastStream' (../src/harness.cpp:147) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lastStream.1' (../src/harness.cpp:147) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'paddingStream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'paddingStream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'dense11Stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'dense11Stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'dut' (../src/harness.cpp:13:1), detected/extracted 5 process function(s): 
	 'multicast<int, 2>'
	 'padding<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 37ul>, 2, 16>'
	 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>.1'
	 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>'
	 'filter<std::array<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 16ul>, 2, 16>'.
INFO: [XFORM 203-712] Applying dataflow to function 'harness' (../src/harness.cpp:128:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load'
	 'inference'
	 'store'.
Command         transform done; 0.92 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.1.tmp.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/harness.h:128:9) to (../src/harness.h:127:20) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>.1'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/harness.h:128:9) to (../src/harness.h:127:20) in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>'... converting 49 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>.1' (../src/harness.h:127:41)...250 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_relu_saturate<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 37, 16, 16>' (../src/harness.h:127:41)...250 expression(s) balanced.
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 707.434 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.2.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_88_1'(../src/harness.h:88:22) in function 'padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_88_1' (../src/harness.h:88) in function 'padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>'.
Execute           auto_get_db
Command         transform done; 0.54 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.3.bc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1614] Cosimulation may deadlock if process padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process store has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 841.934 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.83 sec.
Command     elaborate done; 43.15 sec.
Execute     ap_eval exec zip -j /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'harness' ...
Execute       ap_set_top_model harness 
WARNING: [SYN 201-103] Legalizing function name 'multicast<int, 2>' to 'multicast_int_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>' to 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_relu_saturate.1' to 'dense_relu_saturate_1'.
WARNING: [SYN 201-103] Legalizing function name 'filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>' to 'filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s'.
Execute       get_model_list harness -filter all-wo-channel -topdown 
Execute       preproc_iomode -model harness 
Execute       preproc_iomode -model store 
Execute       preproc_iomode -model store_Pipeline_VITIS_LOOP_107_2 
Execute       preproc_iomode -model store_Pipeline_VITIS_LOOP_101_1 
Execute       preproc_iomode -model inference 
Execute       preproc_iomode -model dut 
Execute       preproc_iomode -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       preproc_iomode -model dense_relu_saturate.1 
Execute       preproc_iomode -model dense_relu_saturate 
Execute       preproc_iomode -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       preproc_iomode -model multicast<int, 2> 
Execute       preproc_iomode -model load 
Execute       preproc_iomode -model load_Pipeline_VITIS_LOOP_61_2 
Execute       preproc_iomode -model load_Pipeline_VITIS_LOOP_54_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list harness -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load {multicast<int, 2>} {padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>} dense_relu_saturate dense_relu_saturate.1 {filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>} dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model load_Pipeline_VITIS_LOOP_54_1 
Execute       apply_spec_resource_limit load_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Configuring Module : load_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model load_Pipeline_VITIS_LOOP_61_2 
Execute       apply_spec_resource_limit load_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Configuring Module : load ...
Execute       set_default_model load 
Execute       apply_spec_resource_limit load 
INFO-FLOW: Configuring Module : multicast<int, 2> ...
Execute       set_default_model multicast<int, 2> 
Execute       apply_spec_resource_limit multicast<int, 2> 
INFO-FLOW: Configuring Module : padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> ...
Execute       set_default_model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       apply_spec_resource_limit padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
INFO-FLOW: Configuring Module : dense_relu_saturate ...
Execute       set_default_model dense_relu_saturate 
Execute       apply_spec_resource_limit dense_relu_saturate 
INFO-FLOW: Configuring Module : dense_relu_saturate.1 ...
Execute       set_default_model dense_relu_saturate.1 
Execute       apply_spec_resource_limit dense_relu_saturate.1 
INFO-FLOW: Configuring Module : filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> ...
Execute       set_default_model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       apply_spec_resource_limit filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
INFO-FLOW: Configuring Module : dut ...
Execute       set_default_model dut 
Execute       apply_spec_resource_limit dut 
INFO-FLOW: Configuring Module : inference ...
Execute       set_default_model inference 
Execute       apply_spec_resource_limit inference 
INFO-FLOW: Configuring Module : store_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model store_Pipeline_VITIS_LOOP_101_1 
Execute       apply_spec_resource_limit store_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Configuring Module : store_Pipeline_VITIS_LOOP_107_2 ...
Execute       set_default_model store_Pipeline_VITIS_LOOP_107_2 
Execute       apply_spec_resource_limit store_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Configuring Module : store ...
Execute       set_default_model store 
Execute       apply_spec_resource_limit store 
INFO-FLOW: Configuring Module : harness ...
Execute       set_default_model harness 
Execute       apply_spec_resource_limit harness 
INFO-FLOW: Model list for preprocess: entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load {multicast<int, 2>} {padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>} dense_relu_saturate dense_relu_saturate.1 {filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>} dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_Pipeline_VITIS_LOOP_54_1 ...
Execute       set_default_model load_Pipeline_VITIS_LOOP_54_1 
Execute       cdfg_preprocess -model load_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess load_Pipeline_VITIS_LOOP_54_1 
INFO-FLOW: Preprocessing Module: load_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model load_Pipeline_VITIS_LOOP_61_2 
Execute       cdfg_preprocess -model load_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess load_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Preprocessing Module: load ...
Execute       set_default_model load 
Execute       cdfg_preprocess -model load 
Execute       rtl_gen_preprocess load 
INFO-FLOW: Preprocessing Module: multicast<int, 2> ...
Execute       set_default_model multicast<int, 2> 
Execute       cdfg_preprocess -model multicast<int, 2> 
Execute       rtl_gen_preprocess multicast<int, 2> 
INFO-FLOW: Preprocessing Module: padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> ...
Execute       set_default_model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       cdfg_preprocess -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       rtl_gen_preprocess padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
INFO-FLOW: Preprocessing Module: dense_relu_saturate ...
Execute       set_default_model dense_relu_saturate 
Execute       cdfg_preprocess -model dense_relu_saturate 
Execute       rtl_gen_preprocess dense_relu_saturate 
INFO-FLOW: Preprocessing Module: dense_relu_saturate.1 ...
Execute       set_default_model dense_relu_saturate.1 
Execute       cdfg_preprocess -model dense_relu_saturate.1 
Execute       rtl_gen_preprocess dense_relu_saturate.1 
INFO-FLOW: Preprocessing Module: filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> ...
Execute       set_default_model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       cdfg_preprocess -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       rtl_gen_preprocess filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
INFO-FLOW: Preprocessing Module: dut ...
Execute       set_default_model dut 
Execute       cdfg_preprocess -model dut 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Preprocessing Module: inference ...
Execute       set_default_model inference 
Execute       cdfg_preprocess -model inference 
Execute       rtl_gen_preprocess inference 
INFO-FLOW: Preprocessing Module: store_Pipeline_VITIS_LOOP_101_1 ...
Execute       set_default_model store_Pipeline_VITIS_LOOP_101_1 
Execute       cdfg_preprocess -model store_Pipeline_VITIS_LOOP_101_1 
Execute       rtl_gen_preprocess store_Pipeline_VITIS_LOOP_101_1 
INFO-FLOW: Preprocessing Module: store_Pipeline_VITIS_LOOP_107_2 ...
Execute       set_default_model store_Pipeline_VITIS_LOOP_107_2 
Execute       cdfg_preprocess -model store_Pipeline_VITIS_LOOP_107_2 
Execute       rtl_gen_preprocess store_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Preprocessing Module: store ...
Execute       set_default_model store 
Execute       cdfg_preprocess -model store 
Execute       rtl_gen_preprocess store 
INFO-FLOW: Preprocessing Module: harness ...
Execute       set_default_model harness 
Execute       cdfg_preprocess -model harness 
Execute       rtl_gen_preprocess harness 
INFO-FLOW: Model list for synthesis: entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load {multicast<int, 2>} {padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>} dense_relu_saturate dense_relu_saturate.1 {filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>} dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 841.934 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 842.934 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_Pipeline_VITIS_LOOP_54_1 
Execute       schedule -model load_Pipeline_VITIS_LOOP_54_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 79, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 843.203 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.53 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_Pipeline_VITIS_LOOP_54_1.
Execute       set_default_model load_Pipeline_VITIS_LOOP_54_1 
Execute       bind -model load_Pipeline_VITIS_LOOP_54_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 843.598 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.52 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.bind.adb -f 
INFO-FLOW: Finish binding load_Pipeline_VITIS_LOOP_54_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_Pipeline_VITIS_LOOP_61_2 
Execute       schedule -model load_Pipeline_VITIS_LOOP_61_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_Pipeline_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_2', ../src/harness.cpp:65->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:65->../src/harness.cpp:149) and bus read operation ('gmem0_addr_read', ../src/harness.cpp:65->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:65->../src/harness.cpp:149).
WARNING: [HLS 200-880] The II Violation in module 'load_Pipeline_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_2', ../src/harness.cpp:65->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:65->../src/harness.cpp:149) and bus read operation ('gmem0_addr_read', ../src/harness.cpp:65->../src/harness.cpp:149) on port 'gmem0' (../src/harness.cpp:65->../src/harness.cpp:149).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 81, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 845.074 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.56 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_Pipeline_VITIS_LOOP_61_2.
Execute       set_default_model load_Pipeline_VITIS_LOOP_61_2 
Execute       bind -model load_Pipeline_VITIS_LOOP_61_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 845.156 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.54 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.bind.adb -f 
INFO-FLOW: Finish binding load_Pipeline_VITIS_LOOP_61_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load 
Execute       schedule -model load 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 845.781 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.sched.adb -f 
INFO-FLOW: Finish scheduling load.
Execute       set_default_model load 
Execute       bind -model load 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 845.996 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.bind.adb -f 
INFO-FLOW: Finish binding load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multicast_int_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multicast<int, 2> 
Execute       schedule -model multicast<int, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multicast<int, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'multicast<int, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 846.102 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling multicast<int, 2>.
Execute       set_default_model multicast<int, 2> 
Execute       bind -model multicast<int, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 846.172 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.bind.adb -f 
INFO-FLOW: Finish binding multicast<int, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       schedule -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 846.598 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>.
Execute       set_default_model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       bind -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 846.871 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_relu_saturate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_relu_saturate 
Execute       schedule -model dense_relu_saturate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_127_1'
WARNING: [HLS 200-871] Estimated clock period (2.892 ns) exceeds the target (target clock period: 3.030 ns, clock uncertainty: 0.818 ns, effective delay budget: 2.212 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_relu_saturate' consists of the following:
	'muxlogic' operation 13 bit ('muxLogicI0_to_mul_ln136_39') [153]  (0.000 ns)
	'mul' operation 13 bit of DSP[1788] ('mul_ln136_39', ../src/harness.h:136) [155]  (0.924 ns)
	'add' operation 14 bit of DSP[1788] ('empty_175', ../src/harness.h:136) [1788]  (0.984 ns)
	'add' operation 15 bit of DSP[1791] ('empty_176', ../src/harness.h:136) [1791]  (0.984 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 864.055 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_relu_saturate.
Execute       set_default_model dense_relu_saturate 
Execute       bind -model dense_relu_saturate 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 864.055 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.bind.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish binding dense_relu_saturate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_relu_saturate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_relu_saturate.1 
Execute       schedule -model dense_relu_saturate.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_127_1'
WARNING: [HLS 200-871] Estimated clock period (2.892 ns) exceeds the target (target clock period: 3.030 ns, clock uncertainty: 0.818 ns, effective delay budget: 2.212 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_relu_saturate_1' consists of the following:
	'muxlogic' operation 13 bit ('muxLogicI0_to_mul_ln136_7') [153]  (0.000 ns)
	'mul' operation 13 bit of DSP[1788] ('mul_ln136_7', ../src/harness.h:136) [155]  (0.924 ns)
	'add' operation 14 bit of DSP[1788] ('empty_122', ../src/harness.h:136) [1788]  (0.984 ns)
	'add' operation 15 bit of DSP[1791] ('empty_123', ../src/harness.h:136) [1791]  (0.984 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling dense_relu_saturate.1.
Execute       set_default_model dense_relu_saturate.1 
Execute       bind -model dense_relu_saturate.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding dense_relu_saturate.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       schedule -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>.
Execute       set_default_model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       bind -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.bind.adb -f 
INFO-FLOW: Finish binding filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut 
Execute       schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0 (from multicast_int_2_U0 to filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute       set_default_model dut 
Execute       bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inference 
Execute       schedule -model inference 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.sched.adb -f 
INFO-FLOW: Finish scheduling inference.
Execute       set_default_model inference 
Execute       bind -model inference 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.bind.adb -f 
INFO-FLOW: Finish binding inference.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_Pipeline_VITIS_LOOP_101_1 
Execute       schedule -model store_Pipeline_VITIS_LOOP_101_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 78, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.6 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.sched.adb -f 
INFO-FLOW: Finish scheduling store_Pipeline_VITIS_LOOP_101_1.
Execute       set_default_model store_Pipeline_VITIS_LOOP_101_1 
Execute       bind -model store_Pipeline_VITIS_LOOP_101_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.58 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.bind.adb -f 
INFO-FLOW: Finish binding store_Pipeline_VITIS_LOOP_101_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_Pipeline_VITIS_LOOP_107_2 
Execute       schedule -model store_Pipeline_VITIS_LOOP_107_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0 seconds. Elapsed time: 2.95 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.sched.adb -f 
INFO-FLOW: Finish scheduling store_Pipeline_VITIS_LOOP_107_2.
Execute       set_default_model store_Pipeline_VITIS_LOOP_107_2 
Execute       bind -model store_Pipeline_VITIS_LOOP_107_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.973 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.bind.adb -f 
INFO-FLOW: Finish binding store_Pipeline_VITIS_LOOP_107_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store 
Execute       schedule -model store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 878.020 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.55 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.sched.adb -f 
INFO-FLOW: Finish scheduling store.
Execute       set_default_model store 
Execute       bind -model store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 878.480 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.53 sec.
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.bind.adb -f 
INFO-FLOW: Finish binding store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'harness' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model harness 
Execute       schedule -model harness 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 878.641 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.verbose.sched.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.sched.adb -f 
INFO-FLOW: Finish scheduling harness.
Execute       set_default_model harness 
Execute       bind -model harness 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 879.117 MB.
Execute       syn_report -verbosereport -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.verbose.bind.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.bind.adb -f 
INFO-FLOW: Finish binding harness.
Execute       get_model_list harness -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_Pipeline_VITIS_LOOP_54_1 
Execute       rtl_gen_preprocess load_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess load 
Execute       rtl_gen_preprocess multicast<int, 2> 
Execute       rtl_gen_preprocess padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> 
Execute       rtl_gen_preprocess dense_relu_saturate 
Execute       rtl_gen_preprocess dense_relu_saturate.1 
Execute       rtl_gen_preprocess filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> 
Execute       rtl_gen_preprocess dut 
Execute       rtl_gen_preprocess inference 
Execute       rtl_gen_preprocess store_Pipeline_VITIS_LOOP_101_1 
Execute       rtl_gen_preprocess store_Pipeline_VITIS_LOOP_107_2 
Execute       rtl_gen_preprocess store 
Execute       rtl_gen_preprocess harness 
INFO-FLOW: Model list for RTL generation: entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load {multicast<int, 2>} {padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>} dense_relu_saturate dense_relu_saturate.1 {filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>} dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 879.250 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model entry_proc -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_Pipeline_VITIS_LOOP_54_1 -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_Pipeline_VITIS_LOOP_54_1' pipeline 'VITIS_LOOP_54_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_1024ns_10ns_1024_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 880.652 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_load_Pipeline_VITIS_LOOP_54_1 
Execute       gen_rtl load_Pipeline_VITIS_LOOP_54_1 -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_load_Pipeline_VITIS_LOOP_54_1 
Execute       syn_report -csynth -model load_Pipeline_VITIS_LOOP_54_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_Pipeline_VITIS_LOOP_54_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model load_Pipeline_VITIS_LOOP_54_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_Pipeline_VITIS_LOOP_54_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model load_Pipeline_VITIS_LOOP_54_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.54 sec.
Execute       db_write -model load_Pipeline_VITIS_LOOP_54_1 -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.adb 
Execute       db_write -model load_Pipeline_VITIS_LOOP_54_1 -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_Pipeline_VITIS_LOOP_54_1 -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_Pipeline_VITIS_LOOP_61_2 -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_Pipeline_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_2192ns_10ns_2192_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_Pipeline_VITIS_LOOP_61_2'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 884.695 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_load_Pipeline_VITIS_LOOP_61_2 
Execute       gen_rtl load_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_load_Pipeline_VITIS_LOOP_61_2 
Execute       syn_report -csynth -model load_Pipeline_VITIS_LOOP_61_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_Pipeline_VITIS_LOOP_61_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model load_Pipeline_VITIS_LOOP_61_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_Pipeline_VITIS_LOOP_61_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model load_Pipeline_VITIS_LOOP_61_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1.57 sec.
Execute       db_write -model load_Pipeline_VITIS_LOOP_61_2 -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.adb 
Execute       db_write -model load_Pipeline_VITIS_LOOP_61_2 -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_Pipeline_VITIS_LOOP_61_2 -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [RTMG 210-278] Implementing memory 'harness_load_nums_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 888.883 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl load -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_load 
Execute       gen_rtl load -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_load 
Execute       syn_report -csynth -model load -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 1 sec.
Execute       syn_report -rtlxml -model load -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/load_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model load -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model load -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.adb 
Execute       db_write -model load -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multicast_int_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multicast<int, 2> -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'multicast_int_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 889.863 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl multicast<int, 2> -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_multicast_int_2_s 
Execute       gen_rtl multicast<int, 2> -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_multicast_int_2_s 
Execute       syn_report -csynth -model multicast<int, 2> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/multicast_int_2_s_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model multicast<int, 2> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/multicast_int_2_s_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model multicast<int, 2> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model multicast<int, 2> -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.adb 
Execute       db_write -model multicast<int, 2> -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multicast<int, 2> -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.605 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s 
Execute       gen_rtl padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s 
Execute       syn_report -csynth -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.adb 
Execute       db_write -model padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16> -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_relu_saturate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_relu_saturate -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_relu_saturate' pipeline 'VITIS_LOOP_127_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_11ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_11s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_12ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_12s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_11s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_12s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13s_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_14s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_16s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5s_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_13s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_14ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_14s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_12ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_12s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_14s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_15s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_14s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_7_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_relu_saturate'.
Command       create_rtl_model done; 0.76 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 905.035 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_relu_saturate -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_dense_relu_saturate 
Execute       gen_rtl dense_relu_saturate -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_dense_relu_saturate 
Execute       syn_report -csynth -model dense_relu_saturate -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dense_relu_saturate_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -rtlxml -model dense_relu_saturate -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dense_relu_saturate_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model dense_relu_saturate -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model dense_relu_saturate -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.adb 
Command       db_write done; 0.38 sec.
Execute       db_write -model dense_relu_saturate -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_relu_saturate -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_relu_saturate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_relu_saturate.1 -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_relu_saturate_1' pipeline 'VITIS_LOOP_127_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_11ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_11s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_12ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_12s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_13s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_11s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_12s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13s_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_13s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_14s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_16s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5s_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_13s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_14ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_14s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_12ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_12s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_14s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_14s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_15s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_14s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_15ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_15s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_7_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_relu_saturate_1'.
Command       create_rtl_model done; 0.69 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.55 seconds; current allocated memory: 956.703 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_relu_saturate.1 -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_dense_relu_saturate_1 
Execute       gen_rtl dense_relu_saturate.1 -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_dense_relu_saturate_1 
Execute       syn_report -csynth -model dense_relu_saturate.1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dense_relu_saturate_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.3 sec.
Execute       syn_report -rtlxml -model dense_relu_saturate.1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dense_relu_saturate_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model dense_relu_saturate.1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -model dense_relu_saturate.1 -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.adb 
Command       db_write done; 0.4 sec.
Execute       db_write -model dense_relu_saturate.1 -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_relu_saturate.1 -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.9 seconds; current allocated memory: 991.992 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s 
Execute       gen_rtl filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s 
Execute       syn_report -csynth -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.adb 
Execute       db_write -model filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16> -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dut -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dut/outputStream_0_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut/outputStream_1_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut/lastStream_0_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dut/lastStream_1_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [RTMG 210-285] Implementing FIFO 'multicastNumStream_U(harness_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicastNumStream_1_U(harness_fifo_w32_d32_S)' using Shift Registers.
WARNING: [HLS 200-2085] FIFO 'paddingStream_0' depth is automatically increased to 5 to improve the timing of the pipeline control structure. Set config_rtl -add_register_in_block_condition to false if this automatic increase is not desired.
INFO: [RTMG 210-285] Implementing FIFO 'paddingStream_0_U(harness_fifo_w296_d4_A_with_almost)' using Vivado Default RAMs.
WARNING: [HLS 200-2085] FIFO 'paddingStream_1' depth is automatically increased to 5 to improve the timing of the pipeline control structure. Set config_rtl -add_register_in_block_condition to false if this automatic increase is not desired.
INFO: [RTMG 210-285] Implementing FIFO 'paddingStream_1_U(harness_fifo_w296_d4_A_with_almost)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense11Stream_0_U(harness_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense11Stream_1_U(harness_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0_U(harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0_U(harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_relu_saturate_U0_U(harness_start_for_dense_relu_saturate_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_relu_saturate_1_U0_U(harness_start_for_dense_relu_saturate_1_U0)' using Shift Registers.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 993.555 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_dut 
Execute       gen_rtl dut -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_dut 
Execute       syn_report -csynth -model dut -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dut_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model dut -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/dut_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model dut -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model dut -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.adb 
Execute       db_write -model dut -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model inference -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 995.715 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl inference -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_inference 
Execute       gen_rtl inference -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_inference 
Execute       syn_report -csynth -model inference -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/inference_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model inference -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/inference_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model inference -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model inference -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.adb 
Execute       db_write -model inference -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info inference -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_Pipeline_VITIS_LOOP_101_1 -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_Pipeline_VITIS_LOOP_101_1' pipeline 'VITIS_LOOP_101_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 996.828 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_store_Pipeline_VITIS_LOOP_101_1 
Execute       gen_rtl store_Pipeline_VITIS_LOOP_101_1 -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_store_Pipeline_VITIS_LOOP_101_1 
Execute       syn_report -csynth -model store_Pipeline_VITIS_LOOP_101_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_Pipeline_VITIS_LOOP_101_1_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model store_Pipeline_VITIS_LOOP_101_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_Pipeline_VITIS_LOOP_101_1_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model store_Pipeline_VITIS_LOOP_101_1 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.69 sec.
Execute       db_write -model store_Pipeline_VITIS_LOOP_101_1 -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.adb 
Execute       db_write -model store_Pipeline_VITIS_LOOP_101_1 -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_Pipeline_VITIS_LOOP_101_1 -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_Pipeline_VITIS_LOOP_107_2 -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_Pipeline_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_107_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_Pipeline_VITIS_LOOP_107_2/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_Pipeline_VITIS_LOOP_107_2'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.05 seconds; current allocated memory: 999.055 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_store_Pipeline_VITIS_LOOP_107_2 
Execute       gen_rtl store_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_store_Pipeline_VITIS_LOOP_107_2 
Execute       syn_report -csynth -model store_Pipeline_VITIS_LOOP_107_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_Pipeline_VITIS_LOOP_107_2_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model store_Pipeline_VITIS_LOOP_107_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_Pipeline_VITIS_LOOP_107_2_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model store_Pipeline_VITIS_LOOP_107_2 -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       db_write -model store_Pipeline_VITIS_LOOP_107_2 -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.adb 
Execute       db_write -model store_Pipeline_VITIS_LOOP_107_2 -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_Pipeline_VITIS_LOOP_107_2 -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store -top_prefix harness_ -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [RTMG 210-278] Implementing memory 'harness_store_nums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1001.945 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl store -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness_store 
Execute       gen_rtl store -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness_store 
Execute       syn_report -csynth -model store -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model store -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/store_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model store -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 2.52 sec.
Execute       db_write -model store -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.adb 
Execute       db_write -model store -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'harness' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model harness -top_prefix  -sub_prefix harness_ -mg_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/numEvents' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/inputNumList' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/inFeatureList' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/outputNumList' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'harness/outFeatureList' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'harness' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'numEvents', 'inputNumList', 'inFeatureList', 'outputNumList', 'outFeatureList' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'harness'.
INFO: [RTMG 210-285] Implementing FIFO 'outputNumList_c_U(harness_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outFeatureList_c_U(harness_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputStream_0_U(harness_fifo_w296_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inputStream_1_U(harness_fifo_w296_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numStream_U(harness_fifo_w32_d8192_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outputStream_0_U(harness_fifo_w128_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputStream_1_U(harness_fifo_w128_d4_S_x)' using Shift Registers.
WARNING: [HLS 200-2085] FIFO 'lastStream' depth is automatically increased to 6 to improve the timing of the pipeline control structure. Set config_rtl -add_register_in_block_condition to false if this automatic increase is not desired.
INFO: [RTMG 210-285] Implementing FIFO 'lastStream_U(harness_fifo_w1_d4_S_with_almost)' using Shift Registers.
WARNING: [HLS 200-2085] FIFO 'lastStream_1' depth is automatically increased to 6 to improve the timing of the pipeline control structure. Set config_rtl -add_register_in_block_condition to false if this automatic increase is not desired.
INFO: [RTMG 210-285] Implementing FIFO 'lastStream_1_U(harness_fifo_w1_d4_S_with_almost)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_inference_U0_U(harness_start_for_inference_U0)' using Shift Registers.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1006.145 MB.
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       gen_rtl harness -istop -style xilinx -f -lang vhdl -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/vhdl/harness 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl harness -istop -style xilinx -f -lang vlog -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/verilog/harness 
Execute       syn_report -csynth -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/harness_csynth.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -rtlxml -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/harness_csynth.xml 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -verbosereport -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.verbose.rpt 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model harness -f -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.adb 
Execute       db_write -model harness -bindview -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info harness -p /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness 
Execute       export_constraint_db -f -tool general -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.constraint.tcl 
Execute       syn_report -designview -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.design.xml 
Command       syn_report done; 0.86 sec.
Execute       syn_report -csynthDesign -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth.rpt -MHOut /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute           ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute           ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute       syn_report -wcfg -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model harness -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.protoinst 
Execute       sc_get_clocks harness 
Execute       sc_get_portdomain harness 
INFO-FLOW: Model list for RTL component generation: entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load {multicast<int, 2>} {padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>} dense_relu_saturate dense_relu_saturate.1 {filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>} dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_Pipeline_VITIS_LOOP_54_1] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
INFO-FLOW: Found component harness_lshr_1024ns_10ns_1024_2_1.
INFO-FLOW: Append model harness_lshr_1024ns_10ns_1024_2_1
INFO-FLOW: Found component harness_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_Pipeline_VITIS_LOOP_61_2] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO-FLOW: Found component harness_lshr_2192ns_10ns_2192_2_1.
INFO-FLOW: Append model harness_lshr_2192ns_10ns_2192_2_1
INFO-FLOW: Found component harness_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.compgen.tcl 
INFO-FLOW: Found component harness_load_nums_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model harness_load_nums_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [multicast_int_2_s] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_relu_saturate] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.compgen.tcl 
INFO-FLOW: Found component harness_mul_8ns_5ns_12_1_1.
INFO-FLOW: Append model harness_mul_8ns_5ns_12_1_1
INFO-FLOW: Found component harness_mul_8ns_7s_15_1_1.
INFO-FLOW: Append model harness_mul_8ns_7s_15_1_1
INFO-FLOW: Found component harness_mul_8ns_6ns_13_1_1.
INFO-FLOW: Append model harness_mul_8ns_6ns_13_1_1
INFO-FLOW: Found component harness_mul_8ns_6s_14_1_1.
INFO-FLOW: Append model harness_mul_8ns_6s_14_1_1
INFO-FLOW: Found component harness_mul_8ns_8ns_15_1_1.
INFO-FLOW: Append model harness_mul_8ns_8ns_15_1_1
INFO-FLOW: Found component harness_mul_8ns_7ns_14_1_1.
INFO-FLOW: Append model harness_mul_8ns_7ns_14_1_1
INFO-FLOW: Found component harness_mul_8ns_5s_13_1_1.
INFO-FLOW: Append model harness_mul_8ns_5s_13_1_1
INFO-FLOW: Found component harness_sparsemux_7_2_7_1_1.
INFO-FLOW: Append model harness_sparsemux_7_2_7_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_11s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_11s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_13ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_13ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_11ns_13_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_11ns_13_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_12s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_12s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_13s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_13s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_11s_13_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_11s_13_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_14s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_14s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5s_13ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5s_13ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_14s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_14s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_7ns_15s_16_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_7ns_15s_16_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_13ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_13ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_12ns_13_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_12ns_13_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_12s_13_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_12s_13_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_7s_14s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_7s_14s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_14ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_14ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6ns_14s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6ns_14s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_13ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_13ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_13s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_13s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_12s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_12s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_7s_15ns_16_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_7s_15ns_16_1_1
INFO-FLOW: Found component harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1.
INFO-FLOW: Append model harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6ns_14ns_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6ns_14ns_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6ns_13s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6ns_13s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_12ns_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_12ns_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_7s_15s_16_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_7s_15s_16_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6ns_15ns_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6ns_15ns_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_15s_16_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_15s_16_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_16s_17_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_16s_17_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_5ns_13s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_5ns_13s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6ns_15s_16_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6ns_15s_16_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_15s_15_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_15s_15_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_6s_14s_14_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_6s_14s_14_1_1
INFO-FLOW: Found component harness_mac_muladd_8ns_4ns_13ns_13_1_1.
INFO-FLOW: Append model harness_mac_muladd_8ns_4ns_13ns_13_1_1
INFO-FLOW: Found component harness_flow_control_loop_pipe.
INFO-FLOW: Append model harness_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dense_relu_saturate_1] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.compgen.tcl 
INFO-FLOW: Found component harness_flow_control_loop_pipe.
INFO-FLOW: Append model harness_flow_control_loop_pipe
INFO-FLOW: Handling components in module [filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.compgen.tcl 
INFO-FLOW: Found component harness_flow_control_loop_pipe.
INFO-FLOW: Append model harness_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dut] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component harness_fifo_w32_d32_S.
INFO-FLOW: Append model harness_fifo_w32_d32_S
INFO-FLOW: Found component harness_fifo_w32_d32_S.
INFO-FLOW: Append model harness_fifo_w32_d32_S
INFO-FLOW: Found component harness_fifo_w296_d4_A_with_almost.
INFO-FLOW: Append model harness_fifo_w296_d4_A_with_almost
INFO-FLOW: Found component harness_fifo_w296_d4_A_with_almost.
INFO-FLOW: Append model harness_fifo_w296_d4_A_with_almost
INFO-FLOW: Found component harness_fifo_w128_d4_S.
INFO-FLOW: Append model harness_fifo_w128_d4_S
INFO-FLOW: Found component harness_fifo_w128_d4_S.
INFO-FLOW: Append model harness_fifo_w128_d4_S
INFO-FLOW: Found component harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0.
INFO-FLOW: Append model harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0
INFO-FLOW: Found component harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0.
INFO-FLOW: Append model harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0
INFO-FLOW: Found component harness_start_for_dense_relu_saturate_U0.
INFO-FLOW: Append model harness_start_for_dense_relu_saturate_U0
INFO-FLOW: Found component harness_start_for_dense_relu_saturate_1_U0.
INFO-FLOW: Append model harness_start_for_dense_relu_saturate_1_U0
INFO-FLOW: Handling components in module [inference] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.compgen.tcl 
INFO-FLOW: Handling components in module [store_Pipeline_VITIS_LOOP_101_1] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
INFO-FLOW: Found component harness_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_Pipeline_VITIS_LOOP_107_2] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO-FLOW: Found component harness_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.compgen.tcl 
INFO-FLOW: Found component harness_store_nums_RAM_AUTO_1R1W.
INFO-FLOW: Append model harness_store_nums_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [harness] ... 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.tcl 
INFO-FLOW: Found component harness_fifo_w64_d4_S.
INFO-FLOW: Append model harness_fifo_w64_d4_S
INFO-FLOW: Found component harness_fifo_w64_d4_S.
INFO-FLOW: Append model harness_fifo_w64_d4_S
INFO-FLOW: Found component harness_fifo_w296_d4_A.
INFO-FLOW: Append model harness_fifo_w296_d4_A
INFO-FLOW: Found component harness_fifo_w296_d4_A.
INFO-FLOW: Append model harness_fifo_w296_d4_A
INFO-FLOW: Found component harness_fifo_w32_d8192_A.
INFO-FLOW: Append model harness_fifo_w32_d8192_A
INFO-FLOW: Found component harness_fifo_w128_d4_S_x.
INFO-FLOW: Append model harness_fifo_w128_d4_S_x
INFO-FLOW: Found component harness_fifo_w128_d4_S_x.
INFO-FLOW: Append model harness_fifo_w128_d4_S_x
INFO-FLOW: Found component harness_fifo_w1_d4_S_with_almost.
INFO-FLOW: Append model harness_fifo_w1_d4_S_with_almost
INFO-FLOW: Found component harness_fifo_w1_d4_S_with_almost.
INFO-FLOW: Append model harness_fifo_w1_d4_S_with_almost
INFO-FLOW: Found component harness_start_for_inference_U0.
INFO-FLOW: Append model harness_start_for_inference_U0
INFO-FLOW: Found component harness_gmem0_m_axi.
INFO-FLOW: Append model harness_gmem0_m_axi
INFO-FLOW: Found component harness_gmem1_m_axi.
INFO-FLOW: Append model harness_gmem1_m_axi
INFO-FLOW: Found component harness_control_s_axi.
INFO-FLOW: Append model harness_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: Append model load_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: Append model load
INFO-FLOW: Append model multicast_int_2_s
INFO-FLOW: Append model padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s
INFO-FLOW: Append model dense_relu_saturate
INFO-FLOW: Append model dense_relu_saturate_1
INFO-FLOW: Append model filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s
INFO-FLOW: Append model dut
INFO-FLOW: Append model inference
INFO-FLOW: Append model store_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: Append model store_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: Append model store
INFO-FLOW: Append model harness
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: harness_lshr_1024ns_10ns_1024_2_1 harness_flow_control_loop_pipe_sequential_init harness_lshr_2192ns_10ns_2192_2_1 harness_flow_control_loop_pipe_sequential_init harness_load_nums_1_RAM_AUTO_1R1W harness_mul_8ns_5ns_12_1_1 harness_mul_8ns_7s_15_1_1 harness_mul_8ns_6ns_13_1_1 harness_mul_8ns_6s_14_1_1 harness_mul_8ns_8ns_15_1_1 harness_mul_8ns_7ns_14_1_1 harness_mul_8ns_5s_13_1_1 harness_sparsemux_7_2_7_1_1 harness_mac_muladd_8ns_5ns_11s_14_1_1 harness_mac_muladd_8ns_6s_13ns_14_1_1 harness_mac_muladd_8ns_4ns_11ns_13_1_1 harness_mac_muladd_8ns_6s_12s_14_1_1 harness_mac_muladd_8ns_5ns_13s_14_1_1 harness_mac_muladd_8ns_4ns_11s_13_1_1 harness_mac_muladd_8ns_5ns_14s_15_1_1 harness_mac_muladd_8ns_5s_13ns_14_1_1 harness_mac_muladd_8ns_6s_14s_15_1_1 harness_mac_muladd_8ns_7ns_15s_16_1_1 harness_mac_muladd_8ns_5ns_13ns_14_1_1 harness_mac_muladd_8ns_4ns_12ns_13_1_1 harness_mac_muladd_8ns_4ns_12s_13_1_1 harness_mac_muladd_8ns_7s_14s_15_1_1 harness_mac_muladd_8ns_4ns_14ns_14_1_1 harness_mac_muladd_8ns_6ns_14s_15_1_1 harness_mac_muladd_8ns_4ns_13ns_14_1_1 harness_mac_muladd_8ns_4ns_13s_14_1_1 harness_mac_muladd_8ns_5ns_12s_14_1_1 harness_mac_muladd_8ns_7s_15ns_16_1_1 harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1 harness_mac_muladd_8ns_6ns_14ns_15_1_1 harness_mac_muladd_8ns_6ns_13s_15_1_1 harness_mac_muladd_8ns_6s_12ns_14_1_1 harness_mac_muladd_8ns_7s_15s_16_1_1 harness_mac_muladd_8ns_6ns_15ns_15_1_1 harness_mac_muladd_8ns_4ns_15s_16_1_1 harness_mac_muladd_8ns_5ns_16s_17_1_1 harness_mac_muladd_8ns_5ns_13s_15_1_1 harness_mac_muladd_8ns_6ns_15s_16_1_1 harness_mac_muladd_8ns_6s_15s_15_1_1 harness_mac_muladd_8ns_6s_14s_14_1_1 harness_mac_muladd_8ns_4ns_13ns_13_1_1 harness_flow_control_loop_pipe harness_flow_control_loop_pipe harness_flow_control_loop_pipe harness_fifo_w32_d32_S harness_fifo_w32_d32_S harness_fifo_w296_d4_A_with_almost harness_fifo_w296_d4_A_with_almost harness_fifo_w128_d4_S harness_fifo_w128_d4_S harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0 harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0 harness_start_for_dense_relu_saturate_U0 harness_start_for_dense_relu_saturate_1_U0 harness_flow_control_loop_pipe_sequential_init harness_flow_control_loop_pipe_sequential_init harness_store_nums_RAM_AUTO_1R1W harness_fifo_w64_d4_S harness_fifo_w64_d4_S harness_fifo_w296_d4_A harness_fifo_w296_d4_A harness_fifo_w32_d8192_A harness_fifo_w128_d4_S_x harness_fifo_w128_d4_S_x harness_fifo_w1_d4_S_with_almost harness_fifo_w1_d4_S_with_almost harness_start_for_inference_U0 harness_gmem0_m_axi harness_gmem1_m_axi harness_control_s_axi entry_proc load_Pipeline_VITIS_LOOP_54_1 load_Pipeline_VITIS_LOOP_61_2 load multicast_int_2_s padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s dense_relu_saturate dense_relu_saturate_1 filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s dut inference store_Pipeline_VITIS_LOOP_101_1 store_Pipeline_VITIS_LOOP_107_2 store harness
INFO-FLOW: Generating /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model harness_lshr_1024ns_10ns_1024_2_1
INFO-FLOW: To file: write model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harness_lshr_2192ns_10ns_2192_2_1
INFO-FLOW: To file: write model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harness_load_nums_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model harness_mul_8ns_5ns_12_1_1
INFO-FLOW: To file: write model harness_mul_8ns_7s_15_1_1
INFO-FLOW: To file: write model harness_mul_8ns_6ns_13_1_1
INFO-FLOW: To file: write model harness_mul_8ns_6s_14_1_1
INFO-FLOW: To file: write model harness_mul_8ns_8ns_15_1_1
INFO-FLOW: To file: write model harness_mul_8ns_7ns_14_1_1
INFO-FLOW: To file: write model harness_mul_8ns_5s_13_1_1
INFO-FLOW: To file: write model harness_sparsemux_7_2_7_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_11s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_13ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_11ns_13_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_12s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_13s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_11s_13_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_14s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5s_13ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_14s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_7ns_15s_16_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_13ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_12ns_13_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_12s_13_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_7s_14s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_14ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6ns_14s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_13ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_13s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_12s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_7s_15ns_16_1_1
INFO-FLOW: To file: write model harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6ns_14ns_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6ns_13s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_12ns_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_7s_15s_16_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6ns_15ns_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_15s_16_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_16s_17_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_5ns_13s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6ns_15s_16_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_15s_15_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_6s_14s_14_1_1
INFO-FLOW: To file: write model harness_mac_muladd_8ns_4ns_13ns_13_1_1
INFO-FLOW: To file: write model harness_flow_control_loop_pipe
INFO-FLOW: To file: write model harness_flow_control_loop_pipe
INFO-FLOW: To file: write model harness_flow_control_loop_pipe
INFO-FLOW: To file: write model harness_fifo_w32_d32_S
INFO-FLOW: To file: write model harness_fifo_w32_d32_S
INFO-FLOW: To file: write model harness_fifo_w296_d4_A_with_almost
INFO-FLOW: To file: write model harness_fifo_w296_d4_A_with_almost
INFO-FLOW: To file: write model harness_fifo_w128_d4_S
INFO-FLOW: To file: write model harness_fifo_w128_d4_S
INFO-FLOW: To file: write model harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0
INFO-FLOW: To file: write model harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0
INFO-FLOW: To file: write model harness_start_for_dense_relu_saturate_U0
INFO-FLOW: To file: write model harness_start_for_dense_relu_saturate_1_U0
INFO-FLOW: To file: write model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harness_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model harness_store_nums_RAM_AUTO_1R1W
INFO-FLOW: To file: write model harness_fifo_w64_d4_S
INFO-FLOW: To file: write model harness_fifo_w64_d4_S
INFO-FLOW: To file: write model harness_fifo_w296_d4_A
INFO-FLOW: To file: write model harness_fifo_w296_d4_A
INFO-FLOW: To file: write model harness_fifo_w32_d8192_A
INFO-FLOW: To file: write model harness_fifo_w128_d4_S_x
INFO-FLOW: To file: write model harness_fifo_w128_d4_S_x
INFO-FLOW: To file: write model harness_fifo_w1_d4_S_with_almost
INFO-FLOW: To file: write model harness_fifo_w1_d4_S_with_almost
INFO-FLOW: To file: write model harness_start_for_inference_U0
INFO-FLOW: To file: write model harness_gmem0_m_axi
INFO-FLOW: To file: write model harness_gmem1_m_axi
INFO-FLOW: To file: write model harness_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_Pipeline_VITIS_LOOP_54_1
INFO-FLOW: To file: write model load_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: To file: write model load
INFO-FLOW: To file: write model multicast_int_2_s
INFO-FLOW: To file: write model padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s
INFO-FLOW: To file: write model dense_relu_saturate
INFO-FLOW: To file: write model dense_relu_saturate_1
INFO-FLOW: To file: write model filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s
INFO-FLOW: To file: write model dut
INFO-FLOW: To file: write model inference
INFO-FLOW: To file: write model store_Pipeline_VITIS_LOOP_101_1
INFO-FLOW: To file: write model store_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: To file: write model store
INFO-FLOW: To file: write model harness
INFO-FLOW: Generating /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.030 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/vhdl' dstVlogDir='/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/vlog' tclDir='/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db' modelList='harness_lshr_1024ns_10ns_1024_2_1
harness_flow_control_loop_pipe_sequential_init
harness_lshr_2192ns_10ns_2192_2_1
harness_flow_control_loop_pipe_sequential_init
harness_load_nums_1_RAM_AUTO_1R1W
harness_mul_8ns_5ns_12_1_1
harness_mul_8ns_7s_15_1_1
harness_mul_8ns_6ns_13_1_1
harness_mul_8ns_6s_14_1_1
harness_mul_8ns_8ns_15_1_1
harness_mul_8ns_7ns_14_1_1
harness_mul_8ns_5s_13_1_1
harness_sparsemux_7_2_7_1_1
harness_mac_muladd_8ns_5ns_11s_14_1_1
harness_mac_muladd_8ns_6s_13ns_14_1_1
harness_mac_muladd_8ns_4ns_11ns_13_1_1
harness_mac_muladd_8ns_6s_12s_14_1_1
harness_mac_muladd_8ns_5ns_13s_14_1_1
harness_mac_muladd_8ns_4ns_11s_13_1_1
harness_mac_muladd_8ns_5ns_14s_15_1_1
harness_mac_muladd_8ns_5s_13ns_14_1_1
harness_mac_muladd_8ns_6s_14s_15_1_1
harness_mac_muladd_8ns_7ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_12ns_13_1_1
harness_mac_muladd_8ns_4ns_12s_13_1_1
harness_mac_muladd_8ns_7s_14s_15_1_1
harness_mac_muladd_8ns_4ns_14ns_14_1_1
harness_mac_muladd_8ns_6ns_14s_15_1_1
harness_mac_muladd_8ns_4ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_13s_14_1_1
harness_mac_muladd_8ns_5ns_12s_14_1_1
harness_mac_muladd_8ns_7s_15ns_16_1_1
harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1
harness_mac_muladd_8ns_6ns_14ns_15_1_1
harness_mac_muladd_8ns_6ns_13s_15_1_1
harness_mac_muladd_8ns_6s_12ns_14_1_1
harness_mac_muladd_8ns_7s_15s_16_1_1
harness_mac_muladd_8ns_6ns_15ns_15_1_1
harness_mac_muladd_8ns_4ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_16s_17_1_1
harness_mac_muladd_8ns_5ns_13s_15_1_1
harness_mac_muladd_8ns_6ns_15s_16_1_1
harness_mac_muladd_8ns_6s_15s_15_1_1
harness_mac_muladd_8ns_6s_14s_14_1_1
harness_mac_muladd_8ns_4ns_13ns_13_1_1
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_fifo_w32_d32_S
harness_fifo_w32_d32_S
harness_fifo_w296_d4_A_with_almost
harness_fifo_w296_d4_A_with_almost
harness_fifo_w128_d4_S
harness_fifo_w128_d4_S
harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0
harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0
harness_start_for_dense_relu_saturate_U0
harness_start_for_dense_relu_saturate_1_U0
harness_flow_control_loop_pipe_sequential_init
harness_flow_control_loop_pipe_sequential_init
harness_store_nums_RAM_AUTO_1R1W
harness_fifo_w64_d4_S
harness_fifo_w64_d4_S
harness_fifo_w296_d4_A
harness_fifo_w296_d4_A
harness_fifo_w32_d8192_A
harness_fifo_w128_d4_S_x
harness_fifo_w128_d4_S_x
harness_fifo_w1_d4_S_with_almost
harness_fifo_w1_d4_S_with_almost
harness_start_for_inference_U0
harness_gmem0_m_axi
harness_gmem1_m_axi
harness_control_s_axi
entry_proc
load_Pipeline_VITIS_LOOP_54_1
load_Pipeline_VITIS_LOOP_61_2
load
multicast_int_2_s
padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s
dense_relu_saturate
dense_relu_saturate_1
filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s
dut
inference
store_Pipeline_VITIS_LOOP_101_1
store_Pipeline_VITIS_LOOP_107_2
store
harness
' expOnly='0'
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.compgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.63 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1009.008 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='harness_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name multicast_int_2_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='harness_lshr_1024ns_10ns_1024_2_1
harness_flow_control_loop_pipe_sequential_init
harness_lshr_2192ns_10ns_2192_2_1
harness_flow_control_loop_pipe_sequential_init
harness_load_nums_1_RAM_AUTO_1R1W
harness_mul_8ns_5ns_12_1_1
harness_mul_8ns_7s_15_1_1
harness_mul_8ns_6ns_13_1_1
harness_mul_8ns_6s_14_1_1
harness_mul_8ns_8ns_15_1_1
harness_mul_8ns_7ns_14_1_1
harness_mul_8ns_5s_13_1_1
harness_sparsemux_7_2_7_1_1
harness_mac_muladd_8ns_5ns_11s_14_1_1
harness_mac_muladd_8ns_6s_13ns_14_1_1
harness_mac_muladd_8ns_4ns_11ns_13_1_1
harness_mac_muladd_8ns_6s_12s_14_1_1
harness_mac_muladd_8ns_5ns_13s_14_1_1
harness_mac_muladd_8ns_4ns_11s_13_1_1
harness_mac_muladd_8ns_5ns_14s_15_1_1
harness_mac_muladd_8ns_5s_13ns_14_1_1
harness_mac_muladd_8ns_6s_14s_15_1_1
harness_mac_muladd_8ns_7ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_12ns_13_1_1
harness_mac_muladd_8ns_4ns_12s_13_1_1
harness_mac_muladd_8ns_7s_14s_15_1_1
harness_mac_muladd_8ns_4ns_14ns_14_1_1
harness_mac_muladd_8ns_6ns_14s_15_1_1
harness_mac_muladd_8ns_4ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_13s_14_1_1
harness_mac_muladd_8ns_5ns_12s_14_1_1
harness_mac_muladd_8ns_7s_15ns_16_1_1
harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1
harness_mac_muladd_8ns_6ns_14ns_15_1_1
harness_mac_muladd_8ns_6ns_13s_15_1_1
harness_mac_muladd_8ns_6s_12ns_14_1_1
harness_mac_muladd_8ns_7s_15s_16_1_1
harness_mac_muladd_8ns_6ns_15ns_15_1_1
harness_mac_muladd_8ns_4ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_16s_17_1_1
harness_mac_muladd_8ns_5ns_13s_15_1_1
harness_mac_muladd_8ns_6ns_15s_16_1_1
harness_mac_muladd_8ns_6s_15s_15_1_1
harness_mac_muladd_8ns_6s_14s_14_1_1
harness_mac_muladd_8ns_4ns_13ns_13_1_1
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_fifo_w32_d32_S
harness_fifo_w32_d32_S
harness_fifo_w296_d4_A_with_almost
harness_fifo_w296_d4_A_with_almost
harness_fifo_w128_d4_S
harness_fifo_w128_d4_S
harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0
harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0
harness_start_for_dense_relu_saturate_U0
harness_start_for_dense_relu_saturate_1_U0
harness_flow_control_loop_pipe_sequential_init
harness_flow_control_loop_pipe_sequential_init
harness_store_nums_RAM_AUTO_1R1W
harness_fifo_w64_d4_S
harness_fifo_w64_d4_S
harness_fifo_w296_d4_A
harness_fifo_w296_d4_A
harness_fifo_w32_d8192_A
harness_fifo_w128_d4_S_x
harness_fifo_w128_d4_S_x
harness_fifo_w1_d4_S_with_almost
harness_fifo_w1_d4_S_with_almost
harness_start_for_inference_U0
harness_gmem0_m_axi
harness_gmem1_m_axi
harness_control_s_axi
entry_proc
load_Pipeline_VITIS_LOOP_54_1
load_Pipeline_VITIS_LOOP_61_2
load
multicast_int_2_s
padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s
dense_relu_saturate
dense_relu_saturate_1
filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s
dut
inference
store_Pipeline_VITIS_LOOP_101_1
store_Pipeline_VITIS_LOOP_107_2
store
harness
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.constraint.tcl 
Execute       sc_get_clocks harness 
Execute       source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 27 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST harness MODULE2INSTS {harness harness entry_proc entry_proc_U0 load load_U0 load_Pipeline_VITIS_LOOP_54_1 grp_load_Pipeline_VITIS_LOOP_54_1_fu_82 load_Pipeline_VITIS_LOOP_61_2 grp_load_Pipeline_VITIS_LOOP_61_2_fu_95 inference inference_U0 dut grp_dut_fu_62 multicast_int_2_s multicast_int_2_U0 padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0 dense_relu_saturate dense_relu_saturate_U0 dense_relu_saturate_1 dense_relu_saturate_1_U0 filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0 store store_U0 store_Pipeline_VITIS_LOOP_101_1 grp_store_Pipeline_VITIS_LOOP_101_1_fu_103 store_Pipeline_VITIS_LOOP_107_2 grp_store_Pipeline_VITIS_LOOP_107_2_fu_114} INST2MODULE {harness harness entry_proc_U0 entry_proc load_U0 load grp_load_Pipeline_VITIS_LOOP_54_1_fu_82 load_Pipeline_VITIS_LOOP_54_1 grp_load_Pipeline_VITIS_LOOP_61_2_fu_95 load_Pipeline_VITIS_LOOP_61_2 inference_U0 inference grp_dut_fu_62 dut multicast_int_2_U0 multicast_int_2_s padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0 padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s dense_relu_saturate_U0 dense_relu_saturate dense_relu_saturate_1_U0 dense_relu_saturate_1 filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0 filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s store_U0 store grp_store_Pipeline_VITIS_LOOP_101_1_fu_103 store_Pipeline_VITIS_LOOP_101_1 grp_store_Pipeline_VITIS_LOOP_107_2_fu_114 store_Pipeline_VITIS_LOOP_107_2} INSTDATA {harness {DEPTH 1 CHILDREN {entry_proc_U0 load_U0 inference_U0 store_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} load_U0 {DEPTH 2 CHILDREN {grp_load_Pipeline_VITIS_LOOP_54_1_fu_82 grp_load_Pipeline_VITIS_LOOP_61_2_fu_95}} grp_load_Pipeline_VITIS_LOOP_54_1_fu_82 {DEPTH 3 CHILDREN {}} grp_load_Pipeline_VITIS_LOOP_61_2_fu_95 {DEPTH 3 CHILDREN {}} inference_U0 {DEPTH 2 CHILDREN grp_dut_fu_62} grp_dut_fu_62 {DEPTH 3 CHILDREN {multicast_int_2_U0 padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0 dense_relu_saturate_U0 dense_relu_saturate_1_U0 filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0}} multicast_int_2_U0 {DEPTH 4 CHILDREN {}} padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0 {DEPTH 4 CHILDREN {}} dense_relu_saturate_U0 {DEPTH 4 CHILDREN {}} dense_relu_saturate_1_U0 {DEPTH 4 CHILDREN {}} filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0 {DEPTH 4 CHILDREN {}} store_U0 {DEPTH 2 CHILDREN {grp_store_Pipeline_VITIS_LOOP_101_1_fu_103 grp_store_Pipeline_VITIS_LOOP_107_2_fu_114}} grp_store_Pipeline_VITIS_LOOP_101_1_fu_103 {DEPTH 3 CHILDREN {}} grp_store_Pipeline_VITIS_LOOP_107_2_fu_114 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_Pipeline_VITIS_LOOP_54_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_132_p2 SOURCE ../src/harness.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_138_p2 SOURCE ../src/harness.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_156_p2 SOURCE ../src/harness.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 1 OPTYPE lshr PRAGMA {} RTLNAME lshr_1024ns_10ns_1024_2_1_U5 SOURCE ../src/harness.cpp:56 VARIABLE lshr_ln56 LOOP VITIS_LOOP_54_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_Pipeline_VITIS_LOOP_61_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_54_fu_481_p2 SOURCE {} VARIABLE empty_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_495_p2 SOURCE ../src/harness.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln61_fu_505_p2 SOURCE ../src/harness.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_533_p2 SOURCE ../src/harness.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 1 OPTYPE lshr PRAGMA {} RTLNAME lshr_2192ns_10ns_2192_2_1_U12 SOURCE ../src/harness.cpp:65 VARIABLE lshr_ln65 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln67_fu_598_p2 SOURCE ../src/harness.cpp:67 VARIABLE icmp_ln67 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln67_1_fu_615_p2 SOURCE ../src/harness.cpp:67 VARIABLE icmp_ln67_1 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME empty_57_fu_141_p2 SOURCE ../src/harness.cpp:61 VARIABLE empty_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_cast5_i_cast_fu_147_p3 SOURCE ../src/harness.cpp:61 VARIABLE p_cast5_i_cast LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nums_1_U SOURCE {} VARIABLE nums_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ii_fu_122_p2 SOURCE ../src/harness.h:88 VARIABLE ii LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_128_p2 SOURCE ../src/harness.h:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln98_fu_162_p2 SOURCE ../src/harness.h:98 VARIABLE icmp_ln98 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln98_1_fu_180_p2 SOURCE ../src/harness.h:98 VARIABLE icmp_ln98_1 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_134_p2 SOURCE ../src/harness.h:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_relu_saturate {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ii_6_fu_397_p2 SOURCE ../src/harness.h:127 VARIABLE ii_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_403_p2 SOURCE ../src/harness.h:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U70 SOURCE ../src/harness.h:136 VARIABLE mul_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_452_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_197_fu_480_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_197 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_198_fu_512_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_198 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U41 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_199_fu_1955_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_199 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U42 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_41_fu_556_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_41 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_200_fu_574_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_200 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_202_fu_598_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_202 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_204_fu_676_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_204 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_205_fu_682_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_205 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_42_fu_692_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_42 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_13ns_14_1_1_U71 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_206_fu_706_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_206 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_208_fu_718_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_208 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_209_fu_724_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_209 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_210_fu_2018_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_210 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_211_fu_772_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_211 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_14s_15_1_1_U87 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_24 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_213_fu_796_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_213 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_fu_2023_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U43 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_26 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_214_fu_802_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_214 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_215_fu_2062_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_215 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_43_fu_2079_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_43 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_216_fu_812_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_216 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_44_fu_824_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_44 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_12s_14_1_1_U73 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_33 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_218_fu_2106_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_218 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_220_fu_860_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_220 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_221_fu_866_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_221 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_222_fu_884_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_222 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U74 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_39 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_45_fu_890_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_45 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_223_fu_2159_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_223 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U44 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_42 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_46_fu_2210_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_46 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_47_fu_922_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_47 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U88 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_45 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_225_fu_2234_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_225 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_48_fu_954_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_48 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_226_fu_972_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_226 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_227_fu_982_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_227 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U89 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_50 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_228_fu_1026_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_228 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U72 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_229_fu_1052_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_229 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U75 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_54 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_230_fu_1084_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_230 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_49_fu_2279_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_49 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_231_fu_2306_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_231 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U76 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_59 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_51_fu_2350_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_51 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_1_fu_1104_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_236_fu_2418_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_236 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_52_fu_2435_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U77 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_53_fu_2449_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_53 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_237_fu_4899_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_237 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U45 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_65 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_239_fu_2478_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_239 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_240_fu_1136_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_240 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_241_fu_1154_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_241 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_242_fu_2495_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_242 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_243_fu_1176_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_243 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_244_fu_1182_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_244 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_245_fu_2520_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_245 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_54_fu_2549_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_54 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_248_fu_1214_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_248 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U46 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_66 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_2_fu_2584_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_249_fu_1250_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_249 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_250_fu_2601_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_250 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5ns_12_1_1_U39 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_67 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U40 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_68 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_252_fu_1284_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_252 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U90 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_69 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_253_fu_2623_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_253 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_255_fu_1316_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_255 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U91 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_70 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_3_fu_2673_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U78 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_71 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_256_fu_2701_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_256 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_257_fu_1322_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_257 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U79 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_72 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_260_fu_1340_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_260 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_261_fu_2742_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_261 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_262_fu_2747_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_262 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U80 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U92 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_74 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U93 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_75 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U81 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_267_fu_2821_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_267 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_268_fu_5019_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_268 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_55_fu_2835_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_55 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_56_fu_5029_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_56 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_269_fu_2850_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_269 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_270_fu_2863_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_270 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U94 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_77 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U82 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_78 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U95 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_275_fu_1406_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_275 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_276_fu_2900_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_276 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_57_fu_2909_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_57 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U83 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_58_fu_2951_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_58 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_277_fu_2957_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_277 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_59_fu_3005_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_59 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_280_fu_3011_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_280 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_60_fu_3017_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_60 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_281_fu_5075_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_281 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_61_fu_1452_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_61 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_282_fu_1470_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_282 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_62_fu_5095_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_62 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U96 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_81 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U97 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_285_fu_3036_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_285 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_286_fu_3053_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_286 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_287_fu_3059_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_287 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_290_fu_5117_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_290 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_4_fu_3092_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_291_fu_5146_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_291 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_294_fu_5183_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_294 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_295_fu_5189_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_295 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_296_fu_3112_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_296 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_297_fu_5202_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_297 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_298_fu_5212_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_298 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_299_fu_3143_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_299 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_63_fu_3149_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_63 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_302_fu_3185_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_302 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_303_fu_3195_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_303 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_304_fu_5233_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_304 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_305_fu_3209_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_305 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U84 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_83 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_306_fu_3227_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_306 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U98 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_84 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_307_fu_3252_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_307 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U107 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_85 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_64_fu_3262_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_65_fu_3290_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_65 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U99 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_86 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_308_fu_3296_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_308 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_309_fu_3302_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_309 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_87 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U108 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_88 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_312_fu_3312_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_312 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_5_fu_3318_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_66_fu_5306_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_66 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_313_fu_7429_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_313 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_314_fu_3341_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_314 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_315_fu_5348_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_315 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5ns_12_1_1_U47 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_89 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U48 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_90 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_67_fu_5376_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_67 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_68_fu_3403_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_68 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U49 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_316_fu_3434_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_316 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_317_fu_3440_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_317 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U101 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_320_fu_3475_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_320 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_321_fu_7438_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_321 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_322_fu_3488_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_322 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U109 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_93 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U85 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_323_fu_5416_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_323 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_324_fu_5433_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_324 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_325_fu_5443_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_325 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_326_fu_3506_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_326 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U102 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_95 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U110 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_96 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_328_fu_3529_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_328 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_330_fu_5487_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_330 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_331_fu_3541_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_331 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_337_fu_3627_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_337 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_69_fu_3637_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_69 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_338_fu_5531_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_338 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_339_fu_3647_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_339 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_340_fu_5556_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_340 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U50 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_97 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_341_fu_3667_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_341 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_98 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_343_fu_5620_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_343 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U111 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_99 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_70_fu_3690_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_70 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_71_fu_3718_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_71 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_6_fu_3724_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_344_fu_3741_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_344 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U86 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_100 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_345_fu_3762_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_345 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_346_fu_3772_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_346 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_347_fu_3778_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_347 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_72_fu_5657_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_72 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_348_fu_5673_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_348 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_349_fu_5686_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_349 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_350_fu_5692_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_350 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_351_fu_3801_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_351 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_101 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_352_fu_3807_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_352 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_73_fu_3813_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U116 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_102 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U112 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_103 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_355_fu_5757_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_355 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U103 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_104 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_74_fu_5786_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_74 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U104 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_105 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5s_13_1_1_U53 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_106 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_356_fu_5828_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_356 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_7_fu_3822_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U105 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_107 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_75_fu_5842_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_75 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U113 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_108 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U51 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_109 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U114 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_110 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_357_fu_5876_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_357 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_358_fu_5910_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_358 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_12ns_14_1_1_U106 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_111 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_359_fu_5940_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_359 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_360_fu_3854_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_360 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_361_fu_5950_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_361 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_363_fu_3871_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_363 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_364_fu_5979_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_364 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_365_fu_5995_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_365 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_366_fu_3888_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_366 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_367_fu_6008_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_367 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_368_fu_7547_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_368 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_369_fu_7575_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_369 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_370_fu_6021_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_370 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_76_fu_6031_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_14_1_1_U115 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_112 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_77_fu_6049_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_77 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_371_fu_6059_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_371 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_78_fu_7623_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_78 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_373_fu_6090_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_373 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U52 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_113 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_378_fu_6146_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_378 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_79_fu_7720_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_379_fu_7749_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_379 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_380_fu_7778_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_380 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_80_fu_7796_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_381_fu_7825_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_381 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_1686_p2 SOURCE ../src/harness.h:136 VARIABLE empty_125 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp65_fu_1696_p2 SOURCE ../src/harness.h:136 VARIABLE tmp65 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp64_fu_3925_p2 SOURCE ../src/harness.h:136 VARIABLE tmp64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp70_fu_7885_p2 SOURCE ../src/harness.h:136 VARIABLE tmp70 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_6196_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_6205_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_6211_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U70 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U70 SOURCE ../src/harness.h:136 VARIABLE tmp73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_3965_p2 SOURCE ../src/harness.h:136 VARIABLE empty_128 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U83 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_116_cast305 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U83 SOURCE ../src/harness.h:136 VARIABLE tmp77 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp76_fu_6236_p2 SOURCE ../src/harness.h:136 VARIABLE tmp76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U98 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_151_cast309 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U102 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_185_cast311 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U111 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_205_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp79_fu_6262_p2 SOURCE ../src/harness.h:136 VARIABLE tmp79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U98 SOURCE ../src/harness.h:136 VARIABLE tmp81 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U102 SOURCE ../src/harness.h:136 VARIABLE tmp82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp80_fu_6274_p2 SOURCE ../src/harness.h:136 VARIABLE tmp80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U116 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_222_cast312 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U111 SOURCE ../src/harness.h:136 VARIABLE tmp83 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U116 SOURCE ../src/harness.h:136 VARIABLE tmp84 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35729_fu_8547_p2 SOURCE ../src/harness.h:136 VARIABLE tmp35729 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_3980_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_3990_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U72 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_52_cast313 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_4003_p2 SOURCE ../src/harness.h:136 VARIABLE empty_131 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U72 SOURCE ../src/harness.h:136 VARIABLE tmp85 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_4016_p2 SOURCE ../src/harness.h:136 VARIABLE empty_132 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U78 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_89_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U78 SOURCE ../src/harness.h:136 VARIABLE tmp87 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U97 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_129_cast317 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp90_fu_4034_p2 SOURCE ../src/harness.h:136 VARIABLE tmp90 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U97 SOURCE ../src/harness.h:136 VARIABLE tmp89 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_1728_p2 SOURCE ../src/harness.h:136 VARIABLE empty_135 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U82 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_110_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U82 SOURCE ../src/harness.h:136 VARIABLE tmp91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp92_fu_1738_p2 SOURCE ../src/harness.h:136 VARIABLE tmp92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_4052_p2 SOURCE ../src/harness.h:136 VARIABLE empty_136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp94_fu_4065_p2 SOURCE ../src/harness.h:136 VARIABLE tmp94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U85 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_180_cast322 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U85 SOURCE ../src/harness.h:136 VARIABLE tmp96 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U113 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_232_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U113 SOURCE ../src/harness.h:136 VARIABLE tmp99 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp100_fu_6377_p2 SOURCE ../src/harness.h:136 VARIABLE tmp100 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp38525_fu_7955_p2 SOURCE ../src/harness.h:136 VARIABLE tmp38525 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_6383_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_9_fu_4095_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U88 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_45_cast328 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp104_fu_4124_p2 SOURCE ../src/harness.h:136 VARIABLE tmp104 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U88 SOURCE ../src/harness.h:136 VARIABLE tmp105 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp107_fu_4130_p2 SOURCE ../src/harness.h:136 VARIABLE tmp107 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp108_fu_4136_p2 SOURCE ../src/harness.h:136 VARIABLE tmp108 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp106_fu_6425_p2 SOURCE ../src/harness.h:136 VARIABLE tmp106 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U108 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_161_cast333 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U104 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_227_cast334 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp110_fu_7969_p2 SOURCE ../src/harness.h:136 VARIABLE tmp110 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U108 SOURCE ../src/harness.h:136 VARIABLE tmp111 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U104 SOURCE ../src/harness.h:136 VARIABLE tmp113 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp115_fu_4146_p2 SOURCE ../src/harness.h:136 VARIABLE tmp115 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp114_fu_6448_p2 SOURCE ../src/harness.h:136 VARIABLE tmp114 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp112_fu_7987_p2 SOURCE ../src/harness.h:136 VARIABLE tmp112 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_11_fu_6454_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_12_fu_6464_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_13_fu_9602_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U91 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_88_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U96 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_128_cast341 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U110 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_186_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U91 SOURCE ../src/harness.h:136 VARIABLE tmp119 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U96 SOURCE ../src/harness.h:136 VARIABLE tmp120 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp121_fu_6490_p2 SOURCE ../src/harness.h:136 VARIABLE tmp121 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U110 SOURCE ../src/harness.h:136 VARIABLE tmp125 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp126_fu_6510_p2 SOURCE ../src/harness.h:136 VARIABLE tmp126 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41721_fu_8008_p2 SOURCE ../src/harness.h:136 VARIABLE tmp41721 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_14_fu_6516_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_15_fu_6526_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_16_fu_6532_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp129_fu_1764_p2 SOURCE ../src/harness.h:136 VARIABLE tmp129 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_4217_p2 SOURCE ../src/harness.h:136 VARIABLE empty_144 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_4227_p2 SOURCE ../src/harness.h:136 VARIABLE empty_145 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U93 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_98_cast348 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_14s_15_1_1_U87 SOURCE ../src/harness.h:136 VARIABLE tmp130 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp132_fu_4241_p2 SOURCE ../src/harness.h:136 VARIABLE tmp132 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U93 SOURCE ../src/harness.h:136 VARIABLE tmp131 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_6551_p2 SOURCE ../src/harness.h:136 VARIABLE empty_146 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U107 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_153_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U107 SOURCE ../src/harness.h:136 VARIABLE tmp133 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp134_fu_6559_p2 SOURCE ../src/harness.h:136 VARIABLE tmp134 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_8027_p2 SOURCE ../src/harness.h:136 VARIABLE empty_147 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U112 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_223_cast356 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp136_fu_8591_p2 SOURCE ../src/harness.h:136 VARIABLE tmp136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp138_fu_4255_p2 SOURCE ../src/harness.h:136 VARIABLE tmp138 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp137_fu_6584_p2 SOURCE ../src/harness.h:136 VARIABLE tmp137 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp141_fu_6590_p2 SOURCE ../src/harness.h:136 VARIABLE tmp141 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U112 SOURCE ../src/harness.h:136 VARIABLE tmp140 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp142_fu_6606_p2 SOURCE ../src/harness.h:136 VARIABLE tmp142 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp139_fu_8038_p2 SOURCE ../src/harness.h:136 VARIABLE tmp139 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_18_fu_4261_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_19_fu_4271_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_19 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_20_fu_6615_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_21_fu_6625_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp148_fu_1770_p2 SOURCE ../src/harness.h:136 VARIABLE tmp148 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U81 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_100_cast360 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U94 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_108_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U81 SOURCE ../src/harness.h:136 VARIABLE tmp150 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U94 SOURCE ../src/harness.h:136 VARIABLE empty_151 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp152_fu_4334_p2 SOURCE ../src/harness.h:136 VARIABLE tmp152 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp154_fu_4340_p2 SOURCE ../src/harness.h:136 VARIABLE tmp154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp153_fu_6652_p2 SOURCE ../src/harness.h:136 VARIABLE tmp153 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U105 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_230_cast366 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U105 SOURCE ../src/harness.h:136 VARIABLE tmp158 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp157_fu_8082_p2 SOURCE ../src/harness.h:136 VARIABLE tmp157 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln147_fu_4360_p2 SOURCE ../src/harness.h:147 VARIABLE xor_ln147 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_27_fu_4384_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_27 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_1780_p2 SOURCE ../src/harness.h:136 VARIABLE empty_153 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U99 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_156_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U99 SOURCE ../src/harness.h:136 VARIABLE tmp163 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp164_fu_4409_p2 SOURCE ../src/harness.h:136 VARIABLE tmp164 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp162_fu_6707_p2 SOURCE ../src/harness.h:136 VARIABLE tmp162 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp166_fu_4415_p2 SOURCE ../src/harness.h:136 VARIABLE tmp166 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp167_fu_4421_p2 SOURCE ../src/harness.h:136 VARIABLE tmp167 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp165_fu_6718_p2 SOURCE ../src/harness.h:136 VARIABLE tmp165 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U109 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_179_cast374 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U103 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_225_cast376 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U109 SOURCE ../src/harness.h:136 VARIABLE tmp170 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U103 SOURCE ../src/harness.h:136 VARIABLE tmp172 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_12ns_14_1_1_U106 SOURCE ../src/harness.h:136 VARIABLE tmp175 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp47415_fu_8636_p2 SOURCE ../src/harness.h:136 VARIABLE tmp47415 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_31_fu_4437_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_31 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_34_fu_6770_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_34 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_37_fu_8148_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_37 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_38_fu_8645_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_38 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_160_cast398 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp183_fu_4464_p2 SOURCE ../src/harness.h:136 VARIABLE tmp183 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp185_fu_1820_p2 SOURCE ../src/harness.h:136 VARIABLE tmp185 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp184_fu_4483_p2 SOURCE ../src/harness.h:136 VARIABLE tmp184 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp188_fu_1826_p2 SOURCE ../src/harness.h:136 VARIABLE tmp188 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp187_fu_4502_p2 SOURCE ../src/harness.h:136 VARIABLE tmp187 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp190_fu_1832_p2 SOURCE ../src/harness.h:136 VARIABLE tmp190 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp191_fu_4511_p2 SOURCE ../src/harness.h:136 VARIABLE tmp191 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp189_fu_4521_p2 SOURCE ../src/harness.h:136 VARIABLE tmp189 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp186_fu_6792_p2 SOURCE ../src/harness.h:136 VARIABLE tmp186 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U101 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_174_cast400 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_203_cast396 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_218_cast397 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE tmp195 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE tmp195_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE tmp194 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE tmp194_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U100 SOURCE ../src/harness.h:136 VARIABLE tmp192 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U101 SOURCE ../src/harness.h:136 VARIABLE tmp198 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp197_fu_6841_p2 SOURCE ../src/harness.h:136 VARIABLE tmp197 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp200_fu_6847_p2 SOURCE ../src/harness.h:136 VARIABLE tmp200 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp199_fu_6857_p2 SOURCE ../src/harness.h:136 VARIABLE tmp199 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp196_fu_8160_p2 SOURCE ../src/harness.h:136 VARIABLE tmp196 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp49813_fu_8170_p2 SOURCE ../src/harness.h:136 VARIABLE tmp49813 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_40_fu_4533_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_40 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_43_fu_6863_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_43 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_44_fu_8661_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_44 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U77 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_65_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U77 SOURCE ../src/harness.h:136 VARIABLE empty_158 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U90 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_85_cast409 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U90 SOURCE ../src/harness.h:136 VARIABLE tmp205 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_6882_p2 SOURCE ../src/harness.h:136 VARIABLE empty_159 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U114 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_234_cast410 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U114 SOURCE ../src/harness.h:136 VARIABLE tmp207 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp209_fu_6903_p2 SOURCE ../src/harness.h:136 VARIABLE tmp209 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_14_1_1_U115 SOURCE ../src/harness.h:136 VARIABLE tmp208 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp211_fu_6909_p2 SOURCE ../src/harness.h:136 VARIABLE tmp211 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp213_fu_4566_p2 SOURCE ../src/harness.h:136 VARIABLE tmp213 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp212_fu_6918_p2 SOURCE ../src/harness.h:136 VARIABLE tmp212 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp210_fu_8202_p2 SOURCE ../src/harness.h:136 VARIABLE tmp210 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_46_fu_4578_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_46 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_49_fu_4594_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_49 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_50_fu_6936_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_50 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U89 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_50_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp221_fu_6962_p2 SOURCE ../src/harness.h:136 VARIABLE tmp221 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp223_fu_4615_p2 SOURCE ../src/harness.h:136 VARIABLE tmp223 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U89 SOURCE ../src/harness.h:136 VARIABLE tmp222 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp227_fu_4621_p2 SOURCE ../src/harness.h:136 VARIABLE tmp227 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp226_fu_4631_p2 SOURCE ../src/harness.h:136 VARIABLE tmp226 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5269_fu_8231_p2 SOURCE ../src/harness.h:136 VARIABLE tmp5269 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_52_fu_4637_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_53_fu_7013_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_53 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_55_fu_4643_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_55 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_56_fu_7032_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_56 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_1866_p2 SOURCE ../src/harness.h:136 VARIABLE empty_163 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U80 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_96_cast424 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U80 SOURCE ../src/harness.h:136 VARIABLE tmp232 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_7054_p2 SOURCE ../src/harness.h:136 VARIABLE empty_165 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp234_fu_7080_p2 SOURCE ../src/harness.h:136 VARIABLE tmp234 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp239_fu_4693_p2 SOURCE ../src/harness.h:136 VARIABLE tmp239 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp238_fu_7089_p2 SOURCE ../src/harness.h:136 VARIABLE tmp238 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp241_fu_7095_p2 SOURCE ../src/harness.h:136 VARIABLE tmp241 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp240_fu_7105_p2 SOURCE ../src/harness.h:136 VARIABLE tmp240 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp237_fu_8254_p2 SOURCE ../src/harness.h:136 VARIABLE tmp237 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_166_fu_1880_p2 SOURCE ../src/harness.h:136 VARIABLE empty_166 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_12s_14_1_1_U73 SOURCE ../src/harness.h:136 VARIABLE tmp242 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp243_fu_1890_p2 SOURCE ../src/harness.h:136 VARIABLE tmp243 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_4705_p2 SOURCE ../src/harness.h:136 VARIABLE empty_167 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U92 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_97_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U92 SOURCE ../src/harness.h:136 VARIABLE tmp244 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp246_fu_7137_p2 SOURCE ../src/harness.h:136 VARIABLE tmp246 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp248_fu_4718_p2 SOURCE ../src/harness.h:136 VARIABLE tmp248 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp247_fu_7146_p2 SOURCE ../src/harness.h:136 VARIABLE tmp247 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5555_fu_8309_p2 SOURCE ../src/harness.h:136 VARIABLE tmp5555 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_59_fu_7152_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_59 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_60_fu_7162_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_60 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_61_fu_7168_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_61 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_64_fu_8721_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_66_fu_8730_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_66 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_1904_p2 SOURCE ../src/harness.h:136 VARIABLE empty_170 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_13ns_14_1_1_U71 SOURCE ../src/harness.h:136 VARIABLE empty_171 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U75 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_54_cast443 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp254_fu_4730_p2 SOURCE ../src/harness.h:136 VARIABLE tmp254 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U75 SOURCE ../src/harness.h:136 VARIABLE tmp255 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_4742_p2 SOURCE ../src/harness.h:136 VARIABLE empty_172 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U79 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_92_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U95 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_112_cast445 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U79 SOURCE ../src/harness.h:136 VARIABLE tmp257 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U86 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_209_cast450 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U95 SOURCE ../src/harness.h:136 VARIABLE tmp260 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp259_fu_7235_p2 SOURCE ../src/harness.h:136 VARIABLE tmp259 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U86 SOURCE ../src/harness.h:136 VARIABLE tmp265 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp264_fu_7253_p2 SOURCE ../src/harness.h:136 VARIABLE tmp264 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp267_fu_7258_p2 SOURCE ../src/harness.h:136 VARIABLE tmp267 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp266_fu_7268_p2 SOURCE ../src/harness.h:136 VARIABLE tmp266 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp263_fu_8343_p2 SOURCE ../src/harness.h:136 VARIABLE tmp263 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_67_fu_7274_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_67 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_69_fu_7290_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_69 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_71_fu_8362_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_71 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_73_fu_8753_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_74_fu_8374_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_74 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_75_fu_8762_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_75 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U74 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_39_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U76 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_59_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U74 SOURCE ../src/harness.h:136 VARIABLE empty_175 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U76 SOURCE ../src/harness.h:136 VARIABLE empty_176 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U84 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_149_cast461 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp273_fu_7315_p2 SOURCE ../src/harness.h:136 VARIABLE tmp273 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U84 SOURCE ../src/harness.h:136 VARIABLE tmp277 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp276_fu_7336_p2 SOURCE ../src/harness.h:136 VARIABLE tmp276 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp281_fu_7363_p2 SOURCE ../src/harness.h:136 VARIABLE tmp281 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp284_fu_7375_p2 SOURCE ../src/harness.h:136 VARIABLE tmp284 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_76_fu_8401_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_78_fu_8782_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_78 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_80_fu_8791_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_96_fu_9636_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_96 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_82_fu_9641_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_84_fu_9650_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_84 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_86_fu_8800_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_86 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_88_fu_8438_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_88 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_90_fu_8444_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_90 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_97_fu_8824_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_97 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_91_fu_8829_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_92_fu_8454_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_93_fu_8838_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_93 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_fu_9656_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_fu_9662_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_fu_9678_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_fu_9684_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U67 SOURCE ../src/harness.h:151 VARIABLE result_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_1_fu_8844_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_1_fu_8850_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_1_fu_8866_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_1_fu_8872_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U55 SOURCE ../src/harness.h:151 VARIABLE result_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_2_fu_9718_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_2_fu_9724_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_2_fu_9740_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_2_fu_9746_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U68 SOURCE ../src/harness.h:151 VARIABLE result_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_3_fu_8460_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_3_fu_8466_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_3_fu_8482_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_3_fu_8488_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U54 SOURCE ../src/harness.h:151 VARIABLE result_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_4_fu_8906_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_4_fu_8912_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_4_fu_8928_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_4_fu_8934_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U56 SOURCE ../src/harness.h:151 VARIABLE result_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_5_fu_9780_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_5_fu_9786_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_5_fu_9802_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_5_fu_9808_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U69 SOURCE ../src/harness.h:151 VARIABLE result LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_6_fu_8968_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_6_fu_8974_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_6_fu_8990_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_6_fu_8996_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U57 SOURCE ../src/harness.h:151 VARIABLE result_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_7_fu_9030_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_7_fu_9036_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_7_fu_9052_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_7_fu_9058_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U58 SOURCE ../src/harness.h:151 VARIABLE result_17 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_8_fu_9092_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_8_fu_9098_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_8_fu_9114_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_8_fu_9120_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U59 SOURCE ../src/harness.h:151 VARIABLE result_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_9_fu_9154_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_9_fu_9160_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_9_fu_9176_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_9_fu_9182_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U60 SOURCE ../src/harness.h:151 VARIABLE result_19 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_10_fu_9216_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_10_fu_9222_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_10_fu_9238_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_10_fu_9244_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U61 SOURCE ../src/harness.h:151 VARIABLE result_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_11_fu_9278_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_11_fu_9284_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_11_fu_9300_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_11_fu_9306_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U62 SOURCE ../src/harness.h:151 VARIABLE result_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_12_fu_9340_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_12_fu_9346_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_12_fu_9362_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_12_fu_9368_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U63 SOURCE ../src/harness.h:151 VARIABLE result_22 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_13_fu_9402_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_13_fu_9408_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_13_fu_9424_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_13_fu_9430_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U64 SOURCE ../src/harness.h:151 VARIABLE result_23 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_14_fu_9464_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_14_fu_9470_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_14_fu_9486_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_14_fu_9492_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U65 SOURCE ../src/harness.h:151 VARIABLE result_24 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_15_fu_9526_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_15_fu_9532_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_15_fu_9548_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_15_fu_9554_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U66 SOURCE ../src/harness.h:151 VARIABLE result_25 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 47 BRAM 0 URAM 0}} dense_relu_saturate_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ii_4_fu_397_p2 SOURCE ../src/harness.h:127 VARIABLE ii_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_403_p2 SOURCE ../src/harness.h:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U191 SOURCE ../src/harness.h:136 VARIABLE mul_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_452_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_9_fu_480_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_10_fu_512_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U162 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_11_fu_1955_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U163 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_556_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_12_fu_574_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_14_fu_598_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_16_fu_676_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_17_fu_682_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_17 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_2_fu_692_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_13ns_14_1_1_U192 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_18_fu_706_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_20_fu_718_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_21_fu_724_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_22_fu_2018_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_22 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_23_fu_772_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_23 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_14s_15_1_1_U208 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_25_fu_796_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_25 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_fu_2023_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U164 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_26_fu_802_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_26 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_27_fu_2062_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_27 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_3_fu_2079_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_28_fu_812_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_28 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_4_fu_824_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_12s_14_1_1_U194 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_30_fu_2106_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_30 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_32_fu_860_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_32 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_33_fu_866_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_33 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_34_fu_884_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_34 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U195 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_5_fu_890_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_35_fu_2159_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_35 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U165 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_6_fu_2210_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_7_fu_922_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U209 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_37_fu_2234_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_37 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_8_fu_954_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_38_fu_972_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_38 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_39_fu_982_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_39 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U210 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_40_fu_1026_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_40 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U193 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_41_fu_1052_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_41 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U196 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_42_fu_1084_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_42 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_9_fu_2279_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_43_fu_2306_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_43 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U197 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_11_fu_2350_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_1_fu_1104_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_48_fu_2418_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_48 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_12_fu_2435_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U198 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_13_fu_2449_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_49_fu_4899_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_49 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U166 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_51_fu_2478_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_51 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_52_fu_1136_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_53_fu_1154_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_53 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_54_fu_2495_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_54 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_55_fu_1176_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_55 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_56_fu_1182_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_56 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_57_fu_2520_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_57 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_14_fu_2549_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_60_fu_1214_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_60 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U167 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_2_fu_2584_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_61_fu_1250_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_61 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_62_fu_2601_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_62 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5ns_12_1_1_U160 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_17 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U161 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_64_fu_1284_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U211 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_19 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_65_fu_2623_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_65 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_67_fu_1316_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_67 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U212 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_3_fu_2673_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U199 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_68_fu_2701_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_68 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_69_fu_1322_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_69 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U200 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_22 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_72_fu_1340_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_72 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_73_fu_2742_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_74_fu_2747_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_74 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U201 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_23 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U213 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_24 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U214 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_25 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U202 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_26 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_79_fu_2821_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_80_fu_5019_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_15_fu_2835_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_16_fu_5029_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_81_fu_2850_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_81 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_82_fu_2863_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U215 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_27 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U203 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_28 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U216 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_29 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_87_fu_1406_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_87 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_88_fu_2900_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_88 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_17_fu_2909_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_17 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U204 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_30 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_18_fu_2951_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_89_fu_2957_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_89 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_19_fu_3005_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_19 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_92_fu_3011_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_20_fu_3017_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_93_fu_5075_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_93 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_21_fu_1452_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_94_fu_1470_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_22_fu_5095_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_22 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U217 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_31 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U218 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_32 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_97_fu_3036_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_97 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_98_fu_3053_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_98 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_99_fu_3059_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_99 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_102_fu_5117_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_102 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_4_fu_3092_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_103_fu_5146_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_103 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_106_fu_5183_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_106 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_107_fu_5189_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_107 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_108_fu_3112_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_108 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_109_fu_5202_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_109 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_110_fu_5212_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_110 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_111_fu_3143_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_111 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_23_fu_3149_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_23 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_114_fu_3185_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_114 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_115_fu_3195_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_115 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_116_fu_5233_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_116 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_117_fu_3209_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_117 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U205 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_33 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_118_fu_3227_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_118 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U219 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_34 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_119_fu_3252_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_119 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U228 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_35 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_24_fu_3262_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_24 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_25_fu_3290_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_25 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U220 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_36 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_120_fu_3296_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_120 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_121_fu_3302_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_121 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_37 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U229 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_38 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_124_fu_3312_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_124 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_5_fu_3318_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_26_fu_5306_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_26 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_125_fu_7429_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_125 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_126_fu_3341_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_126 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_127_fu_5348_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_127 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5ns_12_1_1_U168 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_39 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U169 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_40 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_27_fu_5376_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_27 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_28_fu_3403_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_28 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U170 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_41 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_128_fu_3434_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_128 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_129_fu_3440_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_129 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U222 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_42 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_132_fu_3475_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_132 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_133_fu_7438_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_133 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_134_fu_3488_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_134 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U230 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_43 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U206 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_44 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_135_fu_5416_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_135 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_136_fu_5433_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_137_fu_5443_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_137 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_138_fu_3506_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_138 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U223 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_45 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U231 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_46 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_140_fu_3529_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_140 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_142_fu_5487_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_142 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_143_fu_3541_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_143 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_149_fu_3627_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_149 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_29_fu_3637_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_29 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_150_fu_5531_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_150 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_151_fu_3647_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_151 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_152_fu_5556_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_152 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U171 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_47 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_153_fu_3667_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_153 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_48 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_155_fu_5620_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_155 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U232 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_49 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_30_fu_3690_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_30 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_31_fu_3718_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_31 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_6_fu_3724_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_156_fu_3741_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_156 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U207 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_50 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_157_fu_3762_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_157 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_158_fu_3772_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_158 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_159_fu_3778_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_159 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_32_fu_5657_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_32 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_160_fu_5673_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_160 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_161_fu_5686_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_161 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_162_fu_5692_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_162 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_163_fu_3801_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_163 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_51 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_164_fu_3807_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_164 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_33_fu_3813_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_33 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U237 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U233 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_53 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_167_fu_5757_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_167 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U224 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_54 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_34_fu_5786_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_34 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U225 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_55 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_5s_13_1_1_U174 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_56 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_168_fu_5828_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_168 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_7_fu_3822_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U226 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_57 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_35_fu_5842_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_35 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U234 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_58 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_1_1_U172 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_59 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U235 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_60 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_169_fu_5876_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_169 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_170_fu_5910_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_170 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_12ns_14_1_1_U227 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_61 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_171_fu_5940_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_171 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_172_fu_3854_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_172 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_173_fu_5950_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_173 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_175_fu_3871_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_175 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_176_fu_5979_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_176 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_177_fu_5995_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_177 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_178_fu_3888_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_178 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_179_fu_6008_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_179 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_180_fu_7547_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_180 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_181_fu_7575_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_181 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_182_fu_6021_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_182 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_36_fu_6031_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_36 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_14_1_1_U236 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_62 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_37_fu_6049_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_37 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_183_fu_6059_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_183 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_38_fu_7623_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_38 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_185_fu_6090_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_185 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U173 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_63 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_190_fu_6146_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_190 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_39_fu_7720_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_39 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_191_fu_7749_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_191 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_192_fu_7778_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_192 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_40_fu_7796_p2 SOURCE ../src/harness.h:136 VARIABLE add_ln136_40 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln136_193_fu_7825_p2 SOURCE ../src/harness.h:136 VARIABLE sub_ln136_193 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_1686_p2 SOURCE ../src/harness.h:136 VARIABLE empty_72 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp65_fu_1696_p2 SOURCE ../src/harness.h:136 VARIABLE tmp65 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp64_fu_3925_p2 SOURCE ../src/harness.h:136 VARIABLE tmp64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp70_fu_7885_p2 SOURCE ../src/harness.h:136 VARIABLE tmp70 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_6196_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_6205_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_6211_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U191 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_11s_14_1_1_U191 SOURCE ../src/harness.h:136 VARIABLE tmp73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_3965_p2 SOURCE ../src/harness.h:136 VARIABLE empty_75 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U204 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_380_cast303 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U204 SOURCE ../src/harness.h:136 VARIABLE tmp77 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp76_fu_6236_p2 SOURCE ../src/harness.h:136 VARIABLE tmp76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U219 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_415_cast307 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U223 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_449_cast309 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U232 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_469_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp79_fu_6262_p2 SOURCE ../src/harness.h:136 VARIABLE tmp79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U219 SOURCE ../src/harness.h:136 VARIABLE tmp81 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U223 SOURCE ../src/harness.h:136 VARIABLE tmp82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp80_fu_6274_p2 SOURCE ../src/harness.h:136 VARIABLE tmp80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U237 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_486_cast310 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_16s_17_1_1_U232 SOURCE ../src/harness.h:136 VARIABLE tmp83 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_13_1_1_U237 SOURCE ../src/harness.h:136 VARIABLE tmp84 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35729_fu_8547_p2 SOURCE ../src/harness.h:136 VARIABLE tmp35729 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_3980_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_3990_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U193 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_316_cast311 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_4003_p2 SOURCE ../src/harness.h:136 VARIABLE empty_78 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U193 SOURCE ../src/harness.h:136 VARIABLE tmp85 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_4016_p2 SOURCE ../src/harness.h:136 VARIABLE empty_79 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U199 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_353_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U199 SOURCE ../src/harness.h:136 VARIABLE tmp87 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U218 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_393_cast315 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp90_fu_4034_p2 SOURCE ../src/harness.h:136 VARIABLE tmp90 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_12s_14_1_1_U218 SOURCE ../src/harness.h:136 VARIABLE tmp89 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_1728_p2 SOURCE ../src/harness.h:136 VARIABLE empty_82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U203 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_374_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12s_13_1_1_U203 SOURCE ../src/harness.h:136 VARIABLE tmp91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp92_fu_1738_p2 SOURCE ../src/harness.h:136 VARIABLE tmp92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_4052_p2 SOURCE ../src/harness.h:136 VARIABLE empty_83 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp94_fu_4065_p2 SOURCE ../src/harness.h:136 VARIABLE tmp94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U206 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_444_cast320 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U206 SOURCE ../src/harness.h:136 VARIABLE tmp96 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U234 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_496_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15s_16_1_1_U234 SOURCE ../src/harness.h:136 VARIABLE tmp99 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp100_fu_6377_p2 SOURCE ../src/harness.h:136 VARIABLE tmp100 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp38525_fu_7955_p2 SOURCE ../src/harness.h:136 VARIABLE tmp38525 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_6383_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_9_fu_4095_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U209 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_309_cast326 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp104_fu_4124_p2 SOURCE ../src/harness.h:136 VARIABLE tmp104 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14ns_14_1_1_U209 SOURCE ../src/harness.h:136 VARIABLE tmp105 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp107_fu_4130_p2 SOURCE ../src/harness.h:136 VARIABLE tmp107 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp108_fu_4136_p2 SOURCE ../src/harness.h:136 VARIABLE tmp108 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp106_fu_6425_p2 SOURCE ../src/harness.h:136 VARIABLE tmp106 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U229 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_425_cast331 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U225 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_491_cast332 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp110_fu_7969_p2 SOURCE ../src/harness.h:136 VARIABLE tmp110 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_15ns_15_1_1_U229 SOURCE ../src/harness.h:136 VARIABLE tmp111 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_13s_15_1_1_U225 SOURCE ../src/harness.h:136 VARIABLE tmp113 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp115_fu_4146_p2 SOURCE ../src/harness.h:136 VARIABLE tmp115 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp114_fu_6448_p2 SOURCE ../src/harness.h:136 VARIABLE tmp114 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp112_fu_7987_p2 SOURCE ../src/harness.h:136 VARIABLE tmp112 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_11_fu_6454_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_12_fu_6464_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_13_fu_9602_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U212 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_352_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U217 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_392_cast338 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U231 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_450_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U212 SOURCE ../src/harness.h:136 VARIABLE tmp119 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U217 SOURCE ../src/harness.h:136 VARIABLE tmp120 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp121_fu_6490_p2 SOURCE ../src/harness.h:136 VARIABLE tmp121 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_15s_16_1_1_U231 SOURCE ../src/harness.h:136 VARIABLE tmp125 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp126_fu_6510_p2 SOURCE ../src/harness.h:136 VARIABLE tmp126 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41721_fu_8008_p2 SOURCE ../src/harness.h:136 VARIABLE tmp41721 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_14_fu_6516_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_15_fu_6526_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_16_fu_6532_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_16 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp129_fu_1764_p2 SOURCE ../src/harness.h:136 VARIABLE tmp129 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_4217_p2 SOURCE ../src/harness.h:136 VARIABLE empty_91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_4227_p2 SOURCE ../src/harness.h:136 VARIABLE empty_92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U214 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_362_cast345 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_14s_15_1_1_U208 SOURCE ../src/harness.h:136 VARIABLE tmp130 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp132_fu_4241_p2 SOURCE ../src/harness.h:136 VARIABLE tmp132 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13s_14_1_1_U214 SOURCE ../src/harness.h:136 VARIABLE tmp131 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_6551_p2 SOURCE ../src/harness.h:136 VARIABLE empty_93 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U228 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_417_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_15s_16_1_1_U228 SOURCE ../src/harness.h:136 VARIABLE tmp133 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp134_fu_6559_p2 SOURCE ../src/harness.h:136 VARIABLE tmp134 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_8027_p2 SOURCE ../src/harness.h:136 VARIABLE empty_94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U233 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_487_cast353 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp136_fu_8591_p2 SOURCE ../src/harness.h:136 VARIABLE tmp136 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp138_fu_4255_p2 SOURCE ../src/harness.h:136 VARIABLE tmp138 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp137_fu_6584_p2 SOURCE ../src/harness.h:136 VARIABLE tmp137 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp141_fu_6590_p2 SOURCE ../src/harness.h:136 VARIABLE tmp141 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_15_1_1_U233 SOURCE ../src/harness.h:136 VARIABLE tmp140 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp142_fu_6606_p2 SOURCE ../src/harness.h:136 VARIABLE tmp142 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp139_fu_8038_p2 SOURCE ../src/harness.h:136 VARIABLE tmp139 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_18_fu_4261_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_18 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_19_fu_4271_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_19 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_20_fu_6615_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_20 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_21_fu_6625_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_21 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp148_fu_1770_p2 SOURCE ../src/harness.h:136 VARIABLE tmp148 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U202 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_364_cast357 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U215 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_372_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U202 SOURCE ../src/harness.h:136 VARIABLE tmp150 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U215 SOURCE ../src/harness.h:136 VARIABLE empty_98 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp152_fu_4334_p2 SOURCE ../src/harness.h:136 VARIABLE tmp152 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp154_fu_4340_p2 SOURCE ../src/harness.h:136 VARIABLE tmp154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp153_fu_6652_p2 SOURCE ../src/harness.h:136 VARIABLE tmp153 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U226 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_494_cast363 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11ns_13_1_1_U226 SOURCE ../src/harness.h:136 VARIABLE tmp158 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp157_fu_8082_p2 SOURCE ../src/harness.h:136 VARIABLE tmp157 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln147_fu_4360_p2 SOURCE ../src/harness.h:147 VARIABLE xor_ln147 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_27_fu_4384_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_27 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_1780_p2 SOURCE ../src/harness.h:136 VARIABLE empty_100 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U220 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_420_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_15ns_16_1_1_U220 SOURCE ../src/harness.h:136 VARIABLE tmp163 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp164_fu_4409_p2 SOURCE ../src/harness.h:136 VARIABLE tmp164 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp162_fu_6707_p2 SOURCE ../src/harness.h:136 VARIABLE tmp162 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp166_fu_4415_p2 SOURCE ../src/harness.h:136 VARIABLE tmp166 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp167_fu_4421_p2 SOURCE ../src/harness.h:136 VARIABLE tmp167 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp165_fu_6718_p2 SOURCE ../src/harness.h:136 VARIABLE tmp165 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U230 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_443_cast371 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U224 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_489_cast373 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U230 SOURCE ../src/harness.h:136 VARIABLE tmp170 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U224 SOURCE ../src/harness.h:136 VARIABLE tmp172 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_12ns_14_1_1_U227 SOURCE ../src/harness.h:136 VARIABLE tmp175 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp47415_fu_8636_p2 SOURCE ../src/harness.h:136 VARIABLE tmp47415 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_31_fu_4437_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_31 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_34_fu_6770_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_34 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_37_fu_8148_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_37 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_38_fu_8645_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_38 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_424_cast394 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp183_fu_4464_p2 SOURCE ../src/harness.h:136 VARIABLE tmp183 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp185_fu_1820_p2 SOURCE ../src/harness.h:136 VARIABLE tmp185 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp184_fu_4483_p2 SOURCE ../src/harness.h:136 VARIABLE tmp184 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp188_fu_1826_p2 SOURCE ../src/harness.h:136 VARIABLE tmp188 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp187_fu_4502_p2 SOURCE ../src/harness.h:136 VARIABLE tmp187 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp190_fu_1832_p2 SOURCE ../src/harness.h:136 VARIABLE tmp190 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp191_fu_4511_p2 SOURCE ../src/harness.h:136 VARIABLE tmp191 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp189_fu_4521_p2 SOURCE ../src/harness.h:136 VARIABLE tmp189 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp186_fu_6792_p2 SOURCE ../src/harness.h:136 VARIABLE tmp186 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U222 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_438_cast396 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_467_cast392 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_482_cast393 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE tmp195 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE tmp195_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE tmp194 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE tmp194_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp58_dp LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1_U221 SOURCE ../src/harness.h:136 VARIABLE tmp192 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14ns_15_1_1_U222 SOURCE ../src/harness.h:136 VARIABLE tmp198 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp197_fu_6841_p2 SOURCE ../src/harness.h:136 VARIABLE tmp197 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp200_fu_6847_p2 SOURCE ../src/harness.h:136 VARIABLE tmp200 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp199_fu_6857_p2 SOURCE ../src/harness.h:136 VARIABLE tmp199 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp196_fu_8160_p2 SOURCE ../src/harness.h:136 VARIABLE tmp196 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp49813_fu_8170_p2 SOURCE ../src/harness.h:136 VARIABLE tmp49813 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_40_fu_4533_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_40 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_43_fu_6863_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_43 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_44_fu_8661_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_44 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U198 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_329_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5s_13ns_14_1_1_U198 SOURCE ../src/harness.h:136 VARIABLE empty_105 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U211 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_349_cast404 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_13ns_14_1_1_U211 SOURCE ../src/harness.h:136 VARIABLE tmp205 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_6882_p2 SOURCE ../src/harness.h:136 VARIABLE empty_106 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U235 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_498_cast405 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_15_1_1_U235 SOURCE ../src/harness.h:136 VARIABLE tmp207 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp209_fu_6903_p2 SOURCE ../src/harness.h:136 VARIABLE tmp209 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_14_1_1_U236 SOURCE ../src/harness.h:136 VARIABLE tmp208 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp211_fu_6909_p2 SOURCE ../src/harness.h:136 VARIABLE tmp211 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp213_fu_4566_p2 SOURCE ../src/harness.h:136 VARIABLE tmp213 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp212_fu_6918_p2 SOURCE ../src/harness.h:136 VARIABLE tmp212 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp210_fu_8202_p2 SOURCE ../src/harness.h:136 VARIABLE tmp210 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_46_fu_4578_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_46 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_49_fu_4594_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_49 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_50_fu_6936_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_50 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U210 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_314_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp221_fu_6962_p2 SOURCE ../src/harness.h:136 VARIABLE tmp221 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp223_fu_4615_p2 SOURCE ../src/harness.h:136 VARIABLE tmp223 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U210 SOURCE ../src/harness.h:136 VARIABLE tmp222 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp227_fu_4621_p2 SOURCE ../src/harness.h:136 VARIABLE tmp227 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp226_fu_4631_p2 SOURCE ../src/harness.h:136 VARIABLE tmp226 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5269_fu_8231_p2 SOURCE ../src/harness.h:136 VARIABLE tmp5269 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_52_fu_4637_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_52 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_53_fu_7013_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_53 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_55_fu_4643_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_55 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_56_fu_7032_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_56 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_1866_p2 SOURCE ../src/harness.h:136 VARIABLE empty_110 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U201 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_360_cast417 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13ns_14_1_1_U201 SOURCE ../src/harness.h:136 VARIABLE tmp232 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_7054_p2 SOURCE ../src/harness.h:136 VARIABLE empty_112 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp234_fu_7080_p2 SOURCE ../src/harness.h:136 VARIABLE tmp234 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp239_fu_4693_p2 SOURCE ../src/harness.h:136 VARIABLE tmp239 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp238_fu_7089_p2 SOURCE ../src/harness.h:136 VARIABLE tmp238 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp241_fu_7095_p2 SOURCE ../src/harness.h:136 VARIABLE tmp241 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp240_fu_7105_p2 SOURCE ../src/harness.h:136 VARIABLE tmp240 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp237_fu_8254_p2 SOURCE ../src/harness.h:136 VARIABLE tmp237 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_113_fu_1880_p2 SOURCE ../src/harness.h:136 VARIABLE empty_113 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_12s_14_1_1_U194 SOURCE ../src/harness.h:136 VARIABLE tmp242 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp243_fu_1890_p2 SOURCE ../src/harness.h:136 VARIABLE tmp243 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_4705_p2 SOURCE ../src/harness.h:136 VARIABLE empty_114 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U213 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_361_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_14s_15_1_1_U213 SOURCE ../src/harness.h:136 VARIABLE tmp244 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp246_fu_7137_p2 SOURCE ../src/harness.h:136 VARIABLE tmp246 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp248_fu_4718_p2 SOURCE ../src/harness.h:136 VARIABLE tmp248 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp247_fu_7146_p2 SOURCE ../src/harness.h:136 VARIABLE tmp247 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5555_fu_8309_p2 SOURCE ../src/harness.h:136 VARIABLE tmp5555 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_59_fu_7152_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_59 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_60_fu_7162_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_60 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_61_fu_7168_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_61 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_64_fu_8721_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_64 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_66_fu_8730_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_66 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_1904_p2 SOURCE ../src/harness.h:136 VARIABLE empty_117 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_13ns_14_1_1_U192 SOURCE ../src/harness.h:136 VARIABLE empty_118 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U196 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_318_cast434 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp254_fu_4730_p2 SOURCE ../src/harness.h:136 VARIABLE tmp254 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U196 SOURCE ../src/harness.h:136 VARIABLE tmp255 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_4742_p2 SOURCE ../src/harness.h:136 VARIABLE empty_119 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U200 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_356_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U216 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_376_cast436 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_15s_16_1_1_U200 SOURCE ../src/harness.h:136 VARIABLE tmp257 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U207 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_473_cast441 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U216 SOURCE ../src/harness.h:136 VARIABLE tmp260 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp259_fu_7235_p2 SOURCE ../src/harness.h:136 VARIABLE tmp259 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_11s_13_1_1_U207 SOURCE ../src/harness.h:136 VARIABLE tmp265 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp264_fu_7253_p2 SOURCE ../src/harness.h:136 VARIABLE tmp264 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp267_fu_7258_p2 SOURCE ../src/harness.h:136 VARIABLE tmp267 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp266_fu_7268_p2 SOURCE ../src/harness.h:136 VARIABLE tmp266 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp263_fu_8343_p2 SOURCE ../src/harness.h:136 VARIABLE tmp263 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_67_fu_7274_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_67 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_69_fu_7290_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_69 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_71_fu_8362_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_71 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_73_fu_8753_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_73 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_74_fu_8374_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_74 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_75_fu_8762_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_75 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U195 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_303_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U197 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_323_cast LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_13s_14_1_1_U195 SOURCE ../src/harness.h:136 VARIABLE empty_122 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_14s_15_1_1_U197 SOURCE ../src/harness.h:136 VARIABLE empty_123 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U205 SOURCE ../src/harness.h:136 VARIABLE mul_ln136_413_cast452 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp273_fu_7315_p2 SOURCE ../src/harness.h:136 VARIABLE tmp273 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_12ns_13_1_1_U205 SOURCE ../src/harness.h:136 VARIABLE tmp277 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp276_fu_7336_p2 SOURCE ../src/harness.h:136 VARIABLE tmp276 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp281_fu_7363_p2 SOURCE ../src/harness.h:136 VARIABLE tmp281 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp284_fu_7375_p2 SOURCE ../src/harness.h:136 VARIABLE tmp284 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_76_fu_8401_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_76 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_78_fu_8782_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_78 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_80_fu_8791_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_80 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_82_fu_9636_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_82 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_83_fu_9641_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_83 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_85_fu_9650_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_85 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_87_fu_8800_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_87 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_89_fu_8438_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_89 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_91_fu_8444_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_91 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_92_fu_8824_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_92 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_93_fu_8829_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_93 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_94_fu_8454_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_94 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_95_fu_8838_p2 SOURCE ../src/harness.h:147 VARIABLE add_ln147_95 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_fu_9656_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_fu_9662_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_fu_9678_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_fu_9684_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U188 SOURCE ../src/harness.h:151 VARIABLE result LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_1_fu_8844_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_1_fu_8850_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_1_fu_8866_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_1_fu_8872_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U176 SOURCE ../src/harness.h:151 VARIABLE result_1 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_2_fu_9718_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_2_fu_9724_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_2_fu_9740_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_2_fu_9746_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U189 SOURCE ../src/harness.h:151 VARIABLE result_2 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_3_fu_8460_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_3_fu_8466_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_3_fu_8482_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_3_fu_8488_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U175 SOURCE ../src/harness.h:151 VARIABLE result_3 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_4_fu_8906_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_4_fu_8912_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_4_fu_8928_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_4_fu_8934_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U177 SOURCE ../src/harness.h:151 VARIABLE result_4 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_5_fu_9780_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_5_fu_9786_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_5_fu_9802_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_5_fu_9808_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U190 SOURCE ../src/harness.h:151 VARIABLE result_5 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_6_fu_8968_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_6_fu_8974_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_6_fu_8990_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_6_fu_8996_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U178 SOURCE ../src/harness.h:151 VARIABLE result_6 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_7_fu_9030_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_7_fu_9036_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_7_fu_9052_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_7_fu_9058_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U179 SOURCE ../src/harness.h:151 VARIABLE result_7 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_8_fu_9092_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_8_fu_9098_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_8_fu_9114_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_8_fu_9120_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U180 SOURCE ../src/harness.h:151 VARIABLE result_8 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_9_fu_9154_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_9_fu_9160_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_9_fu_9176_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_9_fu_9182_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U181 SOURCE ../src/harness.h:151 VARIABLE result_9 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_10_fu_9216_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_10_fu_9222_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_10_fu_9238_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_10_fu_9244_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U182 SOURCE ../src/harness.h:151 VARIABLE result_10 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_11_fu_9278_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_11_fu_9284_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_11_fu_9300_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_11_fu_9306_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U183 SOURCE ../src/harness.h:151 VARIABLE result_11 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_12_fu_9340_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_12_fu_9346_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_12_fu_9362_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_12_fu_9368_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U184 SOURCE ../src/harness.h:151 VARIABLE result_12 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_13_fu_9402_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_13_fu_9408_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_13_fu_9424_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_13_fu_9430_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U185 SOURCE ../src/harness.h:151 VARIABLE result_13 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_14_fu_9464_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_14_fu_9470_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_14_fu_9486_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_14_fu_9492_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U186 SOURCE ../src/harness.h:151 VARIABLE result_14 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_15_fu_9526_p2 SOURCE ../src/harness.h:154 VARIABLE icmp_ln154_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln156_15_fu_9532_p2 SOURCE ../src/harness.h:156 VARIABLE icmp_ln156_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_15_fu_9548_p2 SOURCE ../src/harness.h:154 VARIABLE xor_ln154_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_15_fu_9554_p2 SOURCE ../src/harness.h:156 VARIABLE and_ln156_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_7_1_1_U187 SOURCE ../src/harness.h:151 VARIABLE result_15 LOOP VITIS_LOOP_127_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 47 BRAM 0 URAM 0}} filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ii_2_fu_126_p2 SOURCE ../src/harness.h:60 VARIABLE ii_2 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_132_p2 SOURCE ../src/harness.h:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_138_p2 SOURCE ../src/harness.h:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp11_fu_144_p2 SOURCE {} VARIABLE cmp11 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln70_fu_193_p2 SOURCE ../src/harness.h:70 VARIABLE icmp_ln70 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln70_1_fu_211_p2 SOURCE ../src/harness.h:70 VARIABLE icmp_ln70_1 LOOP VITIS_LOOP_60_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME multicastNumStream_U SOURCE ../src/harness.cpp:15 VARIABLE multicastNumStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 32 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME multicastNumStream_1_U SOURCE ../src/harness.cpp:15 VARIABLE multicastNumStream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 32 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME paddingStream_0_U SOURCE :0 VARIABLE paddingStream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {296 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME paddingStream_1_U SOURCE :0 VARIABLE paddingStream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {296 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense11Stream_0_U SOURCE :0 VARIABLE dense11Stream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dense11Stream_1_U SOURCE :0 VARIABLE dense11Stream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 94 BRAM 0 URAM 0}} inference {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_4_fu_92_p2 SOURCE ../src/harness.cpp:87 VARIABLE e_4 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_98_p2 SOURCE ../src/harness.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 94 BRAM 0 URAM 0}} store_Pipeline_VITIS_LOOP_101_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_119_p2 SOURCE ../src/harness.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_125_p2 SOURCE ../src/harness.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_143_p2 SOURCE ../src/harness.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln103_fu_199_p2 SOURCE ../src/harness.cpp:103 VARIABLE lshr_ln103 LOOP VITIS_LOOP_101_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} store_Pipeline_VITIS_LOOP_107_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_559_p2 SOURCE ../src/harness.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln107_fu_569_p2 SOURCE ../src/harness.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln113_fu_615_p2 SOURCE ../src/harness.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln113_1_fu_634_p2 SOURCE ../src/harness.cpp:113 VARIABLE icmp_ln113_1 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} store {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln107_fu_178_p2 SOURCE ../src/harness.cpp:107 VARIABLE icmp_ln107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_51_fu_219_p3 SOURCE ../src/harness.cpp:107 VARIABLE empty_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nums_U SOURCE {} VARIABLE nums LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} harness {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputNumList_c_U SOURCE ../src/harness.cpp:142 VARIABLE outputNumList_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outFeatureList_c_U SOURCE ../src/harness.cpp:142 VARIABLE outFeatureList_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inputStream_0_U SOURCE :0 VARIABLE inputStream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {296 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inputStream_1_U SOURCE :0 VARIABLE inputStream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {296 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numStream_U SOURCE ../src/harness.cpp:145 VARIABLE numStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8192 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputStream_0_U SOURCE :0 VARIABLE outputStream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputStream_1_U SOURCE :0 VARIABLE outputStream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lastStream_U SOURCE ../src/harness.cpp:147 VARIABLE lastStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lastStream_1_U SOURCE ../src/harness.cpp:147 VARIABLE lastStream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 94 BRAM 57 URAM 2}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} multicast_int_2_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.8 seconds. CPU system time: 0.14 seconds. Elapsed time: 2 seconds; current allocated memory: 1.013 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for harness.
INFO: [VLOG 209-307] Generating Verilog RTL for harness.
Execute       syn_report -model harness -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 345.78 MHz
Command     autosyn done; 50.78 sec.
Command   csynth_design done; 94.11 sec.
Execute   export_design -flow none -format xo 
Execute     config_export -flow=none -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=harness xml_exists=0
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to harness
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/kernel.internal.xml top=harness
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name harness vlnv xilinx.com:hls:harness:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=90 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='harness_lshr_1024ns_10ns_1024_2_1
harness_flow_control_loop_pipe_sequential_init
harness_lshr_2192ns_10ns_2192_2_1
harness_flow_control_loop_pipe_sequential_init
harness_load_nums_1_RAM_AUTO_1R1W
harness_mul_8ns_5ns_12_1_1
harness_mul_8ns_7s_15_1_1
harness_mul_8ns_6ns_13_1_1
harness_mul_8ns_6s_14_1_1
harness_mul_8ns_8ns_15_1_1
harness_mul_8ns_7ns_14_1_1
harness_mul_8ns_5s_13_1_1
harness_sparsemux_7_2_7_1_1
harness_mac_muladd_8ns_5ns_11s_14_1_1
harness_mac_muladd_8ns_6s_13ns_14_1_1
harness_mac_muladd_8ns_4ns_11ns_13_1_1
harness_mac_muladd_8ns_6s_12s_14_1_1
harness_mac_muladd_8ns_5ns_13s_14_1_1
harness_mac_muladd_8ns_4ns_11s_13_1_1
harness_mac_muladd_8ns_5ns_14s_15_1_1
harness_mac_muladd_8ns_5s_13ns_14_1_1
harness_mac_muladd_8ns_6s_14s_15_1_1
harness_mac_muladd_8ns_7ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_12ns_13_1_1
harness_mac_muladd_8ns_4ns_12s_13_1_1
harness_mac_muladd_8ns_7s_14s_15_1_1
harness_mac_muladd_8ns_4ns_14ns_14_1_1
harness_mac_muladd_8ns_6ns_14s_15_1_1
harness_mac_muladd_8ns_4ns_13ns_14_1_1
harness_mac_muladd_8ns_4ns_13s_14_1_1
harness_mac_muladd_8ns_5ns_12s_14_1_1
harness_mac_muladd_8ns_7s_15ns_16_1_1
harness_dsp_dotpra3add_8ns_7ns_8ns_7ns_8ns_7ns_17s_18_1_1
harness_mac_muladd_8ns_6ns_14ns_15_1_1
harness_mac_muladd_8ns_6ns_13s_15_1_1
harness_mac_muladd_8ns_6s_12ns_14_1_1
harness_mac_muladd_8ns_7s_15s_16_1_1
harness_mac_muladd_8ns_6ns_15ns_15_1_1
harness_mac_muladd_8ns_4ns_15s_16_1_1
harness_mac_muladd_8ns_5ns_16s_17_1_1
harness_mac_muladd_8ns_5ns_13s_15_1_1
harness_mac_muladd_8ns_6ns_15s_16_1_1
harness_mac_muladd_8ns_6s_15s_15_1_1
harness_mac_muladd_8ns_6s_14s_14_1_1
harness_mac_muladd_8ns_4ns_13ns_13_1_1
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_flow_control_loop_pipe
harness_fifo_w32_d32_S
harness_fifo_w32_d32_S
harness_fifo_w296_d4_A_with_almost
harness_fifo_w296_d4_A_with_almost
harness_fifo_w128_d4_S
harness_fifo_w128_d4_S
harness_start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0
harness_start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0
harness_start_for_dense_relu_saturate_U0
harness_start_for_dense_relu_saturate_1_U0
harness_flow_control_loop_pipe_sequential_init
harness_flow_control_loop_pipe_sequential_init
harness_store_nums_RAM_AUTO_1R1W
harness_fifo_w64_d4_S
harness_fifo_w64_d4_S
harness_fifo_w296_d4_A
harness_fifo_w296_d4_A
harness_fifo_w32_d8192_A
harness_fifo_w128_d4_S_x
harness_fifo_w128_d4_S_x
harness_fifo_w1_d4_S_with_almost
harness_fifo_w1_d4_S_with_almost
harness_start_for_inference_U0
harness_gmem0_m_axi
harness_gmem1_m_axi
harness_control_s_axi
entry_proc
load_Pipeline_VITIS_LOOP_54_1
load_Pipeline_VITIS_LOOP_61_2
load
multicast_int_2_s
padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s
dense_relu_saturate
dense_relu_saturate_1
filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s
dut
inference
store_Pipeline_VITIS_LOOP_101_1
store_Pipeline_VITIS_LOOP_107_2
store
harness
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.rtl_wrap.cfg.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.compgen.dataonly.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_54_1.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/load.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/multicast_int_2_s.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dense_relu_saturate_1.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/dut.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/inference.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_101_1.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/store.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.constraint.tcl 
Execute     sc_get_clocks harness 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.constraint.tcl 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/harness.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name versalprimees1 -data parts 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s harness/harness.xo 
INFO: [HLS 200-802] Generated output file harness/harness.xo
Command   export_design done; 47.1 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
