{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:41:10 2017 " "Info: Processing started: Tue Sep 19 21:41:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:41:13 2017 " "Info: Processing ended: Tue Sep 19 21:41:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:41:14 2017 " "Info: Processing started: Tue Sep 19 21:41:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto-de-Hardware EP2C70F896C7 " "Info: Selected device EP2C70F896C7 for design \"Projeto-de-Hardware\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out " "Info: Pin out not assigned to an exact location on the device" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { out } } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout " "Info: Pin stateout not assigned to an exact location on the device" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { stateout } } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Info: Pin a not assigned to an exact location on the device" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { a } } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 4 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 5 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_l " "Info: Pin reset_l not assigned to an exact location on the device" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset_l } } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 3 2 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X48_Y39 X59_Y51 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Info: Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout 0 " "Info: Pin \"stateout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:41:22 2017 " "Info: Processing ended: Tue Sep 19 21:41:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:41:24 2017 " "Info: Processing started: Tue Sep 19 21:41:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:41:28 2017 " "Info: Processing ended: Tue Sep 19 21:41:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:41:29 2017 " "Info: Processing started: Tue Sep 19 21:41:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state a clock -0.336 ns register " "Info: tsu for register \"state\" (data pin = \"a\", clock pin = \"clock\") is -0.336 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns + Longest pin register " "Info: + Longest pin to register delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns a 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'a'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.177 ns) 1.939 ns state~0 2 COMB LCCOMB_X48_Y50_N0 1 " "Info: 2: + IC(0.766 ns) + CELL(0.177 ns) = 1.939 ns; Loc. = LCCOMB_X48_Y50_N0; Fanout = 1; COMB Node = 'state~0'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { a state~0 } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.035 ns state 3 REG LCFF_X48_Y50_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.035 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~0 state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 62.36 % ) " "Info: Total cell delay = 1.269 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 37.64 % ) " "Info: Total interconnect delay = 0.766 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock stateout state 6.673 ns register " "Info: tco from clock \"clock\" to destination pin \"stateout\" through register \"state\" is 6.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.333 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.063 ns + Longest register pin " "Info: + Longest register to pin delay is 4.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state 1 REG LCFF_X48_Y50_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(3.006 ns) 4.063 ns stateout 2 PIN PIN_C16 0 " "Info: 2: + IC(1.057 ns) + CELL(3.006 ns) = 4.063 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'stateout'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 73.98 % ) " "Info: Total cell delay = 3.006 ns ( 73.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 26.02 % ) " "Info: Total interconnect delay = 1.057 ns ( 26.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { state {} stateout {} } { 0.000ns 1.057ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { state {} stateout {} } { 0.000ns 1.057ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state a clock 0.584 ns register " "Info: th for register \"state\" (data pin = \"a\", clock pin = \"clock\") is 0.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns a 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'a'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.177 ns) 1.939 ns state~0 2 COMB LCCOMB_X48_Y50_N0 1 " "Info: 2: + IC(0.766 ns) + CELL(0.177 ns) = 1.939 ns; Loc. = LCCOMB_X48_Y50_N0; Fanout = 1; COMB Node = 'state~0'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { a state~0 } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.035 ns state 3 REG LCFF_X48_Y50_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.035 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~0 state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 62.36 % ) " "Info: Total cell delay = 1.269 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 37.64 % ) " "Info: Total interconnect delay = 0.766 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:41:29 2017 " "Info: Processing ended: Tue Sep 19 21:41:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
