/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/timer_sync_1588_v1_2_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap timer_sync_1588_v1_2_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/timer_sync_1588_v1_2_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work timer_sync_1588_v1_2_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.lin64.cmf
