{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664538712032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664538712042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 07:51:51 2022 " "Processing started: Fri Sep 30 07:51:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664538712042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538712042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538712042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664538712720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664538712720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664538721006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538721006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(21) " "Verilog HDL information at alu.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664538721007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664538721008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538721008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664538721032 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(21) " "Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1664538721033 "|alu"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "rtemp alu.v(9) " "Verilog HDL error at alu.v(9): variable \"rtemp\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 9 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1664538721033 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rtemp alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"rtemp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664538721033 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oftemp alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"oftemp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664538721034 "|alu"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664538721034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/output_files/alu.map.smsg " "Generated suppressed messages file D:/xy/GDA/MS/ECE/550/Recitation/5/lab5/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538721047 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664538721074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 30 07:52:01 2022 " "Processing ended: Fri Sep 30 07:52:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664538721074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664538721074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664538721074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538721074 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664538721656 ""}
