# SatSwarmv2 + SatAccel: Complete SystemVerilog SAT Solver Implementation

## Project Overview

This repository contains **two complete SystemVerilog SAT solver implementations**:

1. **SatSwarmv2**: Custom CDCL solver based on SatSwarmv2.pdf (in `src/`)
2. **SatAccel**: Translation of UCLA-VAST HLS SAT solver (in `src/SatAccel/`)

Both target Xilinx ZU9EG (XCZU9EG) FPGA at 150 MHz with external DDR4 memory.

---

## Directory Structure

```
SatSwarmv2/
â”œâ”€â”€ SatSwarmv2.pdf                          # Original paper
â”œâ”€â”€ .github/copilot-instructions.md       # Development guidelines
â”œâ”€â”€ tests/                                # DIMACS CNF test cases
â”‚   â”œâ”€â”€ 289-sat-6x30.cnf                  # SAT instance (720 vars, 27K clauses)
â”‚   â””â”€â”€ marg3x3add8.shuffled-as.sat03-1449.cnf  # UNSAT instance
â”œâ”€â”€ reference/SatAccel/                   # UCLA-VAST HLS reference (cloned)
â”‚   â”œâ”€â”€ hls/src/*.cpp                     # Original C++ HLS kernels
â”‚   â”œâ”€â”€ include/*.h                       # Data structures
â”‚   â””â”€â”€ SAT_test_cases/                   # Full test suite
â”œâ”€â”€ src/                                  # SatSwarmv2 RTL (original work)
â”‚   â”œâ”€â”€ verisat_pkg.sv
â”‚   â”œâ”€â”€ pse.sv, cae.sv, vde.sv           # PSE/CAE/VDE modules
â”‚   â”œâ”€â”€ literal_store.sv, clause_table.sv
â”‚   â”œâ”€â”€ trail_queue.sv, variable_table.sv
â”‚   â”œâ”€â”€ verisat_top.sv
â”‚   â””â”€â”€ ...
â”œâ”€â”€ src/SatAccel/                         # SatAccel SystemVerilog translation
â”‚   â”œâ”€â”€ README_SATACCEL.md                # Detailed SatAccel documentation
â”‚   â”œâ”€â”€ sataccel_pkg.sv                   # Complete data structures
â”‚   â”œâ”€â”€ sataccel_solver.sv                # Top-level CDCL loop
â”‚   â”œâ”€â”€ sataccel_discover.sv              # BCP with 8-way partitioning
â”‚   â”œâ”€â”€ sataccel_learn.sv                 # First-UIP conflict analysis
â”‚   â”œâ”€â”€ sataccel_backtrack.sv             # Assignment undo
â”‚   â”œâ”€â”€ sataccel_pq_handler.sv            # VSIDS priority queue
â”‚   â”œâ”€â”€ sataccel_color_stream.sv          # Watch-list fetcher
â”‚   â”œâ”€â”€ tb_sataccel.sv                    # Testbench with DIMACS loader
â”‚   â”œâ”€â”€ sim_main.cpp                      # Verilator harness
â”‚   â””â”€â”€ Makefile                          # Build system
â””â”€â”€ sim/                                  # SatSwarmv2 simulation
    â”œâ”€â”€ Makefile
    â”œâ”€â”€ tb_verisat.sv
    â””â”€â”€ sim_main.cpp
```

---

## Quick Start

### Prerequisites
```bash
# macOS (Homebrew)
brew install verilator
# Ubuntu
sudo apt install verilator

# Verify installation
verilator --version  # Should be 5.0+
```

### Build and Run SatAccel

```bash
cd src/SatAccel
make build   # Compile with Verilator
make sim     # Run simulation on 289-sat-6x30.cnf
make wave    # View waveforms (requires gtkwave)
```

### Build and Run SatSwarmv2 (WIP)

```bash
cd sim
make         # Compile with Verilator
./obj_dir/Vtb_verisat  # Run simulation
```

---

## Implementation Status

### SatAccel Translation: **~80% Complete**

âœ… **Completed**:
- [x] Full package with all data structures (386-bit literalMetaData, etc.)
- [x] Top-level solver FSM (DECISION â†’ BCP â†’ CONFLICT â†’ LEARN â†’ BACKTRACK)
- [x] Module skeletons for all major components
- [x] VSIDS priority queue (min-heap with percolate-up)
- [x] Backtrack module (undo assignments + clause states)
- [x] Color stream (watch-list fetcher from DDR4)
- [x] Testbench with DIMACS CNF loader
- [x] Build infrastructure (Makefile, Verilator flags)

ðŸš§ **In Progress**:
- [ ] Complete discover dataflow (colorAssigner, 4Ã— updateStatesForward tasks, controlSink)
- [ ] Complete learn resolution logic (merge_resolution_sort, findNextCls, minimize)
- [ ] Clause store handler (external memory management)
- [ ] Location handler (page allocation)

ðŸ“‹ **Future**:
- [ ] Waveform debugging
- [ ] Synthesis scripts for Xilinx
- [ ] Performance validation against MiniSat

### SatSwarmv2: **~60% Complete**

âœ… **Completed**:
- [x] All modules instantiated (PSE, CAE, VDE, memory structures)
- [x] Watched-literal propagation in PSE
- [x] First-UIP skeleton in CAE
- [x] Variable/clause/trail memory modules
- [x] Testbench and simulation infrastructure

ðŸš§ **In Progress**:
- [ ] Debug PSE propagation (simulation times out)
- [ ] Complete CAE resolution loop
- [ ] Integrate VSIDS with VDE
- [ ] Fix clause loading in host FSM

---

## Architecture Comparison

| Feature | SatSwarmv2 | SatAccel |
|---------|---------|----------|
| **BCP Parallelism** | Single cursor | 8-way partitioned |
| **Watch Lists** | BRAM-based | DDR4 with 512-bit pages |
| **Clause States** | Flat table | Partitioned (8 banks) |
| **Learning** | First-UIP | First-UIP + minimize |
| **Decision** | VSIDS (stub) | VSIDS min-heap |
| **Memory Capacity** | 16K vars, 256K clauses | 32K lits, 128K clauses |
| **Target Clock** | 150 MHz | 150 MHz |
| **Dataflow** | FSM-sequential | HLS-style dataflow |

---

## Key Design Decisions

### SatAccel Strengths
1. **Proven HLS reference**: Direct translation from working C++ implementation
2. **High parallelism**: 8-way partition enables 8Ã— clause state accesses/cycle
3. **Efficient watch lists**: DDR4 burst reads amortize latency (~16 clauses/fetch)
4. **Advanced learning**: Parallel minimization reduces clause length

### SatSwarmv2 Strengths
1. **Simpler control flow**: Explicit FSMs easier to debug and verify
2. **On-chip storage**: BRAM-based watch lists avoid DDR4 latency
3. **Modularity**: Decoupled PSE/CAE/VDE clean separation of concerns

---

## Test Cases

Located in `tests/`:
- **289-sat-6x30.cnf**: SAT instance (720 vars, 27360 clauses, expected SAT)
- **marg3x3add8.shuffled-as.sat03-1449.cnf**: UNSAT instance

Full SATCOMP/SATLIB suite available in `reference/SatAccel/SAT_test_cases/`:
- `sat/`: Satisfiable instances
- `unsat/`: Unsatisfiable instances

---

## Development Workflow

### Adding New Test Cases
```bash
# Copy from reference
cp reference/SatAccel/SAT_test_cases/sat/example.cnf tests/

# Update testbench
vim src/SatAccel/tb_sataccel.sv
# Change line: cnf_file = $fopen("tests/example.cnf", "r");

# Run simulation
cd src/SatAccel && make sim
```

### Debugging with Waveforms
```bash
cd src/SatAccel
make wave  # Generates dump.vcd and opens gtkwave
```

**Key signals to trace**:
- `dut.state_q`: Solver FSM state
- `dut.decisionLevel_q`: Current decision level
- `dut.answerStackHeight_q`: Trail height
- `dut.conflictCount_q`: Total conflicts
- `dut.discover_conflict`: BCP conflict flag
- `dut.learn_backtrack_level`: Computed backtrack target

### Modifying SatAccel Modules
1. Read HLS reference: `reference/SatAccel/hls/src/<module>.cpp`
2. Edit SystemVerilog: `src/SatAccel/sataccel_<module>.sv`
3. Rebuild: `make clean && make build`
4. Test: `make sim`

---

## Performance Expectations

Based on SatAccel paper and MiniSat benchmarks:

| Instance | Vars | Clauses | Expected Cycles | Expected Time @150MHz |
|----------|------|---------|----------------|----------------------|
| 289-sat-6x30 | 720 | 27360 | ~50K | ~0.33 ms |
| marg3x3add8 | Unknown | Unknown | ~500K-1M | ~3-7 ms |
| Large SAT | 5K-10K | 100K-500K | 10M-100M | 67-667 ms |

**MiniSat comparison** (software on 3 GHz CPU):
- Small instances: 1-10 ms
- Large instances: 100 ms - 10 s
- **Target**: FPGA matches software performance on throughput-bound cases

---

## Known Issues

### SatAccel
1. **Incomplete dataflow**: Discover and learn modules have FSM skeletons but need full pipeline logic
2. **Missing handlers**: Clause store and location handlers not implemented
3. **Untested**: No simulation runs yet (build infrastructure ready)

### SatSwarmv2
1. **Simulation timeout**: PSE not progressing or clause load issue
2. **Incomplete CAE**: Resolution loop needs finishing
3. **No VSIDS**: VDE decision logic stubbed out

---

## Contributing

This is a research/educational project. Key areas for contribution:

1. **Complete SatAccel dataflow**: Implement full discover/learn pipelines
2. **SatSwarmv2 debugging**: Fix PSE timeout and clause loading
3. **Verification**: Add assertions, formal properties
4. **Synthesis**: Create Vivado TCL scripts for ZU9EG
5. **Optimization**: Reduce resource usage, increase clock frequency
6. **Documentation**: Add detailed comments, waveform guides

---

## References

### Papers
- **SatSwarmv2**: (see `SatSwarmv2.pdf` in repo root)
- **SatAccel**: UCLA-VAST OpenHW 2025 contest submission
- **MiniSat**: "An Extensible SAT-solver" (EÃ©n & SÃ¶rensson, 2003)
- **Glucose**: "Predicting Learnt Clauses Quality in Modern SAT Solvers" (Audemard & Simon, 2009)

### HLS Reference
- GitHub: https://github.com/UCLA-VAST/openhw-2025-SAT-FPGA
- Cloned in: `reference/SatAccel/`

### SystemVerilog Resources
- IEEE 1800-2017 Standard
- Verilator manual: https://verilator.org/guide/latest/

---

## License

- **SatSwarmv2 original RTL**: See project-specific license
- **SatAccel HLS reference**: See `reference/SatAccel/LICENSE`
- **SatAccel SystemVerilog translation**: MIT License

---

## Acknowledgments

- UCLA VAST Lab for SatAccel HLS implementation
- MiniSat/Glucose teams for SAT solver algorithms
- Verilator project for cycle-accurate simulation
- OpenHW contest organizers

---

## Contact

For questions or collaboration:
- Open GitHub issue
- Refer to `.github/copilot-instructions.md` for development guidelines

---

**Last Updated**: January 3, 2026
**Status**: Active development - SatAccel translation ~80% complete
