Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    938.5
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    882.8
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    700.2
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    685.8
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    533.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    523.4
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    406.8
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    403.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    312.1
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    321.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    306.4
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    324.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    322.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    332.2
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  14, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    330.9
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -l256 -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  14, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4
Thread id  15, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem4

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	    333.8
