[2021-09-09 10:03:07,689]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 10:03:07,690]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:08,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; ".

Peak memory: 14700544 bytes

[2021-09-09 10:03:08,123]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:08,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34476032 bytes

[2021-09-09 10:03:08,251]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 10:03:08,251]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:08,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :101
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():101
		max delay       :4
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7753728 bytes

[2021-09-09 10:03:08,288]mapper_test.py:220:[INFO]: area: 101 level: 4
[2021-09-09 12:02:46,387]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 12:02:46,387]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:46,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; ".

Peak memory: 14479360 bytes

[2021-09-09 12:02:46,859]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:46,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34873344 bytes

[2021-09-09 12:02:46,987]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 12:02:46,987]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:48,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :107
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():101
		max delay       :4
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15630336 bytes

[2021-09-09 12:02:48,898]mapper_test.py:220:[INFO]: area: 101 level: 4
[2021-09-09 13:32:48,509]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 13:32:48,510]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:48,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; ".

Peak memory: 14733312 bytes

[2021-09-09 13:32:48,939]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:49,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34705408 bytes

[2021-09-09 13:32:49,068]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 13:32:49,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:50,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :104
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():101
		max delay       :4
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :81
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15736832 bytes

[2021-09-09 13:32:50,946]mapper_test.py:220:[INFO]: area: 101 level: 4
[2021-09-09 15:07:43,537]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 15:07:43,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:43,537]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:43,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 15:07:43,685]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 15:07:43,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:45,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15618048 bytes

[2021-09-09 15:07:45,725]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 15:36:47,512]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 15:36:47,512]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:47,512]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:47,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34914304 bytes

[2021-09-09 15:36:47,680]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 15:36:47,680]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:49,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15732736 bytes

[2021-09-09 15:36:49,731]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 16:14:51,395]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 16:14:51,395]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:51,396]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:51,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34635776 bytes

[2021-09-09 16:14:51,535]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 16:14:51,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:53,581]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15527936 bytes

[2021-09-09 16:14:53,581]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 16:49:34,523]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 16:49:34,524]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:34,524]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:34,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34779136 bytes

[2021-09-09 16:49:34,695]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 16:49:34,695]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:36,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15626240 bytes

[2021-09-09 16:49:36,692]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-09 17:25:55,828]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-09 17:25:55,829]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:55,829]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:56,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34586624 bytes

[2021-09-09 17:25:56,005]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-09 17:25:56,006]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:58,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15650816 bytes

[2021-09-09 17:25:58,062]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-13 23:30:49,514]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-13 23:30:49,514]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:49,515]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:49,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34615296 bytes

[2021-09-13 23:30:49,648]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-13 23:30:49,649]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:51,475]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 13234176 bytes

[2021-09-13 23:30:51,475]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-13 23:42:30,662]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-13 23:42:30,663]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34504704 bytes

[2021-09-13 23:42:30,792]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-13 23:42:30,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7241728 bytes

[2021-09-13 23:42:30,828]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-14 09:00:40,049]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-14 09:00:40,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:40,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:40,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34258944 bytes

[2021-09-14 09:00:40,195]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-14 09:00:40,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:41,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 15630336 bytes

[2021-09-14 09:00:41,967]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-14 09:21:29,362]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-14 09:21:29,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34402304 bytes

[2021-09-14 09:21:29,495]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-14 09:21:29,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7766016 bytes

[2021-09-14 09:21:29,537]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-15 15:34:02,278]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-15 15:34:02,279]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:02,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:02,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34496512 bytes

[2021-09-15 15:34:02,398]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-15 15:34:02,398]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:04,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 14831616 bytes

[2021-09-15 15:34:04,062]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-15 15:54:50,337]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-15 15:54:50,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34701312 bytes

[2021-09-15 15:54:50,501]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-15 15:54:50,502]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7282688 bytes

[2021-09-15 15:54:50,536]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-18 14:04:31,623]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-18 14:04:31,624]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:31,624]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:31,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34304000 bytes

[2021-09-18 14:04:31,741]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-18 14:04:31,742]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:33,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12619776 bytes

[2021-09-18 14:04:33,442]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-18 16:29:06,100]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-18 16:29:06,100]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:06,100]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:06,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34340864 bytes

[2021-09-18 16:29:06,220]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-18 16:29:06,220]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:07,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12648448 bytes

[2021-09-18 16:29:07,868]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-22 08:59:16,944]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-22 08:59:16,945]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:16,945]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:17,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34418688 bytes

[2021-09-22 08:59:17,113]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-22 08:59:17,113]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:17,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	Report mapping result:
		klut_size()     :149
		klut.num_gates():119
		max delay       :4
		max area        :119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12054528 bytes

[2021-09-22 08:59:17,953]mapper_test.py:220:[INFO]: area: 119 level: 4
[2021-09-22 11:27:45,584]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-22 11:27:45,584]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:45,585]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:45,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34205696 bytes

[2021-09-22 11:27:45,753]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-22 11:27:45,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:47,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-09-22 11:27:47,466]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-23 16:46:49,971]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-23 16:46:49,972]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:49,972]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:50,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34287616 bytes

[2021-09-23 16:46:50,086]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-23 16:46:50,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:51,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-09-23 16:46:51,712]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-23 17:09:48,676]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-23 17:09:48,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:48,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:48,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34496512 bytes

[2021-09-23 17:09:48,804]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-23 17:09:48,804]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:50,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-09-23 17:09:50,578]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-23 18:11:24,212]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-23 18:11:24,213]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:24,213]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:24,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34336768 bytes

[2021-09-23 18:11:24,328]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-23 18:11:24,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:25,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12070912 bytes

[2021-09-23 18:11:25,981]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-27 16:38:32,201]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-27 16:38:32,202]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:32,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:32,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34443264 bytes

[2021-09-27 16:38:32,327]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-27 16:38:32,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:34,025]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12275712 bytes

[2021-09-27 16:38:34,026]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-27 17:45:16,198]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-27 17:45:16,198]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:16,198]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:16,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34390016 bytes

[2021-09-27 17:45:16,360]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-27 17:45:16,360]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:17,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
balancing!
	current map manager:
		current min nodes:224
		current min depth:7
rewriting!
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-09-27 17:45:17,993]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-28 02:11:29,921]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-28 02:11:29,921]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:29,921]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:30,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34230272 bytes

[2021-09-28 02:11:30,037]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-28 02:11:30,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:31,732]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-09-28 02:11:31,733]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-28 16:50:54,319]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-28 16:50:54,319]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:54,319]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:54,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34304000 bytes

[2021-09-28 16:50:54,496]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-28 16:50:54,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:56,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12267520 bytes

[2021-09-28 16:50:56,130]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-09-28 17:29:57,187]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-09-28 17:29:57,187]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:57,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:57,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34267136 bytes

[2021-09-28 17:29:57,347]mapper_test.py:156:[INFO]: area: 82 level: 4
[2021-09-28 17:29:57,347]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:59,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 12419072 bytes

[2021-09-28 17:29:59,008]mapper_test.py:220:[INFO]: area: 115 level: 4
[2021-10-09 10:42:44,906]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-09 10:42:44,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:44,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:45,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34119680 bytes

[2021-10-09 10:42:45,025]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-09 10:42:45,025]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:45,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7532544 bytes

[2021-10-09 10:42:45,155]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-09 11:25:17,566]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-09 11:25:17,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:17,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 11:25:17,688]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-09 11:25:17,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 7401472 bytes

[2021-10-09 11:25:17,767]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-09 16:33:14,397]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-09 16:33:14,587]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:14,587]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:14,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34349056 bytes

[2021-10-09 16:33:14,760]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-09 16:33:14,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:15,672]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11083776 bytes

[2021-10-09 16:33:15,672]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-09 16:50:19,609]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-09 16:50:19,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:19,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:19,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34717696 bytes

[2021-10-09 16:50:19,726]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-09 16:50:19,727]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:20,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-09 16:50:20,555]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-12 11:01:16,534]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-12 11:01:16,535]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:16,535]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:16,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34533376 bytes

[2021-10-12 11:01:16,700]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-12 11:01:16,700]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:18,505]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11767808 bytes

[2021-10-12 11:01:18,505]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-12 11:19:33,806]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-12 11:19:33,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:33,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:33,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34492416 bytes

[2021-10-12 11:19:33,934]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-12 11:19:33,934]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:34,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6967296 bytes

[2021-10-12 11:19:34,021]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-12 13:36:44,992]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-12 13:36:44,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:44,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:45,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34451456 bytes

[2021-10-12 13:36:45,164]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-12 13:36:45,165]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:46,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11841536 bytes

[2021-10-12 13:36:46,927]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-12 15:07:24,635]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-12 15:07:24,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:24,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:24,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34209792 bytes

[2021-10-12 15:07:24,755]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-12 15:07:24,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:26,469]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11722752 bytes

[2021-10-12 15:07:26,469]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-12 18:52:22,062]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-12 18:52:22,063]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:22,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:22,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34373632 bytes

[2021-10-12 18:52:22,189]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-12 18:52:22,190]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:23,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11399168 bytes

[2021-10-12 18:52:23,918]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-18 11:45:54,132]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-18 11:45:54,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:54,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:54,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34385920 bytes

[2021-10-18 11:45:54,260]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-18 11:45:54,260]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:56,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-18 11:45:56,006]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-18 12:04:22,276]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-18 12:04:22,276]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:22,276]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:22,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34234368 bytes

[2021-10-18 12:04:22,461]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-18 12:04:22,461]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:22,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6123520 bytes

[2021-10-18 12:04:22,502]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-19 14:12:18,874]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-19 14:12:18,875]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34226176 bytes

[2021-10-19 14:12:18,994]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-19 14:12:18,994]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6377472 bytes

[2021-10-19 14:12:19,021]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-22 13:34:38,313]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-22 13:34:38,313]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:38,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:38,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34271232 bytes

[2021-10-22 13:34:38,439]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-22 13:34:38,440]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:38,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 9281536 bytes

[2021-10-22 13:34:38,524]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-22 13:55:30,999]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-22 13:55:31,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:31,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:31,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34238464 bytes

[2021-10-22 13:55:31,120]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-22 13:55:31,121]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:31,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 9097216 bytes

[2021-10-22 13:55:31,201]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-22 14:02:39,798]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-22 14:02:39,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 14:02:39,921]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-22 14:02:39,921]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:02:39,962]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-22 14:06:00,625]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-22 14:06:00,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,625]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34140160 bytes

[2021-10-22 14:06:00,783]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-22 14:06:00,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6365184 bytes

[2021-10-22 14:06:00,817]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-23 13:35:20,855]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-23 13:35:20,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:20,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:20,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34332672 bytes

[2021-10-23 13:35:20,976]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-23 13:35:20,976]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:22,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :126
score:100
	Report mapping result:
		klut_size()     :156
		klut.num_gates():126
		max delay       :4
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :44
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11464704 bytes

[2021-10-23 13:35:22,721]mapper_test.py:224:[INFO]: area: 126 level: 4
[2021-10-24 17:47:00,955]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-24 17:47:00,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:00,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:01,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34410496 bytes

[2021-10-24 17:47:01,122]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-24 17:47:01,123]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:02,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :126
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11542528 bytes

[2021-10-24 17:47:02,871]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-24 18:07:26,336]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-24 18:07:26,336]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:26,337]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:26,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34353152 bytes

[2021-10-24 18:07:26,458]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-24 18:07:26,458]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:28,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
	current map manager:
		current min nodes:224
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :119
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11554816 bytes

[2021-10-24 18:07:28,157]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-26 10:25:53,572]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-26 10:25:53,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:53,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34246656 bytes

[2021-10-26 10:25:53,694]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-26 10:25:53,694]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	current map manager:
		current min nodes:224
		current min depth:8
	Report mapping result:
		klut_size()     :133
		klut.num_gates():103
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :51
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6189056 bytes

[2021-10-26 10:25:53,741]mapper_test.py:224:[INFO]: area: 103 level: 4
[2021-10-26 11:05:20,271]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-26 11:05:20,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:20,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:20,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34316288 bytes

[2021-10-26 11:05:20,393]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-26 11:05:20,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:22,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():103
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :51
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-26 11:05:22,158]mapper_test.py:224:[INFO]: area: 103 level: 4
[2021-10-26 11:26:00,138]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-26 11:26:00,139]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:00,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:00,263]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34521088 bytes

[2021-10-26 11:26:00,264]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-26 11:26:00,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:02,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :141
		klut.num_gates():111
		max delay       :4
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-26 11:26:02,007]mapper_test.py:224:[INFO]: area: 111 level: 4
[2021-10-26 12:24:05,997]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-26 12:24:05,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:05,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:06,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34164736 bytes

[2021-10-26 12:24:06,115]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-26 12:24:06,116]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:07,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 11264000 bytes

[2021-10-26 12:24:07,871]mapper_test.py:224:[INFO]: area: 115 level: 4
[2021-10-26 14:13:21,778]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-26 14:13:21,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 14:13:21,902]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-26 14:13:21,902]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():103
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :51
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-10-26 14:13:21,932]mapper_test.py:224:[INFO]: area: 103 level: 4
[2021-10-29 16:10:26,960]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-10-29 16:10:26,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34566144 bytes

[2021-10-29 16:10:27,080]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-10-29 16:10:27,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :166
		klut.num_gates():136
		max delay       :4
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :62
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-29 16:10:27,108]mapper_test.py:224:[INFO]: area: 136 level: 4
[2021-11-03 09:52:20,103]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-03 09:52:20,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 09:52:20,226]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-03 09:52:20,227]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,264]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :166
		klut.num_gates():136
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :62
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig_output.v
	Peak memory: 6373376 bytes

[2021-11-03 09:52:20,265]mapper_test.py:226:[INFO]: area: 136 level: 4
[2021-11-03 10:04:30,975]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-03 10:04:30,975]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,975]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:31,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34201600 bytes

[2021-11-03 10:04:31,146]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-03 10:04:31,147]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:31,194]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():133
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :62
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig_output.v
	Peak memory: 6713344 bytes

[2021-11-03 10:04:31,194]mapper_test.py:226:[INFO]: area: 133 level: 4
[2021-11-03 13:44:30,939]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-03 13:44:30,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:30,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34201600 bytes

[2021-11-03 13:44:31,104]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-03 13:44:31,104]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:31,143]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():133
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :62
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig_output.v
	Peak memory: 6742016 bytes

[2021-11-03 13:44:31,144]mapper_test.py:226:[INFO]: area: 133 level: 4
[2021-11-03 13:50:46,087]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-03 13:50:46,087]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,088]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34390016 bytes

[2021-11-03 13:50:46,213]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-03 13:50:46,214]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,253]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():133
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :62
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig_output.v
	Peak memory: 6574080 bytes

[2021-11-03 13:50:46,253]mapper_test.py:226:[INFO]: area: 133 level: 4
[2021-11-04 15:57:43,465]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-04 15:57:43,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:43,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34308096 bytes

[2021-11-04 15:57:43,591]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-04 15:57:43,591]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:43,636]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig_output.v
	Peak memory: 6479872 bytes

[2021-11-04 15:57:43,636]mapper_test.py:226:[INFO]: area: 102 level: 4
[2021-11-16 12:28:32,337]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-16 12:28:32,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34299904 bytes

[2021-11-16 12:28:32,466]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-16 12:28:32,466]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,494]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.003914 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-16 12:28:32,495]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-16 14:17:29,979]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-16 14:17:29,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:29,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:30,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34340864 bytes

[2021-11-16 14:17:30,102]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-16 14:17:30,102]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:30,146]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.005825 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 5935104 bytes

[2021-11-16 14:17:30,147]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-16 14:23:50,999]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-16 14:23:51,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:51,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34377728 bytes

[2021-11-16 14:23:51,172]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-16 14:23:51,172]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:51,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.005821 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6242304 bytes

[2021-11-16 14:23:51,217]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-17 16:36:29,231]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-17 16:36:29,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:29,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34144256 bytes

[2021-11-17 16:36:29,354]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-17 16:36:29,355]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,383]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.00379 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6221824 bytes

[2021-11-17 16:36:29,384]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-18 10:19:06,071]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-18 10:19:06,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,071]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34172928 bytes

[2021-11-18 10:19:06,195]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-18 10:19:06,195]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,244]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.012434 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6463488 bytes

[2021-11-18 10:19:06,245]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-23 16:11:56,643]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-23 16:11:56,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34357248 bytes

[2021-11-23 16:11:56,772]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-23 16:11:56,772]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,804]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.008342 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():98
		max delay       :4
		max area        :98
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :58
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6426624 bytes

[2021-11-23 16:11:56,805]mapper_test.py:228:[INFO]: area: 98 level: 4
[2021-11-23 16:42:55,360]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-23 16:42:55,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:55,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:55,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34299904 bytes

[2021-11-23 16:42:55,491]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-23 16:42:55,491]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:55,529]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.008374 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():98
		max delay       :4
		max area        :98
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :58
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6426624 bytes

[2021-11-23 16:42:55,530]mapper_test.py:228:[INFO]: area: 98 level: 4
[2021-11-24 11:39:08,341]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 11:39:08,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 11:39:08,464]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 11:39:08,464]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,489]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.000251 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-24 11:39:08,490]mapper_test.py:228:[INFO]: area: 115 level: 4
[2021-11-24 12:02:22,359]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 12:02:22,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 12:02:22,480]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 12:02:22,481]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,504]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.000303 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6242304 bytes

[2021-11-24 12:02:22,504]mapper_test.py:228:[INFO]: area: 115 level: 4
[2021-11-24 12:06:08,634]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 12:06:08,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34451456 bytes

[2021-11-24 12:06:08,756]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 12:06:08,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,784]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.003798 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-24 12:06:08,784]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-24 12:11:44,707]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 12:11:44,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 12:11:44,833]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 12:11:44,834]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,858]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00113 secs
	Report mapping result:
		klut_size()     :112
		klut.num_gates():82
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-24 12:11:44,859]mapper_test.py:228:[INFO]: area: 82 level: 5
[2021-11-24 12:58:07,511]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 12:58:07,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34287616 bytes

[2021-11-24 12:58:07,634]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 12:58:07,635]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,669]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.003806 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 6160384 bytes

[2021-11-24 12:58:07,670]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-24 13:12:22,234]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 13:12:22,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:22,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:22,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34508800 bytes

[2021-11-24 13:12:22,404]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 13:12:22,405]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:24,123]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.00374 secs
Mapping time: 0.004377 secs
	Report mapping result:
		klut_size()     :132
		klut.num_gates():102
		max delay       :4
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 11116544 bytes

[2021-11-24 13:12:24,123]mapper_test.py:228:[INFO]: area: 102 level: 4
[2021-11-24 13:35:14,716]mapper_test.py:79:[INFO]: run case "b10_comb"
[2021-11-24 13:35:14,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:14,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:14,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     195.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     115.0.  Edge =      349.  Cut =     1020.  T =     0.00 sec
P:  Del =    4.00.  Ar =      85.0.  Edge =      304.  Cut =      985.  T =     0.00 sec
P:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
E:  Del =    4.00.  Ar =      84.0.  Edge =      299.  Cut =      990.  T =     0.00 sec
F:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
E:  Del =    4.00.  Ar =      83.0.  Edge =      297.  Cut =      741.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      694.  T =     0.00 sec
A:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
E:  Del =    4.00.  Ar =      82.0.  Edge =      290.  Cut =      706.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 13:35:14,836]mapper_test.py:160:[INFO]: area: 82 level: 4
[2021-11-24 13:35:14,837]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:16,544]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
Mapping time: 0.000232 secs
Mapping time: 0.000247 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():115
		max delay       :4
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v
	Peak memory: 11071488 bytes

[2021-11-24 13:35:16,544]mapper_test.py:228:[INFO]: area: 115 level: 4
