LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY SUBTRATOR IS 
    PORT (
        A_SB8, B_SB8 : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
		  O_SB8: OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
        CO_SB8 : OUT STD_LOGIC
    );
END SUBTRATOR;

ARCHITECTURE diff OF SUBTRATOR IS

    COMPONENT SM10B IS
		PORT(
        A_S8, B_S8: IN STD_LOGIC_VECTOR (9 DOWNTO 0);
        CI_S8: IN STD_LOGIC;
        S_S8: OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
        CO_S8: OUT STD_LOGIC
    );
	END COMPONENT;
	
BEGIN

SUB: SM10B PORT MAP(A_SB8, NOT(B_SB8), '1', O_SB8, CO_SB8);   

END diff;