
PROJEKT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa7c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800ac50  0800ac50  0000bc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b138  0800b138  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b138  0800b138  0000c138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b140  0800b140  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b140  0800b140  0000c140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b144  0800b144  0000c144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b148  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005068  200001d4  0800b31c  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000523c  0800b31c  0000d23c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000102e6  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000249c  00000000  00000000  0001d4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  0001f988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf6  00000000  00000000  000208c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002315b  00000000  00000000  000214b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e52  00000000  00000000  00044611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d44b1  00000000  00000000  00055463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129914  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005208  00000000  00000000  00129958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0012eb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ac34 	.word	0x0800ac34

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800ac34 	.word	0x0800ac34

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <PWM_DMA_AddValue>:
    HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
    htim->hdma[TIM_DMA_ID_CC1]->Init.Mode = DMA_CIRCULAR;
    HAL_DMA_Init(htim->hdma[TIM_DMA_ID_CC1]);
}

HAL_StatusTypeDef PWM_DMA_AddValue(uint16_t angle) {
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
    if (angle > 180 || pwm_handler.total_values >= MAX_PWM_VALUES) {
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	2bb4      	cmp	r3, #180	@ 0xb4
 8000ee6:	d803      	bhi.n	8000ef0 <PWM_DMA_AddValue+0x18>
 8000ee8:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <PWM_DMA_AddValue+0x74>)
 8000eea:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000eec:	2b18      	cmp	r3, #24
 8000eee:	d901      	bls.n	8000ef4 <PWM_DMA_AddValue+0x1c>
        return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e025      	b.n	8000f40 <PWM_DMA_AddValue+0x68>
    }

    // zamiana kÄ…ta na ticki
    uint32_t pulse_ticks = SERVO_MIN_TICKS +
        ((uint32_t)angle * (SERVO_MAX_TICKS - SERVO_MIN_TICKS) / 180);
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	f640 42ce 	movw	r2, #3278	@ 0xcce
 8000efa:	fb02 f303 	mul.w	r3, r2, r3
 8000efe:	089b      	lsrs	r3, r3, #2
 8000f00:	4a13      	ldr	r2, [pc, #76]	@ (8000f50 <PWM_DMA_AddValue+0x78>)
 8000f02:	fba2 2303 	umull	r2, r3, r2, r3
 8000f06:	089b      	lsrs	r3, r3, #2
    uint32_t pulse_ticks = SERVO_MIN_TICKS +
 8000f08:	f603 43ce 	addw	r3, r3, #3278	@ 0xcce
 8000f0c:	60fb      	str	r3, [r7, #12]

    // sprawdzenie czy jest w min max rrange
    if (pulse_ticks < SERVO_MIN_TICKS || pulse_ticks > SERVO_MAX_TICKS) {
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	f640 42cd 	movw	r2, #3277	@ 0xccd
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d904      	bls.n	8000f22 <PWM_DMA_AddValue+0x4a>
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f641 129c 	movw	r2, #6556	@ 0x199c
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d901      	bls.n	8000f26 <PWM_DMA_AddValue+0x4e>
        return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e00c      	b.n	8000f40 <PWM_DMA_AddValue+0x68>
    }

    pwm_handler.pwm_values[pwm_handler.total_values++] = (uint16_t)pulse_ticks;
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <PWM_DMA_AddValue+0x74>)
 8000f28:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000f2a:	1c5a      	adds	r2, r3, #1
 8000f2c:	b291      	uxth	r1, r2
 8000f2e:	4a07      	ldr	r2, [pc, #28]	@ (8000f4c <PWM_DMA_AddValue+0x74>)
 8000f30:	8691      	strh	r1, [r2, #52]	@ 0x34
 8000f32:	461a      	mov	r2, r3
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	b299      	uxth	r1, r3
 8000f38:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <PWM_DMA_AddValue+0x74>)
 8000f3a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	20003928 	.word	0x20003928
 8000f50:	16c16c17 	.word	0x16c16c17

08000f54 <PWM_DMA_Start>:

void PWM_DMA_Start(void) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
    if (pwm_handler.total_values == 0 || pwm_handler.is_running) {
 8000f58:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f5a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d014      	beq.n	8000f8a <PWM_DMA_Start+0x36>
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f62:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d10f      	bne.n	8000f8a <PWM_DMA_Start+0x36>
        return;
    }

    // Resetuje index i ustawia flagÄ™ Å¼e chodzi DMA
    pwm_handler.current_index = 0;
 8000f6a:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pwm_handler.is_running = 1;
 8000f70:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

    // Start PWM z DMA
    HAL_TIM_PWM_Start_DMA(pwm_handler.htim, TIM_CHANNEL_1,
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f7a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8000f7c:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f7e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000f80:	4a03      	ldr	r2, [pc, #12]	@ (8000f90 <PWM_DMA_Start+0x3c>)
 8000f82:	2100      	movs	r1, #0
 8000f84:	f004 f9b8 	bl	80052f8 <HAL_TIM_PWM_Start_DMA>
 8000f88:	e000      	b.n	8000f8c <PWM_DMA_Start+0x38>
        return;
 8000f8a:	bf00      	nop
                          (uint32_t*)pwm_handler.pwm_values,
                          pwm_handler.total_values);
}
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20003928 	.word	0x20003928

08000f94 <PWM_DMA_Stop>:

void PWM_DMA_Stop(void) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
    if (!pwm_handler.is_running) {
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <PWM_DMA_Stop+0x28>)
 8000f9a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00a      	beq.n	8000fb8 <PWM_DMA_Stop+0x24>
        return;
    }

    HAL_TIM_PWM_Stop_DMA(pwm_handler.htim, TIM_CHANNEL_1);
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <PWM_DMA_Stop+0x28>)
 8000fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f004 fb6d 	bl	8005688 <HAL_TIM_PWM_Stop_DMA>
    pwm_handler.is_running = 0;
 8000fae:	4b03      	ldr	r3, [pc, #12]	@ (8000fbc <PWM_DMA_Stop+0x28>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
 8000fb6:	e000      	b.n	8000fba <PWM_DMA_Stop+0x26>
        return;
 8000fb8:	bf00      	nop
}
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20003928 	.word	0x20003928

08000fc0 <HAL_TIM_PWM_PulseFinishedCallback>:

// DMA callback
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
    if (htim != pwm_handler.htim || !pwm_handler.is_running) {
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8000fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d112      	bne.n	8000ff8 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8000fd4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00d      	beq.n	8000ff8 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
        return;
    }

    pwm_handler.current_index = (pwm_handler.current_index + 1) % pwm_handler.total_values;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8000fde:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	4a08      	ldr	r2, [pc, #32]	@ (8001004 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8000fe4:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8000fe6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fea:	fb01 f202 	mul.w	r2, r1, r2
 8000fee:	1a9b      	subs	r3, r3, r2
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8000ff4:	865a      	strh	r2, [r3, #50]	@ 0x32
 8000ff6:	e000      	b.n	8000ffa <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
        return;
 8000ff8:	bf00      	nop
}
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	20003928 	.word	0x20003928

08001008 <CircularBuffer_Put>:
    cb->tail = 0;
    cb->count = 0;
}

// Dodanie elementu do bufora
bool CircularBuffer_Put(CircularBuffer* cb, float data) {
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	ed87 0a02 	vstr	s0, [r7, #8]
    if (cb->count >= BUFFER_SIZE) {
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 800101a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800101e:	d327      	bcc.n	8001070 <CircularBuffer_Put+0x68>
        // full, zacznij od poczÄ…tku
        cb->buffer[cb->head] = data;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	@ 0x1f4
 8001026:	461a      	mov	r2, r3
 8001028:	edd7 7a02 	vldr	s15, [r7, #8]
 800102c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001030:	edc7 7a01 	vstr	s15, [r7, #4]
 8001034:	793b      	ldrb	r3, [r7, #4]
 8001036:	b2d9      	uxtb	r1, r3
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	5499      	strb	r1, [r3, r2]
        cb->head = (cb->head + 1) % BUFFER_SIZE;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	@ 0x1f4
 8001042:	3301      	adds	r3, #1
 8001044:	4a22      	ldr	r2, [pc, #136]	@ (80010d0 <CircularBuffer_Put+0xc8>)
 8001046:	fb82 1203 	smull	r1, r2, r2, r3
 800104a:	1151      	asrs	r1, r2, #5
 800104c:	17da      	asrs	r2, r3, #31
 800104e:	1a8a      	subs	r2, r1, r2
 8001050:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001054:	fb01 f202 	mul.w	r2, r1, r2
 8001058:	1a9a      	subs	r2, r3, r2
 800105a:	b292      	uxth	r2, r2
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f8a3 21f4 	strh.w	r2, [r3, #500]	@ 0x1f4
        cb->tail = cb->head; // zawijam tail zeby byÅ‚ za gÅ‚owÄ…
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	f8b3 21f4 	ldrh.w	r2, [r3, #500]	@ 0x1f4
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f8a3 21f6 	strh.w	r2, [r3, #502]	@ 0x1f6
 800106e:	e028      	b.n	80010c2 <CircularBuffer_Put+0xba>
    } else {
        cb->buffer[cb->head] = data;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	@ 0x1f4
 8001076:	461a      	mov	r2, r3
 8001078:	edd7 7a02 	vldr	s15, [r7, #8]
 800107c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001080:	edc7 7a01 	vstr	s15, [r7, #4]
 8001084:	793b      	ldrb	r3, [r7, #4]
 8001086:	b2d9      	uxtb	r1, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	5499      	strb	r1, [r3, r2]
        cb->head = (cb->head + 1) % BUFFER_SIZE;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	@ 0x1f4
 8001092:	3301      	adds	r3, #1
 8001094:	4a0e      	ldr	r2, [pc, #56]	@ (80010d0 <CircularBuffer_Put+0xc8>)
 8001096:	fb82 1203 	smull	r1, r2, r2, r3
 800109a:	1151      	asrs	r1, r2, #5
 800109c:	17da      	asrs	r2, r3, #31
 800109e:	1a8a      	subs	r2, r1, r2
 80010a0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80010a4:	fb01 f202 	mul.w	r2, r1, r2
 80010a8:	1a9a      	subs	r2, r3, r2
 80010aa:	b292      	uxth	r2, r2
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f8a3 21f4 	strh.w	r2, [r3, #500]	@ 0x1f4
        cb->count++;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 80010b8:	3301      	adds	r3, #1
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f8a3 21f8 	strh.w	r2, [r3, #504]	@ 0x1f8
    }
    return true;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	10624dd3 	.word	0x10624dd3

080010d4 <CircularBuffer_Get>:

// Odczytanie elementu z bufora
bool CircularBuffer_Get(CircularBuffer* cb, float* data) {
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    if (cb->count == 0) {
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <CircularBuffer_Get+0x18>
        // Bufor jest pusty
        return false;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e028      	b.n	800113e <CircularBuffer_Get+0x6a>
    }
    *data = cb->buffer[cb->tail];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f8b3 31f6 	ldrh.w	r3, [r3, #502]	@ 0x1f6
 80010f2:	461a      	mov	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	5c9b      	ldrb	r3, [r3, r2]
 80010f8:	ee07 3a90 	vmov	s15, r3
 80010fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	edc3 7a00 	vstr	s15, [r3]
    cb->tail = (cb->tail + 1) % BUFFER_SIZE;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f8b3 31f6 	ldrh.w	r3, [r3, #502]	@ 0x1f6
 800110c:	3301      	adds	r3, #1
 800110e:	4a0f      	ldr	r2, [pc, #60]	@ (800114c <CircularBuffer_Get+0x78>)
 8001110:	fb82 1203 	smull	r1, r2, r2, r3
 8001114:	1151      	asrs	r1, r2, #5
 8001116:	17da      	asrs	r2, r3, #31
 8001118:	1a8a      	subs	r2, r1, r2
 800111a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800111e:	fb01 f202 	mul.w	r2, r1, r2
 8001122:	1a9a      	subs	r2, r3, r2
 8001124:	b292      	uxth	r2, r2
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f8a3 21f6 	strh.w	r2, [r3, #502]	@ 0x1f6
    cb->count--;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 8001132:	3b01      	subs	r3, #1
 8001134:	b29a      	uxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f8a3 21f8 	strh.w	r2, [r3, #504]	@ 0x1f8
    return true;
 800113c:	2301      	movs	r3, #1
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	10624dd3 	.word	0x10624dd3

08001150 <CircularBuffer_IsEmpty>:

// Sprawdzenie, czy bufor jest pusty
uint8_t CircularBuffer_IsEmpty(CircularBuffer* cb) {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
    return (cb->count == 0) ? 1 : 0;  // 1 gdy pusty 0 gdy nie
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 800115e:	2b00      	cmp	r3, #0
 8001160:	bf0c      	ite	eq
 8001162:	2301      	moveq	r3, #1
 8001164:	2300      	movne	r3, #0
 8001166:	b2db      	uxtb	r3, r3
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <CircularBuffer_Size>:

// ZwrÃ³cenie liczby elementÃ³w w buforze
uint16_t CircularBuffer_Size(CircularBuffer* cb) {
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    return cb->count;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <CircularBuffer_Peek>:

bool CircularBuffer_Peek(const CircularBuffer* cb, uint16_t pos, float* value) {
 8001190:	b480      	push	{r7}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	460b      	mov	r3, r1
 800119a:	607a      	str	r2, [r7, #4]
 800119c:	817b      	strh	r3, [r7, #10]
    if (pos >= cb->count) return false;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f8b3 31f8 	ldrh.w	r3, [r3, #504]	@ 0x1f8
 80011a4:	897a      	ldrh	r2, [r7, #10]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d301      	bcc.n	80011ae <CircularBuffer_Peek+0x1e>
 80011aa:	2300      	movs	r3, #0
 80011ac:	e01d      	b.n	80011ea <CircularBuffer_Peek+0x5a>

    uint16_t actual_pos = (cb->tail + pos) % BUFFER_SIZE;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f8b3 31f6 	ldrh.w	r3, [r3, #502]	@ 0x1f6
 80011b4:	461a      	mov	r2, r3
 80011b6:	897b      	ldrh	r3, [r7, #10]
 80011b8:	4413      	add	r3, r2
 80011ba:	4a0f      	ldr	r2, [pc, #60]	@ (80011f8 <CircularBuffer_Peek+0x68>)
 80011bc:	fb82 1203 	smull	r1, r2, r2, r3
 80011c0:	1151      	asrs	r1, r2, #5
 80011c2:	17da      	asrs	r2, r3, #31
 80011c4:	1a8a      	subs	r2, r1, r2
 80011c6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80011ca:	fb01 f202 	mul.w	r2, r1, r2
 80011ce:	1a9a      	subs	r2, r3, r2
 80011d0:	4613      	mov	r3, r2
 80011d2:	82fb      	strh	r3, [r7, #22]
    *value = cb->buffer[actual_pos];
 80011d4:	8afb      	ldrh	r3, [r7, #22]
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	5cd3      	ldrb	r3, [r2, r3]
 80011da:	ee07 3a90 	vmov	s15, r3
 80011de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edc3 7a00 	vstr	s15, [r3]
    return true;
 80011e8:	2301      	movs	r3, #1
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	371c      	adds	r7, #28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	10624dd3 	.word	0x10624dd3

080011fc <escapeByte>:


void escapeByte(uint8_t byte, uint8_t *outBuf, uint16_t *outLen, uint16_t outMax)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	60b9      	str	r1, [r7, #8]
 8001204:	607a      	str	r2, [r7, #4]
 8001206:	461a      	mov	r2, r3
 8001208:	4603      	mov	r3, r0
 800120a:	73fb      	strb	r3, [r7, #15]
 800120c:	4613      	mov	r3, r2
 800120e:	81bb      	strh	r3, [r7, #12]
if (*outLen >= outMax) return; // zabezpieczenie
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	89ba      	ldrh	r2, [r7, #12]
 8001216:	429a      	cmp	r2, r3
 8001218:	d94b      	bls.n	80012b2 <escapeByte+0xb6>

if (byte == HDLC_FLAG) //sprawdzam czy bajt to 7E
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	2b7e      	cmp	r3, #126	@ 0x7e
 800121e:	d11c      	bne.n	800125a <escapeByte+0x5e>
{
    // 0x7E -> 0x7D 0x5E
    if (*outLen + 2 <= outMax) // jak tak to dodaj 2 bajty dla escapeÃ³w
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	89bb      	ldrh	r3, [r7, #12]
 8001228:	429a      	cmp	r2, r3
 800122a:	da43      	bge.n	80012b4 <escapeByte+0xb8>
    {
        outBuf[(*outLen)++] = HDLC_ESCAPE;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	b291      	uxth	r1, r2
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	8011      	strh	r1, [r2, #0]
 8001238:	461a      	mov	r2, r3
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	4413      	add	r3, r2
 800123e:	227d      	movs	r2, #125	@ 0x7d
 8001240:	701a      	strb	r2, [r3, #0]
        outBuf[(*outLen)++] = HDLC_ESCAPE_7E;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	b291      	uxth	r1, r2
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	8011      	strh	r1, [r2, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	4413      	add	r3, r2
 8001254:	225e      	movs	r2, #94	@ 0x5e
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	e02c      	b.n	80012b4 <escapeByte+0xb8>
    }
}
else if (byte == HDLC_ESCAPE) //7D jest uÅ¼ywany do oznaczani ze nastÄ™pny bajt w danych jest zakodowany
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	2b7d      	cmp	r3, #125	@ 0x7d
 800125e:	d11c      	bne.n	800129a <escapeByte+0x9e>
{
    // 0x7D -> 0x7D 0x5D
    if (*outLen + 2 <= outMax) //tez dodaje 2 bajty
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	89bb      	ldrh	r3, [r7, #12]
 8001268:	429a      	cmp	r2, r3
 800126a:	da23      	bge.n	80012b4 <escapeByte+0xb8>
    {
        outBuf[(*outLen)++] = HDLC_ESCAPE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	b291      	uxth	r1, r2
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	8011      	strh	r1, [r2, #0]
 8001278:	461a      	mov	r2, r3
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	4413      	add	r3, r2
 800127e:	227d      	movs	r2, #125	@ 0x7d
 8001280:	701a      	strb	r2, [r3, #0]
        outBuf[(*outLen)++] = HDLC_ESCAPE_7D;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	1c5a      	adds	r2, r3, #1
 8001288:	b291      	uxth	r1, r2
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	8011      	strh	r1, [r2, #0]
 800128e:	461a      	mov	r2, r3
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4413      	add	r3, r2
 8001294:	225d      	movs	r2, #93	@ 0x5d
 8001296:	701a      	strb	r2, [r3, #0]
 8001298:	e00c      	b.n	80012b4 <escapeByte+0xb8>
    }
}
else
{
    // normalny bajt
    outBuf[(*outLen)++] = byte;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	b291      	uxth	r1, r2
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	8011      	strh	r1, [r2, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	4413      	add	r3, r2
 80012ac:	7bfa      	ldrb	r2, [r7, #15]
 80012ae:	701a      	strb	r2, [r3, #0]
 80012b0:	e000      	b.n	80012b4 <escapeByte+0xb8>
if (*outLen >= outMax) return; // zabezpieczenie
 80012b2:	bf00      	nop
}
}
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <computeCRC8>:





uint8_t computeCRC8(const uint8_t *data, uint16_t length) {
 80012be:	b480      	push	{r7}
 80012c0:	b085      	sub	sp, #20
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	460b      	mov	r3, r1
 80012c8:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0x00; // zaczynaj od 0x00
 80012ca:	2300      	movs	r3, #0
 80012cc:	73fb      	strb	r3, [r7, #15]

    for (uint16_t i = 0; i < length; i++) {
 80012ce:	2300      	movs	r3, #0
 80012d0:	81bb      	strh	r3, [r7, #12]
 80012d2:	e021      	b.n	8001318 <computeCRC8+0x5a>
        crc ^= data[i]; // xor obecny bit
 80012d4:	89bb      	ldrh	r3, [r7, #12]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	4053      	eors	r3, r2
 80012e0:	73fb      	strb	r3, [r7, #15]

        for (uint8_t j = 0; j < 8; j++) {
 80012e2:	2300      	movs	r3, #0
 80012e4:	72fb      	strb	r3, [r7, #11]
 80012e6:	e011      	b.n	800130c <computeCRC8+0x4e>
            if (crc & 0x80) { // sprawdz najwaÅ¼niejszy bit, uÅ¼ywamy maski 0x80 (binarnie: 10000000)
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	da07      	bge.n	8001300 <computeCRC8+0x42>
                crc = (crc << 1) ^ 0x07; //PrzesuÅ„ w lewo i xor z polinomial(0x07)
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	f083 0307 	eor.w	r3, r3, #7
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	73fb      	strb	r3, [r7, #15]
 80012fe:	e002      	b.n	8001306 <computeCRC8+0x48>
            } else {
                crc <<= 1; // PrzesuÅ„ w lewo
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001306:	7afb      	ldrb	r3, [r7, #11]
 8001308:	3301      	adds	r3, #1
 800130a:	72fb      	strb	r3, [r7, #11]
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	2b07      	cmp	r3, #7
 8001310:	d9ea      	bls.n	80012e8 <computeCRC8+0x2a>
    for (uint16_t i = 0; i < length; i++) {
 8001312:	89bb      	ldrh	r3, [r7, #12]
 8001314:	3301      	adds	r3, #1
 8001316:	81bb      	strh	r3, [r7, #12]
 8001318:	89ba      	ldrh	r2, [r7, #12]
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	429a      	cmp	r2, r3
 800131e:	d3d9      	bcc.n	80012d4 <computeCRC8+0x16>
            }
        }
    }

    return crc;
 8001320:	7bfb      	ldrb	r3, [r7, #15]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <USART_kbhit>:



uint8_t USART_kbhit(){
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
		if(USART_RX_Empty==USART_RX_Busy){
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <USART_kbhit+0x20>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <USART_kbhit+0x24>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d101      	bne.n	8001344 <USART_kbhit+0x14>
			return 0;
 8001340:	2300      	movs	r3, #0
 8001342:	e000      	b.n	8001346 <USART_kbhit+0x16>
		}else{
			return 1;
 8001344:	2301      	movs	r3, #1
		}
	} //JeÅ›li sÄ… rÃ³wne, oznacza to, Å¼e bufor odbiorczy jest pusty i funkcja zwraca 0
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	20002b68 	.word	0x20002b68
 8001354:	20002b6c 	.word	0x20002b6c

08001358 <USART_getchar>:
	 //JeÅ›li sÄ… rÃ³Å¼ne, oznacza to, Å¼e w buforze sÄ… dane i funkcja zwraca 1

	int16_t USART_getchar(){
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
	int16_t tmp;

		if(USART_RX_Empty!=USART_RX_Busy){ //sprawdza czy sÄ… dane do odczytu
 800135e:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <USART_getchar+0x4c>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <USART_getchar+0x50>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	429a      	cmp	r2, r3
 8001368:	d014      	beq.n	8001394 <USART_getchar+0x3c>
			 tmp=USART_RxBuf[USART_RX_Busy]; // jeÅ¼eli tak to przechowaj bajt w zmiennej tmp
 800136a:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <USART_getchar+0x50>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a0f      	ldr	r2, [pc, #60]	@ (80013ac <USART_getchar+0x54>)
 8001370:	5cd3      	ldrb	r3, [r2, r3]
 8001372:	80fb      	strh	r3, [r7, #6]
			 USART_RX_Busy++; // przejdÅº dalej
 8001374:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <USART_getchar+0x50>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a0b      	ldr	r2, [pc, #44]	@ (80013a8 <USART_getchar+0x50>)
 800137c:	6013      	str	r3, [r2, #0]
			 if(USART_RX_Busy >= USART_RXBUF_LEN)USART_RX_Busy=0; //zresetuj, jeÅ¼eli osiÄ…gnie max rozmiar USART_RXBUF_LEN(bufor do odczytu) czyli nastÄ…pi zapÄ™tlenie
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <USART_getchar+0x50>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f5b3 6f7b 	cmp.w	r3, #4016	@ 0xfb0
 8001386:	db02      	blt.n	800138e <USART_getchar+0x36>
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <USART_getchar+0x50>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
			 return tmp;
 800138e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001392:	e001      	b.n	8001398 <USART_getchar+0x40>
		}else return -1; //zwraca -1 jeÅ¼eli bufor jest pusty
 8001394:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	20002b68 	.word	0x20002b68
 80013a8:	20002b6c 	.word	0x20002b6c
 80013ac:	20001bb0 	.word	0x20001bb0

080013b0 <HAL_UART_TxCpltCallback>:
	    //HAL_UART_Transmit_IT(&huart2, &tmp, 1); wywoÅ‚uje funkcjÄ™ HAL do rozpoczÄ™cia transmisji pierwszego bajtu w trybie przerwaÅ„.
	  	  //JeÅ›li warunek nie jest speÅ‚niony, USART_TX_Empty jest aktualizowany do nowego idx.
	  __enable_irq(); //wÅ‚Ä…cza przerwania po zakoÅ„czeniu krytycznej sekcji
	}//fsend

	void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	   if(huart==&huart2){
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a13      	ldr	r2, [pc, #76]	@ (8001408 <HAL_UART_TxCpltCallback+0x58>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d11f      	bne.n	8001400 <HAL_UART_TxCpltCallback+0x50>
		   if(USART_TX_Empty!=USART_TX_Busy){ // Sprawdza, czy sÄ… jeszcze dane w buforze do wysÅ‚ania. JeÅ›li wskaÅºnik USART_TX_Empty rÃ³Å¼ni siÄ™ od USART_TX_Busy, oznacza to, Å¼e bufor nadawczy nie jest pusty.
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <HAL_UART_TxCpltCallback+0x5c>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d019      	beq.n	8001400 <HAL_UART_TxCpltCallback+0x50>
			   uint8_t tmp=USART_TxBuf[USART_TX_Busy]; // Pobiera kolejny bajt danych do wysÅ‚ania z bufora USART_TxBuf w pozycji USART_TX_Busy
 80013cc:	4b10      	ldr	r3, [pc, #64]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a10      	ldr	r2, [pc, #64]	@ (8001414 <HAL_UART_TxCpltCallback+0x64>)
 80013d2:	5cd3      	ldrb	r3, [r2, r3]
 80013d4:	73fb      	strb	r3, [r7, #15]
			   USART_TX_Busy++; //Przeskok do kolejnego bajtu
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013de:	6013      	str	r3, [r2, #0]
			   if(USART_TX_Busy >= USART_TXBUF_LEN)USART_TX_Busy=0; // JeÅ¼eli dojdzie do koÅ„ca resetuj do pozycji poczÄ…tkowej (powrÃ³t do 0)
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f241 728b 	movw	r2, #6027	@ 0x178b
 80013e8:	4293      	cmp	r3, r2
 80013ea:	dd02      	ble.n	80013f2 <HAL_UART_TxCpltCallback+0x42>
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_UART_TxCpltCallback+0x60>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
			   HAL_UART_Transmit_IT(&huart2, &tmp, 1); //Rozpoczyna transmisjÄ™ kolejnego bajtu danych w trybie przerwaÅ„
 80013f2:	f107 030f 	add.w	r3, r7, #15
 80013f6:	2201      	movs	r2, #1
 80013f8:	4619      	mov	r1, r3
 80013fa:	4803      	ldr	r0, [pc, #12]	@ (8001408 <HAL_UART_TxCpltCallback+0x58>)
 80013fc:	f005 fde5 	bl	8006fca <HAL_UART_Transmit_IT>
		   }
	   }
	}
 8001400:	bf00      	nop
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200003dc 	.word	0x200003dc
 800140c:	20002b60 	.word	0x20002b60
 8001410:	20002b64 	.word	0x20002b64
 8001414:	20000424 	.word	0x20000424

08001418 <HAL_UART_RxCpltCallback>:
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
		 if(huart==&huart2){ //Sprawdza, czy przerwanie dotyczy danego interfejsu UART huart2
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_UART_RxCpltCallback+0x44>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d115      	bne.n	8001454 <HAL_UART_RxCpltCallback+0x3c>
			 USART_RX_Empty++; //Przesuwa wskaÅºnik wskazujÄ…c na nastÄ™pne miejsce w buforze odbiorczym
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_UART_RxCpltCallback+0x48>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	3301      	adds	r3, #1
 800142e:	4a0c      	ldr	r2, [pc, #48]	@ (8001460 <HAL_UART_RxCpltCallback+0x48>)
 8001430:	6013      	str	r3, [r2, #0]
			 if(USART_RX_Empty>=USART_RXBUF_LEN)USART_RX_Empty=0;// JeÅ¼eli dojdzie do koÅ„ca resetuj do pozycji poczÄ…tkowej (powrÃ³t do 0)
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <HAL_UART_RxCpltCallback+0x48>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f5b3 6f7b 	cmp.w	r3, #4016	@ 0xfb0
 800143a:	db02      	blt.n	8001442 <HAL_UART_RxCpltCallback+0x2a>
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <HAL_UART_RxCpltCallback+0x48>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
			 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[USART_RX_Empty],1); //Ustawia przerwanie odbioru kolejnego bajtu do bufora USART_RxBuf w pozycji USART_RX_Empty
 8001442:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <HAL_UART_RxCpltCallback+0x48>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <HAL_UART_RxCpltCallback+0x4c>)
 8001448:	4413      	add	r3, r2
 800144a:	2201      	movs	r2, #1
 800144c:	4619      	mov	r1, r3
 800144e:	4803      	ldr	r0, [pc, #12]	@ (800145c <HAL_UART_RxCpltCallback+0x44>)
 8001450:	f005 fdf1 	bl	8007036 <HAL_UART_Receive_IT>

		 }
	}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	200003dc 	.word	0x200003dc
 8001460:	20002b68 	.word	0x20002b68
 8001464:	20001bb0 	.word	0x20001bb0

08001468 <addToResponse>:
uint8_t tempbufanswer[MAX_DATA_LEN];
size_t bufIndex = 0;


// Funkcja do dodawania odpowiedzi do bufora
void addToResponse(uint8_t* data, uint8_t len) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]
    if (bufIndex + len <= MAX_DATA_LEN) {
 8001474:	78fa      	ldrb	r2, [r7, #3]
 8001476:	4b0d      	ldr	r3, [pc, #52]	@ (80014ac <addToResponse+0x44>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4413      	add	r3, r2
 800147c:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8001480:	4293      	cmp	r3, r2
 8001482:	d80e      	bhi.n	80014a2 <addToResponse+0x3a>
        memcpy(&tempbufanswer[bufIndex], data, len);
 8001484:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <addToResponse+0x44>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <addToResponse+0x48>)
 800148a:	4413      	add	r3, r2
 800148c:	78fa      	ldrb	r2, [r7, #3]
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	4618      	mov	r0, r3
 8001492:	f007 fb62 	bl	8008b5a <memcpy>
        bufIndex += len;
 8001496:	78fa      	ldrb	r2, [r7, #3]
 8001498:	4b04      	ldr	r3, [pc, #16]	@ (80014ac <addToResponse+0x44>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4413      	add	r3, r2
 800149e:	4a03      	ldr	r2, [pc, #12]	@ (80014ac <addToResponse+0x44>)
 80014a0:	6013      	str	r3, [r2, #0]
    }
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20004910 	.word	0x20004910
 80014b0:	20003b64 	.word	0x20003b64

080014b4 <SET1or2.0>:
void processCommand(uint8_t *cmdData, uint16_t length) {

    // ---------------- Handler dla SET1 i SET2 ----------------
    void SET1or2(uint8_t *cmdData, uint16_t length) {
 80014b4:	b5b0      	push	{r4, r5, r7, lr}
 80014b6:	b0a0      	sub	sp, #128	@ 0x80
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	460b      	mov	r3, r1
 80014be:	817b      	strh	r3, [r7, #10]
 80014c0:	f8c7 c004 	str.w	ip, [r7, #4]
        // Format musi mieÄ‡ dokÅ‚adnie 9 bajtÃ³w: "SET1[xxx]" lub "SET2[xxx]"
        if (length != 9 || cmdData[length - 1] != ']') {
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	2b09      	cmp	r3, #9
 80014c8:	d106      	bne.n	80014d8 <SET1or2.0+0x24>
 80014ca:	897b      	ldrh	r3, [r7, #10]
 80014cc:	3b01      	subs	r3, #1
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b5d      	cmp	r3, #93	@ 0x5d
 80014d6:	d00e      	beq.n	80014f6 <SET1or2.0+0x42>
            uint8_t resp[] = "ERROR";
 80014d8:	4a6b      	ldr	r2, [pc, #428]	@ (8001688 <SET1or2.0+0x1d4>)
 80014da:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014e2:	6018      	str	r0, [r3, #0]
 80014e4:	3304      	adds	r3, #4
 80014e6:	8019      	strh	r1, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 80014e8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014ec:	2105      	movs	r1, #5
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ffba 	bl	8001468 <addToResponse>
 80014f4:	e0c4      	b.n	8001680 <SET1or2.0+0x1cc>
            return;
        }
        uint16_t value = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
        for (uint16_t i = 5; i < 8; i++) {
 80014fc:	2305      	movs	r3, #5
 80014fe:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8001502:	e04e      	b.n	80015a2 <SET1or2.0+0xee>
            if (cmdData[i] < '0' || cmdData[i] > '9') {
 8001504:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4413      	add	r3, r2
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001510:	d906      	bls.n	8001520 <SET1or2.0+0x6c>
 8001512:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b39      	cmp	r3, #57	@ 0x39
 800151e:	d92a      	bls.n	8001576 <SET1or2.0+0xc2>
                if (cmdData[3] == '1') {
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	3303      	adds	r3, #3
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b31      	cmp	r3, #49	@ 0x31
 8001528:	d112      	bne.n	8001550 <SET1or2.0+0x9c>
                    uint8_t resp[] = "S1 INVALID FORMAT ";
 800152a:	4b58      	ldr	r3, [pc, #352]	@ (800168c <SET1or2.0+0x1d8>)
 800152c:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8001530:	461d      	mov	r5, r3
 8001532:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001534:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001536:	682b      	ldr	r3, [r5, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	8022      	strh	r2, [r4, #0]
 800153c:	3402      	adds	r4, #2
 800153e:	0c1b      	lsrs	r3, r3, #16
 8001540:	7023      	strb	r3, [r4, #0]
                    addToResponse(resp, sizeof(resp) - 1);
 8001542:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001546:	2112      	movs	r1, #18
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff8d 	bl	8001468 <addToResponse>
                } else {
                    uint8_t resp[] = "S2 INVALID FORMAT ";
                    addToResponse(resp, sizeof(resp) - 1);
                }
                return;
 800154e:	e097      	b.n	8001680 <SET1or2.0+0x1cc>
                    uint8_t resp[] = "S2 INVALID FORMAT ";
 8001550:	4b4f      	ldr	r3, [pc, #316]	@ (8001690 <SET1or2.0+0x1dc>)
 8001552:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8001556:	461d      	mov	r5, r3
 8001558:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800155a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800155c:	682b      	ldr	r3, [r5, #0]
 800155e:	461a      	mov	r2, r3
 8001560:	8022      	strh	r2, [r4, #0]
 8001562:	3402      	adds	r4, #2
 8001564:	0c1b      	lsrs	r3, r3, #16
 8001566:	7023      	strb	r3, [r4, #0]
                    addToResponse(resp, sizeof(resp) - 1);
 8001568:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800156c:	2112      	movs	r1, #18
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff ff7a 	bl	8001468 <addToResponse>
                return;
 8001574:	e084      	b.n	8001680 <SET1or2.0+0x1cc>
            }
            value = value * 10 + (cmdData[i] - '0');
 8001576:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800157a:	461a      	mov	r2, r3
 800157c:	0092      	lsls	r2, r2, #2
 800157e:	4413      	add	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	b29b      	uxth	r3, r3
 8001584:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8001588:	68f9      	ldr	r1, [r7, #12]
 800158a:	440a      	add	r2, r1
 800158c:	7812      	ldrb	r2, [r2, #0]
 800158e:	4413      	add	r3, r2
 8001590:	b29b      	uxth	r3, r3
 8001592:	3b30      	subs	r3, #48	@ 0x30
 8001594:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
        for (uint16_t i = 5; i < 8; i++) {
 8001598:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800159c:	3301      	adds	r3, #1
 800159e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 80015a2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80015a6:	2b07      	cmp	r3, #7
 80015a8:	d9ac      	bls.n	8001504 <SET1or2.0+0x50>
        }
        if (value > 180) {
 80015aa:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80015ae:	2bb4      	cmp	r3, #180	@ 0xb4
 80015b0:	d92a      	bls.n	8001608 <SET1or2.0+0x154>
            if (cmdData[3] == '1') {
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3303      	adds	r3, #3
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b31      	cmp	r3, #49	@ 0x31
 80015ba:	d112      	bne.n	80015e2 <SET1or2.0+0x12e>
                uint8_t resp[] = "S1 INVALID FORMAT ";
 80015bc:	4b33      	ldr	r3, [pc, #204]	@ (800168c <SET1or2.0+0x1d8>)
 80015be:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80015c2:	461d      	mov	r5, r3
 80015c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015c8:	682b      	ldr	r3, [r5, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	8022      	strh	r2, [r4, #0]
 80015ce:	3402      	adds	r4, #2
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	7023      	strb	r3, [r4, #0]
                addToResponse(resp, sizeof(resp) - 1);
 80015d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015d8:	2112      	movs	r1, #18
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ff44 	bl	8001468 <addToResponse>
            } else {
                uint8_t resp[] = "S2 INVALID FORMAT ";
                addToResponse(resp, sizeof(resp) - 1);
            }
            return;
 80015e0:	e04e      	b.n	8001680 <SET1or2.0+0x1cc>
                uint8_t resp[] = "S2 INVALID FORMAT ";
 80015e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001690 <SET1or2.0+0x1dc>)
 80015e4:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80015e8:	461d      	mov	r5, r3
 80015ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ee:	682b      	ldr	r3, [r5, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	8022      	strh	r2, [r4, #0]
 80015f4:	3402      	adds	r4, #2
 80015f6:	0c1b      	lsrs	r3, r3, #16
 80015f8:	7023      	strb	r3, [r4, #0]
                addToResponse(resp, sizeof(resp) - 1);
 80015fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015fe:	2112      	movs	r1, #18
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ff31 	bl	8001468 <addToResponse>
            return;
 8001606:	e03b      	b.n	8001680 <SET1or2.0+0x1cc>
        }
        // Oblicz impuls PWM
        uint16_t pulse_ticks = SERVO_MIN_TICKS + (value * (SERVO_MAX_TICKS - SERVO_MIN_TICKS) / 180);
 8001608:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800160c:	f640 42ce 	movw	r2, #3278	@ 0xcce
 8001610:	fb02 f303 	mul.w	r3, r2, r3
 8001614:	4a1f      	ldr	r2, [pc, #124]	@ (8001694 <SET1or2.0+0x1e0>)
 8001616:	fb82 1203 	smull	r1, r2, r2, r3
 800161a:	441a      	add	r2, r3
 800161c:	11d2      	asrs	r2, r2, #7
 800161e:	17db      	asrs	r3, r3, #31
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	b29b      	uxth	r3, r3
 8001624:	f603 43ce 	addw	r3, r3, #3278	@ 0xcce
 8001628:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
        if (cmdData[3] == '1') {
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3303      	adds	r3, #3
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b31      	cmp	r3, #49	@ 0x31
 8001634:	d112      	bne.n	800165c <SET1or2.0+0x1a8>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_ticks);
 8001636:	4b18      	ldr	r3, [pc, #96]	@ (8001698 <SET1or2.0+0x1e4>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800163e:	635a      	str	r2, [r3, #52]	@ 0x34
            uint8_t resp[] = "S1 SET ";
 8001640:	4a16      	ldr	r2, [pc, #88]	@ (800169c <SET1or2.0+0x1e8>)
 8001642:	f107 031c 	add.w	r3, r7, #28
 8001646:	e892 0003 	ldmia.w	r2, {r0, r1}
 800164a:	e883 0003 	stmia.w	r3, {r0, r1}
            addToResponse(resp, sizeof(resp) - 1);
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	2107      	movs	r1, #7
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff07 	bl	8001468 <addToResponse>
 800165a:	e011      	b.n	8001680 <SET1or2.0+0x1cc>
        } else {
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_ticks);
 800165c:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <SET1or2.0+0x1e4>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8001664:	639a      	str	r2, [r3, #56]	@ 0x38
            uint8_t resp[] = "S2 SET ";
 8001666:	4a0e      	ldr	r2, [pc, #56]	@ (80016a0 <SET1or2.0+0x1ec>)
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001670:	e883 0003 	stmia.w	r3, {r0, r1}
            addToResponse(resp, sizeof(resp) - 1);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2107      	movs	r1, #7
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fef4 	bl	8001468 <addToResponse>
        }
    }
 8001680:	3780      	adds	r7, #128	@ 0x80
 8001682:	46bd      	mov	sp, r7
 8001684:	bdb0      	pop	{r4, r5, r7, pc}
 8001686:	bf00      	nop
 8001688:	0800ac50 	.word	0x0800ac50
 800168c:	0800ac58 	.word	0x0800ac58
 8001690:	0800ac6c 	.word	0x0800ac6c
 8001694:	b60b60b7 	.word	0xb60b60b7
 8001698:	200001fc 	.word	0x200001fc
 800169c:	0800ac80 	.word	0x0800ac80
 80016a0:	0800ac88 	.word	0x0800ac88

080016a4 <processCommand>:
void processCommand(uint8_t *cmdData, uint16_t length) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	807b      	strh	r3, [r7, #2]
 80016b0:	f107 0320 	add.w	r3, r7, #32
 80016b4:	617b      	str	r3, [r7, #20]
            }
        }
    }

    // ---------------- GÅ‚Ã³wna logika wyboru komend ----------------
    if (length >= 5 && ((memcmp(cmdData, "SET1[", 5) == 0) || (memcmp(cmdData, "SET2[", 5) == 0))) {
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	2b04      	cmp	r3, #4
 80016ba:	d918      	bls.n	80016ee <processCommand+0x4a>
 80016bc:	2205      	movs	r2, #5
 80016be:	495d      	ldr	r1, [pc, #372]	@ (8001834 <processCommand+0x190>)
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f007 f9ba 	bl	8008a3a <memcmp>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d007      	beq.n	80016dc <processCommand+0x38>
 80016cc:	2205      	movs	r2, #5
 80016ce:	495a      	ldr	r1, [pc, #360]	@ (8001838 <processCommand+0x194>)
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f007 f9b2 	bl	8008a3a <memcmp>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d108      	bne.n	80016ee <processCommand+0x4a>
        SET1or2(cmdData, length);
 80016dc:	887b      	ldrh	r3, [r7, #2]
 80016de:	f107 0214 	add.w	r2, r7, #20
 80016e2:	4694      	mov	ip, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff fee4 	bl	80014b4 <SET1or2.0>
 80016ec:	e09d      	b.n	800182a <processCommand+0x186>
    } else if (length >= 7 && (memcmp(cmdData, "ADDDMA[", 7) == 0)) {
 80016ee:	887b      	ldrh	r3, [r7, #2]
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	d910      	bls.n	8001716 <processCommand+0x72>
 80016f4:	2207      	movs	r2, #7
 80016f6:	4951      	ldr	r1, [pc, #324]	@ (800183c <processCommand+0x198>)
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f007 f99e 	bl	8008a3a <memcmp>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d108      	bne.n	8001716 <processCommand+0x72>
        ADDDMA(cmdData, length);
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	f107 0214 	add.w	r2, r7, #20
 800170a:	4694      	mov	ip, r2
 800170c:	4619      	mov	r1, r3
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f8a4 	bl	800185c <ADDDMA.1>
 8001714:	e089      	b.n	800182a <processCommand+0x186>
    } else if (length >= 6 && (memcmp(cmdData, "SAUTO[", 6) == 0)) {
 8001716:	887b      	ldrh	r3, [r7, #2]
 8001718:	2b05      	cmp	r3, #5
 800171a:	d910      	bls.n	800173e <processCommand+0x9a>
 800171c:	2206      	movs	r2, #6
 800171e:	4948      	ldr	r1, [pc, #288]	@ (8001840 <processCommand+0x19c>)
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f007 f98a 	bl	8008a3a <memcmp>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d108      	bne.n	800173e <processCommand+0x9a>
        SAUTO(cmdData, length);
 800172c:	887b      	ldrh	r3, [r7, #2]
 800172e:	f107 0214 	add.w	r2, r7, #20
 8001732:	4694      	mov	ip, r2
 8001734:	4619      	mov	r1, r3
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 f940 	bl	80019bc <SAUTO.2>
 800173c:	e075      	b.n	800182a <processCommand+0x186>
    } else if (length >= 3 && (memcmp(cmdData, "UA?", 3) == 0)) {
 800173e:	887b      	ldrh	r3, [r7, #2]
 8001740:	2b02      	cmp	r3, #2
 8001742:	d910      	bls.n	8001766 <processCommand+0xc2>
 8001744:	2203      	movs	r2, #3
 8001746:	493f      	ldr	r1, [pc, #252]	@ (8001844 <processCommand+0x1a0>)
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f007 f976 	bl	8008a3a <memcmp>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d108      	bne.n	8001766 <processCommand+0xc2>
        UA(cmdData, length);
 8001754:	887b      	ldrh	r3, [r7, #2]
 8001756:	f107 0214 	add.w	r2, r7, #20
 800175a:	4694      	mov	ip, r2
 800175c:	4619      	mov	r1, r3
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f982 	bl	8001a68 <UA.3>
 8001764:	e061      	b.n	800182a <processCommand+0x186>
    } else if (length >= 3 && (memcmp(cmdData, "UA[", 3) == 0)) {
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	2b02      	cmp	r3, #2
 800176a:	d910      	bls.n	800178e <processCommand+0xea>
 800176c:	2203      	movs	r2, #3
 800176e:	4936      	ldr	r1, [pc, #216]	@ (8001848 <processCommand+0x1a4>)
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f007 f962 	bl	8008a3a <memcmp>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d108      	bne.n	800178e <processCommand+0xea>
        UAxxx(cmdData, length);
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	f107 0214 	add.w	r2, r7, #20
 8001782:	4694      	mov	ip, r2
 8001784:	4619      	mov	r1, r3
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f9d4 	bl	8001b34 <UAxxx.4>
 800178c:	e04d      	b.n	800182a <processCommand+0x186>
    } else if (length >= 6 && (memcmp(cmdData, "BUFALL", 6) == 0)) {
 800178e:	887b      	ldrh	r3, [r7, #2]
 8001790:	2b05      	cmp	r3, #5
 8001792:	d910      	bls.n	80017b6 <processCommand+0x112>
 8001794:	2206      	movs	r2, #6
 8001796:	492d      	ldr	r1, [pc, #180]	@ (800184c <processCommand+0x1a8>)
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f007 f94e 	bl	8008a3a <memcmp>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d108      	bne.n	80017b6 <processCommand+0x112>
        BUFALL(cmdData, length);
 80017a4:	887b      	ldrh	r3, [r7, #2]
 80017a6:	f107 0214 	add.w	r2, r7, #20
 80017aa:	4694      	mov	ip, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 fa9a 	bl	8001ce8 <BUFALL.5>
 80017b4:	e039      	b.n	800182a <processCommand+0x186>
    } else if (length >= 5 && (memcmp(cmdData, "BUFN[", 5) == 0)) {
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	2b04      	cmp	r3, #4
 80017ba:	d910      	bls.n	80017de <processCommand+0x13a>
 80017bc:	2205      	movs	r2, #5
 80017be:	4924      	ldr	r1, [pc, #144]	@ (8001850 <processCommand+0x1ac>)
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f007 f93a 	bl	8008a3a <memcmp>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d108      	bne.n	80017de <processCommand+0x13a>
        BUFN(cmdData, length);
 80017cc:	887b      	ldrh	r3, [r7, #2]
 80017ce:	f107 0214 	add.w	r2, r7, #20
 80017d2:	4694      	mov	ip, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 fae0 	bl	8001d9c <BUFN.6>
 80017dc:	e025      	b.n	800182a <processCommand+0x186>
    } else if (length >= 3 && (memcmp(cmdData, "BUF", 3) == 0)) {
 80017de:	887b      	ldrh	r3, [r7, #2]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d910      	bls.n	8001806 <processCommand+0x162>
 80017e4:	2203      	movs	r2, #3
 80017e6:	491b      	ldr	r1, [pc, #108]	@ (8001854 <processCommand+0x1b0>)
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f007 f926 	bl	8008a3a <memcmp>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d108      	bne.n	8001806 <processCommand+0x162>
        BUF(cmdData, length);
 80017f4:	887b      	ldrh	r3, [r7, #2]
 80017f6:	f107 0214 	add.w	r2, r7, #20
 80017fa:	4694      	mov	ip, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 fa10 	bl	8001c24 <BUF.7>
 8001804:	e011      	b.n	800182a <processCommand+0x186>
    } else {
        uint8_t resp[] = "ERROR ";
 8001806:	4a14      	ldr	r2, [pc, #80]	@ (8001858 <processCommand+0x1b4>)
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001810:	6018      	str	r0, [r3, #0]
 8001812:	3304      	adds	r3, #4
 8001814:	8019      	strh	r1, [r3, #0]
 8001816:	3302      	adds	r3, #2
 8001818:	0c0a      	lsrs	r2, r1, #16
 800181a:	701a      	strb	r2, [r3, #0]
        addToResponse(resp, sizeof(resp) - 1);
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	2106      	movs	r1, #6
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fe20 	bl	8001468 <addToResponse>
    }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	0800ac90 	.word	0x0800ac90
 8001838:	0800ac98 	.word	0x0800ac98
 800183c:	0800aca0 	.word	0x0800aca0
 8001840:	0800aca8 	.word	0x0800aca8
 8001844:	0800acb0 	.word	0x0800acb0
 8001848:	0800acb4 	.word	0x0800acb4
 800184c:	0800acb8 	.word	0x0800acb8
 8001850:	0800acc0 	.word	0x0800acc0
 8001854:	0800acc8 	.word	0x0800acc8
 8001858:	0800accc 	.word	0x0800accc

0800185c <ADDDMA.1>:
    void ADDDMA(uint8_t* cmdData, uint16_t length) {
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b09c      	sub	sp, #112	@ 0x70
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	460b      	mov	r3, r1
 8001866:	817b      	strh	r3, [r7, #10]
 8001868:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 11 || cmdData[length - 1] != ']') {
 800186c:	897b      	ldrh	r3, [r7, #10]
 800186e:	2b0b      	cmp	r3, #11
 8001870:	d106      	bne.n	8001880 <ADDDMA.1+0x24>
 8001872:	897b      	ldrh	r3, [r7, #10]
 8001874:	3b01      	subs	r3, #1
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	4413      	add	r3, r2
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b5d      	cmp	r3, #93	@ 0x5d
 800187e:	d012      	beq.n	80018a6 <ADDDMA.1+0x4a>
            uint8_t resp[] = "DMA INVALID FORMAT";
 8001880:	4b4c      	ldr	r3, [pc, #304]	@ (80019b4 <ADDDMA.1+0x158>)
 8001882:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001886:	461d      	mov	r5, r3
 8001888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800188a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800188c:	682b      	ldr	r3, [r5, #0]
 800188e:	461a      	mov	r2, r3
 8001890:	8022      	strh	r2, [r4, #0]
 8001892:	3402      	adds	r4, #2
 8001894:	0c1b      	lsrs	r3, r3, #16
 8001896:	7023      	strb	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001898:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800189c:	2112      	movs	r1, #18
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fde2 	bl	8001468 <addToResponse>
 80018a4:	e083      	b.n	80019ae <ADDDMA.1+0x152>
        uint16_t value = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
        for (uint16_t i = 7; i < 10; i++) {
 80018ac:	2307      	movs	r3, #7
 80018ae:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80018b2:	e036      	b.n	8001922 <ADDDMA.1+0xc6>
            if (cmdData[i] < '0' || cmdData[i] > '9') {
 80018b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	4413      	add	r3, r2
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b2f      	cmp	r3, #47	@ 0x2f
 80018c0:	d906      	bls.n	80018d0 <ADDDMA.1+0x74>
 80018c2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	4413      	add	r3, r2
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b39      	cmp	r3, #57	@ 0x39
 80018ce:	d912      	bls.n	80018f6 <ADDDMA.1+0x9a>
                uint8_t resp[] = "DMA INVALID FORMAT";
 80018d0:	4b38      	ldr	r3, [pc, #224]	@ (80019b4 <ADDDMA.1+0x158>)
 80018d2:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 80018d6:	461d      	mov	r5, r3
 80018d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018dc:	682b      	ldr	r3, [r5, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	8022      	strh	r2, [r4, #0]
 80018e2:	3402      	adds	r4, #2
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	7023      	strb	r3, [r4, #0]
                addToResponse(resp, sizeof(resp) - 1);
 80018e8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80018ec:	2112      	movs	r1, #18
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fdba 	bl	8001468 <addToResponse>
 80018f4:	e05b      	b.n	80019ae <ADDDMA.1+0x152>
            value = value * 10 + (cmdData[i] - '0');
 80018f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80018fa:	461a      	mov	r2, r3
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	4413      	add	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	b29b      	uxth	r3, r3
 8001904:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001908:	68f9      	ldr	r1, [r7, #12]
 800190a:	440a      	add	r2, r1
 800190c:	7812      	ldrb	r2, [r2, #0]
 800190e:	4413      	add	r3, r2
 8001910:	b29b      	uxth	r3, r3
 8001912:	3b30      	subs	r3, #48	@ 0x30
 8001914:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
        for (uint16_t i = 7; i < 10; i++) {
 8001918:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800191c:	3301      	adds	r3, #1
 800191e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8001922:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001926:	2b09      	cmp	r3, #9
 8001928:	d9c4      	bls.n	80018b4 <ADDDMA.1+0x58>
        if (value > 180) {
 800192a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800192e:	2bb4      	cmp	r3, #180	@ 0xb4
 8001930:	d912      	bls.n	8001958 <ADDDMA.1+0xfc>
            uint8_t resp[] = "DMA INVALID FORMAT";
 8001932:	4b20      	ldr	r3, [pc, #128]	@ (80019b4 <ADDDMA.1+0x158>)
 8001934:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001938:	461d      	mov	r5, r3
 800193a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800193c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800193e:	682b      	ldr	r3, [r5, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	8022      	strh	r2, [r4, #0]
 8001944:	3402      	adds	r4, #2
 8001946:	0c1b      	lsrs	r3, r3, #16
 8001948:	7023      	strb	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 800194a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800194e:	2112      	movs	r1, #18
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fd89 	bl	8001468 <addToResponse>
 8001956:	e02a      	b.n	80019ae <ADDDMA.1+0x152>
        HAL_StatusTypeDef status = PWM_DMA_AddValue(value);
 8001958:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fabb 	bl	8000ed8 <PWM_DMA_AddValue>
 8001962:	4603      	mov	r3, r0
 8001964:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        if (status == HAL_OK) {
 8001968:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10c      	bne.n	800198a <ADDDMA.1+0x12e>
            uint8_t resp[] = "DMA ADDED";
 8001970:	4a11      	ldr	r2, [pc, #68]	@ (80019b8 <ADDDMA.1+0x15c>)
 8001972:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001976:	ca07      	ldmia	r2, {r0, r1, r2}
 8001978:	c303      	stmia	r3!, {r0, r1}
 800197a:	801a      	strh	r2, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 800197c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001980:	2109      	movs	r1, #9
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fd70 	bl	8001468 <addToResponse>
 8001988:	e011      	b.n	80019ae <ADDDMA.1+0x152>
            uint8_t resp[] = "DMA INVALID FORMAT";
 800198a:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <ADDDMA.1+0x158>)
 800198c:	f107 0410 	add.w	r4, r7, #16
 8001990:	461d      	mov	r5, r3
 8001992:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001994:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001996:	682b      	ldr	r3, [r5, #0]
 8001998:	461a      	mov	r2, r3
 800199a:	8022      	strh	r2, [r4, #0]
 800199c:	3402      	adds	r4, #2
 800199e:	0c1b      	lsrs	r3, r3, #16
 80019a0:	7023      	strb	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 80019a2:	f107 0310 	add.w	r3, r7, #16
 80019a6:	2112      	movs	r1, #18
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fd5d 	bl	8001468 <addToResponse>
    }
 80019ae:	3770      	adds	r7, #112	@ 0x70
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bdb0      	pop	{r4, r5, r7, pc}
 80019b4:	0800acd4 	.word	0x0800acd4
 80019b8:	0800ace8 	.word	0x0800ace8

080019bc <SAUTO.2>:
    void SAUTO(uint8_t *cmdData, uint16_t length) {
 80019bc:	b5b0      	push	{r4, r5, r7, lr}
 80019be:	b090      	sub	sp, #64	@ 0x40
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	460b      	mov	r3, r1
 80019c6:	817b      	strh	r3, [r7, #10]
 80019c8:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 8 || cmdData[length - 1] != ']') {
 80019cc:	897b      	ldrh	r3, [r7, #10]
 80019ce:	2b08      	cmp	r3, #8
 80019d0:	d106      	bne.n	80019e0 <SAUTO.2+0x24>
 80019d2:	897b      	ldrh	r3, [r7, #10]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4413      	add	r3, r2
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b5d      	cmp	r3, #93	@ 0x5d
 80019de:	d011      	beq.n	8001a04 <SAUTO.2+0x48>
            uint8_t resp[] = "SAUTO INVALID FORMAT";
 80019e0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a5c <SAUTO.2+0xa0>)
 80019e2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80019e6:	461d      	mov	r5, r3
 80019e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ec:	e895 0003 	ldmia.w	r5, {r0, r1}
 80019f0:	6020      	str	r0, [r4, #0]
 80019f2:	3404      	adds	r4, #4
 80019f4:	7021      	strb	r1, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 80019f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019fa:	2114      	movs	r1, #20
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff fd33 	bl	8001468 <addToResponse>
 8001a02:	e028      	b.n	8001a56 <SAUTO.2+0x9a>
        uint8_t param = cmdData[6];
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	799b      	ldrb	r3, [r3, #6]
 8001a08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (param == '1') {
 8001a0c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a10:	2b31      	cmp	r3, #49	@ 0x31
 8001a12:	d10e      	bne.n	8001a32 <SAUTO.2+0x76>
            PWM_DMA_Start();
 8001a14:	f7ff fa9e 	bl	8000f54 <PWM_DMA_Start>
            uint8_t resp[] = "SAUTO ON";
 8001a18:	4a11      	ldr	r2, [pc, #68]	@ (8001a60 <SAUTO.2+0xa4>)
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a20:	c303      	stmia	r3!, {r0, r1}
 8001a22:	701a      	strb	r2, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001a24:	f107 031c 	add.w	r3, r7, #28
 8001a28:	2108      	movs	r1, #8
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fd1c 	bl	8001468 <addToResponse>
 8001a30:	e011      	b.n	8001a56 <SAUTO.2+0x9a>
        } else if (param == '0') {
 8001a32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a36:	2b30      	cmp	r3, #48	@ 0x30
 8001a38:	d10d      	bne.n	8001a56 <SAUTO.2+0x9a>
            PWM_DMA_Stop();
 8001a3a:	f7ff faab 	bl	8000f94 <PWM_DMA_Stop>
            uint8_t resp[] = "SAUTO OFF";
 8001a3e:	4a09      	ldr	r2, [pc, #36]	@ (8001a64 <SAUTO.2+0xa8>)
 8001a40:	f107 0310 	add.w	r3, r7, #16
 8001a44:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a46:	c303      	stmia	r3!, {r0, r1}
 8001a48:	801a      	strh	r2, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001a4a:	f107 0310 	add.w	r3, r7, #16
 8001a4e:	2109      	movs	r1, #9
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fd09 	bl	8001468 <addToResponse>
    }
 8001a56:	3740      	adds	r7, #64	@ 0x40
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a5c:	0800acf4 	.word	0x0800acf4
 8001a60:	0800ad0c 	.word	0x0800ad0c
 8001a64:	0800ad18 	.word	0x0800ad18

08001a68 <UA.3>:
    void UA(uint8_t* cmdData, uint16_t length) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	460b      	mov	r3, r1
 8001a72:	817b      	strh	r3, [r7, #10]
 8001a74:	f8c7 c004 	str.w	ip, [r7, #4]
        uint16_t ms = htim6.Init.Period + 1;
 8001a78:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <UA.3+0xbc>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	3301      	adds	r3, #1
 8001a80:	83fb      	strh	r3, [r7, #30]
        resp[0] = 'U';
 8001a82:	2355      	movs	r3, #85	@ 0x55
 8001a84:	753b      	strb	r3, [r7, #20]
        resp[1] = 'A';
 8001a86:	2341      	movs	r3, #65	@ 0x41
 8001a88:	757b      	strb	r3, [r7, #21]
        resp[2] = ' ';
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	75bb      	strb	r3, [r7, #22]
        resp[3] = '0' + (ms / 1000);         // tys
 8001a8e:	8bfb      	ldrh	r3, [r7, #30]
 8001a90:	4a25      	ldr	r2, [pc, #148]	@ (8001b28 <UA.3+0xc0>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	099b      	lsrs	r3, r3, #6
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	3330      	adds	r3, #48	@ 0x30
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	75fb      	strb	r3, [r7, #23]
        resp[4] = '0' + ((ms % 1000) / 100); // setki
 8001aa2:	8bfb      	ldrh	r3, [r7, #30]
 8001aa4:	4a20      	ldr	r2, [pc, #128]	@ (8001b28 <UA.3+0xc0>)
 8001aa6:	fba2 1203 	umull	r1, r2, r2, r3
 8001aaa:	0992      	lsrs	r2, r2, #6
 8001aac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ab0:	fb01 f202 	mul.w	r2, r1, r2
 8001ab4:	1a9b      	subs	r3, r3, r2
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	4a1c      	ldr	r2, [pc, #112]	@ (8001b2c <UA.3+0xc4>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	3330      	adds	r3, #48	@ 0x30
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	763b      	strb	r3, [r7, #24]
        resp[5] = '0' + ((ms % 100) / 10);   // dzies
 8001aca:	8bfb      	ldrh	r3, [r7, #30]
 8001acc:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <UA.3+0xc4>)
 8001ace:	fba2 1203 	umull	r1, r2, r2, r3
 8001ad2:	0952      	lsrs	r2, r2, #5
 8001ad4:	2164      	movs	r1, #100	@ 0x64
 8001ad6:	fb01 f202 	mul.w	r2, r1, r2
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	4a14      	ldr	r2, [pc, #80]	@ (8001b30 <UA.3+0xc8>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	08db      	lsrs	r3, r3, #3
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	3330      	adds	r3, #48	@ 0x30
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	767b      	strb	r3, [r7, #25]
        resp[6] = '0' + (ms % 10);           // jed
 8001af0:	8bfa      	ldrh	r2, [r7, #30]
 8001af2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b30 <UA.3+0xc8>)
 8001af4:	fba3 1302 	umull	r1, r3, r3, r2
 8001af8:	08d9      	lsrs	r1, r3, #3
 8001afa:	460b      	mov	r3, r1
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	3330      	adds	r3, #48	@ 0x30
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	76bb      	strb	r3, [r7, #26]
        addToResponse(resp, 7);
 8001b0e:	f107 0314 	add.w	r3, r7, #20
 8001b12:	2107      	movs	r1, #7
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fca7 	bl	8001468 <addToResponse>
    }
 8001b1a:	bf00      	nop
 8001b1c:	3720      	adds	r7, #32
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000028c 	.word	0x2000028c
 8001b28:	10624dd3 	.word	0x10624dd3
 8001b2c:	51eb851f 	.word	0x51eb851f
 8001b30:	cccccccd 	.word	0xcccccccd

08001b34 <UAxxx.4>:
    void UAxxx(uint8_t *cmdData, uint16_t length) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	@ 0x30
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	817b      	strh	r3, [r7, #10]
 8001b40:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 8 || cmdData[length - 1] != ']') {
 8001b44:	897b      	ldrh	r3, [r7, #10]
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d106      	bne.n	8001b58 <UAxxx.4+0x24>
 8001b4a:	897b      	ldrh	r3, [r7, #10]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	4413      	add	r3, r2
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b5d      	cmp	r3, #93	@ 0x5d
 8001b56:	d00e      	beq.n	8001b76 <UAxxx.4+0x42>
            uint8_t resp[] = "ERROR";
 8001b58:	4a30      	ldr	r2, [pc, #192]	@ (8001c1c <UAxxx.4+0xe8>)
 8001b5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b62:	6018      	str	r0, [r3, #0]
 8001b64:	3304      	adds	r3, #4
 8001b66:	8019      	strh	r1, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001b68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b6c:	2105      	movs	r1, #5
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff fc7a 	bl	8001468 <addToResponse>
 8001b74:	e04f      	b.n	8001c16 <UAxxx.4+0xe2>
        uint16_t value = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        for (uint16_t i = 3; i < 7; i++) {
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001b7e:	e02b      	b.n	8001bd8 <UAxxx.4+0xa4>
            if (cmdData[i] < '0' || cmdData[i] > '9') {
 8001b80:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4413      	add	r3, r2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b2f      	cmp	r3, #47	@ 0x2f
 8001b8a:	d905      	bls.n	8001b98 <UAxxx.4+0x64>
 8001b8c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	4413      	add	r3, r2
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b39      	cmp	r3, #57	@ 0x39
 8001b96:	d90e      	bls.n	8001bb6 <UAxxx.4+0x82>
                uint8_t resp[] = "ERROR";
 8001b98:	4a20      	ldr	r2, [pc, #128]	@ (8001c1c <UAxxx.4+0xe8>)
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ba2:	6018      	str	r0, [r3, #0]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	8019      	strh	r1, [r3, #0]
                addToResponse(resp, sizeof(resp) - 1);
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	2105      	movs	r1, #5
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fc5a 	bl	8001468 <addToResponse>
 8001bb4:	e02f      	b.n	8001c16 <UAxxx.4+0xe2>
            value = value * 10 + (cmdData[i] - '0');
 8001bb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001bb8:	461a      	mov	r2, r3
 8001bba:	0092      	lsls	r2, r2, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001bc4:	68f9      	ldr	r1, [r7, #12]
 8001bc6:	440a      	add	r2, r1
 8001bc8:	7812      	ldrb	r2, [r2, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	3b30      	subs	r3, #48	@ 0x30
 8001bd0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        for (uint16_t i = 3; i < 7; i++) {
 8001bd2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001bd8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d9d0      	bls.n	8001b80 <UAxxx.4+0x4c>
        if (value >= 10 && value <= 1000) {
 8001bde:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001be0:	2b09      	cmp	r3, #9
 8001be2:	d918      	bls.n	8001c16 <UAxxx.4+0xe2>
 8001be4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001be6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bea:	d814      	bhi.n	8001c16 <UAxxx.4+0xe2>
            SetUltrasonicInterval(value);
 8001bec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fda8 	bl	8002744 <SetUltrasonicInterval>
            uint8_t resp[] = "UA SET";
 8001bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001c20 <UAxxx.4+0xec>)
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bfe:	6018      	str	r0, [r3, #0]
 8001c00:	3304      	adds	r3, #4
 8001c02:	8019      	strh	r1, [r3, #0]
 8001c04:	3302      	adds	r3, #2
 8001c06:	0c0a      	lsrs	r2, r1, #16
 8001c08:	701a      	strb	r2, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001c0a:	f107 0314 	add.w	r3, r7, #20
 8001c0e:	2106      	movs	r1, #6
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fc29 	bl	8001468 <addToResponse>
    }
 8001c16:	3730      	adds	r7, #48	@ 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	0800ac50 	.word	0x0800ac50
 8001c20:	0800ad24 	.word	0x0800ad24

08001c24 <BUF.7>:
    void BUF(uint8_t *cmdData, uint16_t length) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b092      	sub	sp, #72	@ 0x48
 8001c28:	af02      	add	r7, sp, #8
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	817b      	strh	r3, [r7, #10]
 8001c30:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 3) {
 8001c34:	897b      	ldrh	r3, [r7, #10]
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d00e      	beq.n	8001c58 <BUF.7+0x34>
            uint8_t resp[] = "ERROR";
 8001c3a:	4a27      	ldr	r2, [pc, #156]	@ (8001cd8 <BUF.7+0xb4>)
 8001c3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c44:	6018      	str	r0, [r3, #0]
 8001c46:	3304      	adds	r3, #4
 8001c48:	8019      	strh	r1, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001c4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c4e:	2105      	movs	r1, #5
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fc09 	bl	8001468 <addToResponse>
 8001c56:	e03c      	b.n	8001cd2 <BUF.7+0xae>
        if (CircularBuffer_IsEmpty(&cb)) {
 8001c58:	4820      	ldr	r0, [pc, #128]	@ (8001cdc <BUF.7+0xb8>)
 8001c5a:	f7ff fa79 	bl	8001150 <CircularBuffer_IsEmpty>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d00d      	beq.n	8001c80 <BUF.7+0x5c>
            uint8_t resp[] = "NO DATA";
 8001c64:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce0 <BUF.7+0xbc>)
 8001c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c6e:	e883 0003 	stmia.w	r3, {r0, r1}
            addToResponse(resp, sizeof(resp) - 1);
 8001c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c76:	2107      	movs	r1, #7
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fbf5 	bl	8001468 <addToResponse>
 8001c7e:	e028      	b.n	8001cd2 <BUF.7+0xae>
        for (int i = 0; i < 20; i++) {
 8001c80:	2300      	movs	r3, #0
 8001c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c84:	e022      	b.n	8001ccc <BUF.7+0xa8>
            if (CircularBuffer_Get(&cb, &value)) {
 8001c86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4813      	ldr	r0, [pc, #76]	@ (8001cdc <BUF.7+0xb8>)
 8001c8e:	f7ff fa21 	bl	80010d4 <CircularBuffer_Get>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d016      	beq.n	8001cc6 <BUF.7+0xa2>
                int len = snprintf(temp, sizeof(temp), "%.2f ", value);
 8001c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fc74 	bl	8000588 <__aeabi_f2d>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	f107 0014 	add.w	r0, r7, #20
 8001ca8:	e9cd 2300 	strd	r2, r3, [sp]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce4 <BUF.7+0xc0>)
 8001cae:	2110      	movs	r1, #16
 8001cb0:	f006 fe4c 	bl	800894c <sniprintf>
 8001cb4:	63b8      	str	r0, [r7, #56]	@ 0x38
                addToResponse((uint8_t*)temp, (uint8_t)len);
 8001cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff fbd1 	bl	8001468 <addToResponse>
        for (int i = 0; i < 20; i++) {
 8001cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cc8:	3301      	adds	r3, #1
 8001cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cce:	2b13      	cmp	r3, #19
 8001cd0:	ddd9      	ble.n	8001c86 <BUF.7+0x62>
    }
 8001cd2:	3740      	adds	r7, #64	@ 0x40
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	0800ac50 	.word	0x0800ac50
 8001cdc:	20003968 	.word	0x20003968
 8001ce0:	0800ad34 	.word	0x0800ad34
 8001ce4:	0800ad2c 	.word	0x0800ad2c

08001ce8 <BUFALL.5>:
    void BUFALL(uint8_t *cmdData, uint16_t length) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b090      	sub	sp, #64	@ 0x40
 8001cec:	af02      	add	r7, sp, #8
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	817b      	strh	r3, [r7, #10]
 8001cf4:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 6) {
 8001cf8:	897b      	ldrh	r3, [r7, #10]
 8001cfa:	2b06      	cmp	r3, #6
 8001cfc:	d00e      	beq.n	8001d1c <BUFALL.5+0x34>
            uint8_t resp[] = "ERROR";
 8001cfe:	4a23      	ldr	r2, [pc, #140]	@ (8001d8c <BUFALL.5+0xa4>)
 8001d00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d08:	6018      	str	r0, [r3, #0]
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	8019      	strh	r1, [r3, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001d0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d12:	2105      	movs	r1, #5
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff fba7 	bl	8001468 <addToResponse>
 8001d1a:	e033      	b.n	8001d84 <BUFALL.5+0x9c>
        if (CircularBuffer_IsEmpty(&cb)) {
 8001d1c:	481c      	ldr	r0, [pc, #112]	@ (8001d90 <BUFALL.5+0xa8>)
 8001d1e:	f7ff fa17 	bl	8001150 <CircularBuffer_IsEmpty>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d024      	beq.n	8001d72 <BUFALL.5+0x8a>
            uint8_t resp[] = "NO DATA";
 8001d28:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <BUFALL.5+0xac>)
 8001d2a:	f107 0320 	add.w	r3, r7, #32
 8001d2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d32:	e883 0003 	stmia.w	r3, {r0, r1}
            addToResponse(resp, sizeof(resp) - 1);
 8001d36:	f107 0320 	add.w	r3, r7, #32
 8001d3a:	2107      	movs	r1, #7
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fb93 	bl	8001468 <addToResponse>
 8001d42:	e01f      	b.n	8001d84 <BUFALL.5+0x9c>
            int len = snprintf(temp, sizeof(temp), "%.2f ", value);
 8001d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fc1e 	bl	8000588 <__aeabi_f2d>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	f107 0010 	add.w	r0, r7, #16
 8001d54:	e9cd 2300 	strd	r2, r3, [sp]
 8001d58:	4a0f      	ldr	r2, [pc, #60]	@ (8001d98 <BUFALL.5+0xb0>)
 8001d5a:	2110      	movs	r1, #16
 8001d5c:	f006 fdf6 	bl	800894c <sniprintf>
 8001d60:	6378      	str	r0, [r7, #52]	@ 0x34
            addToResponse((uint8_t*)temp, (uint8_t)len);
 8001d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	f107 0310 	add.w	r3, r7, #16
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff fb7b 	bl	8001468 <addToResponse>
        while (CircularBuffer_Get(&cb, &value)) {
 8001d72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d76:	4619      	mov	r1, r3
 8001d78:	4805      	ldr	r0, [pc, #20]	@ (8001d90 <BUFALL.5+0xa8>)
 8001d7a:	f7ff f9ab 	bl	80010d4 <CircularBuffer_Get>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1df      	bne.n	8001d44 <BUFALL.5+0x5c>
    }
 8001d84:	3738      	adds	r7, #56	@ 0x38
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	0800ac50 	.word	0x0800ac50
 8001d90:	20003968 	.word	0x20003968
 8001d94:	0800ad34 	.word	0x0800ad34
 8001d98:	0800ad2c 	.word	0x0800ad2c

08001d9c <BUFN.6>:
    void BUFN(uint8_t *cmdData, uint16_t length) {
 8001d9c:	b5b0      	push	{r4, r5, r7, lr}
 8001d9e:	b0b2      	sub	sp, #200	@ 0xc8
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	460b      	mov	r3, r1
 8001da6:	817b      	strh	r3, [r7, #10]
 8001da8:	f8c7 c004 	str.w	ip, [r7, #4]
        if (length != 13 || cmdData[length - 1] != ']') {
 8001dac:	897b      	ldrh	r3, [r7, #10]
 8001dae:	2b0d      	cmp	r3, #13
 8001db0:	d106      	bne.n	8001dc0 <BUFN.6+0x24>
 8001db2:	897b      	ldrh	r3, [r7, #10]
 8001db4:	3b01      	subs	r3, #1
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4413      	add	r3, r2
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b5d      	cmp	r3, #93	@ 0x5d
 8001dbe:	d00e      	beq.n	8001dde <BUFN.6+0x42>
            uint8_t resp[] = "BUFN INVALID FORMAT";
 8001dc0:	4b8f      	ldr	r3, [pc, #572]	@ (8002000 <BUFN.6+0x264>)
 8001dc2:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8001dc6:	461d      	mov	r5, r3
 8001dc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dcc:	682b      	ldr	r3, [r5, #0]
 8001dce:	6023      	str	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001dd0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001dd4:	2113      	movs	r1, #19
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fb46 	bl	8001468 <addToResponse>
 8001ddc:	e10d      	b.n	8001ffa <BUFN.6+0x25e>
        if (cmdData[8] != ',') {
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	3308      	adds	r3, #8
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b2c      	cmp	r3, #44	@ 0x2c
 8001de6:	d00e      	beq.n	8001e06 <BUFN.6+0x6a>
            uint8_t resp[] = "BUFN INVALID FORMAT";
 8001de8:	4b85      	ldr	r3, [pc, #532]	@ (8002000 <BUFN.6+0x264>)
 8001dea:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8001dee:	461d      	mov	r5, r3
 8001df0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001df2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001df4:	682b      	ldr	r3, [r5, #0]
 8001df6:	6023      	str	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001df8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001dfc:	2113      	movs	r1, #19
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fb32 	bl	8001468 <addToResponse>
 8001e04:	e0f9      	b.n	8001ffa <BUFN.6+0x25e>
        uint16_t start = 0, end = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        for (uint8_t i = 5; i < 8; i++) {
 8001e12:	2305      	movs	r3, #5
 8001e14:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8001e18:	e035      	b.n	8001e86 <BUFN.6+0xea>
            if (!isdigit(cmdData[i])) {
 8001e1a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	4413      	add	r3, r2
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	4a77      	ldr	r2, [pc, #476]	@ (8002004 <BUFN.6+0x268>)
 8001e28:	4413      	add	r3, r2
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d112      	bne.n	8001e5a <BUFN.6+0xbe>
                uint8_t resp[] = "BUFN INVALID START";
 8001e34:	4b74      	ldr	r3, [pc, #464]	@ (8002008 <BUFN.6+0x26c>)
 8001e36:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001e3a:	461d      	mov	r5, r3
 8001e3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e40:	682b      	ldr	r3, [r5, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	8022      	strh	r2, [r4, #0]
 8001e46:	3402      	adds	r4, #2
 8001e48:	0c1b      	lsrs	r3, r3, #16
 8001e4a:	7023      	strb	r3, [r4, #0]
                addToResponse(resp, sizeof(resp) - 1);
 8001e4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e50:	2112      	movs	r1, #18
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fb08 	bl	8001468 <addToResponse>
 8001e58:	e0cf      	b.n	8001ffa <BUFN.6+0x25e>
            start = start * 10 + (cmdData[i] - '0');
 8001e5a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001e5e:	461a      	mov	r2, r3
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8001e6c:	68f9      	ldr	r1, [r7, #12]
 8001e6e:	440a      	add	r2, r1
 8001e70:	7812      	ldrb	r2, [r2, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	3b30      	subs	r3, #48	@ 0x30
 8001e78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        for (uint8_t i = 5; i < 8; i++) {
 8001e7c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8001e80:	3301      	adds	r3, #1
 8001e82:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8001e86:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8001e8a:	2b07      	cmp	r3, #7
 8001e8c:	d9c5      	bls.n	8001e1a <BUFN.6+0x7e>
        for (uint8_t i = 9; i < 12; i++) {
 8001e8e:	2309      	movs	r3, #9
 8001e90:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
 8001e94:	e031      	b.n	8001efa <BUFN.6+0x15e>
            if (!isdigit(cmdData[i])) {
 8001e96:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	4a58      	ldr	r2, [pc, #352]	@ (8002004 <BUFN.6+0x268>)
 8001ea4:	4413      	add	r3, r2
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10e      	bne.n	8001ece <BUFN.6+0x132>
                uint8_t resp[] = "BUFN INVALID END";
 8001eb0:	4b56      	ldr	r3, [pc, #344]	@ (800200c <BUFN.6+0x270>)
 8001eb2:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001eb6:	461d      	mov	r5, r3
 8001eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	7023      	strb	r3, [r4, #0]
                addToResponse(resp, sizeof(resp) - 1);
 8001ec0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ec4:	2110      	movs	r1, #16
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff face 	bl	8001468 <addToResponse>
 8001ecc:	e095      	b.n	8001ffa <BUFN.6+0x25e>
            end = end * 10 + (cmdData[i] - '0');
 8001ece:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	0092      	lsls	r2, r2, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	f897 20ba 	ldrb.w	r2, [r7, #186]	@ 0xba
 8001ee0:	68f9      	ldr	r1, [r7, #12]
 8001ee2:	440a      	add	r2, r1
 8001ee4:	7812      	ldrb	r2, [r2, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	3b30      	subs	r3, #48	@ 0x30
 8001eec:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        for (uint8_t i = 9; i < 12; i++) {
 8001ef0:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
 8001efa:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8001efe:	2b0b      	cmp	r3, #11
 8001f00:	d9c9      	bls.n	8001e96 <BUFN.6+0xfa>
        if (start > 500 || end > 500 || start > end) {
 8001f02:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001f06:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f0a:	d80a      	bhi.n	8001f22 <BUFN.6+0x186>
 8001f0c:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001f10:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f14:	d805      	bhi.n	8001f22 <BUFN.6+0x186>
 8001f16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f1a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d912      	bls.n	8001f48 <BUFN.6+0x1ac>
            uint8_t resp[] = "BUFN INVALID RANGE";
 8001f22:	4b3b      	ldr	r3, [pc, #236]	@ (8002010 <BUFN.6+0x274>)
 8001f24:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8001f28:	461d      	mov	r5, r3
 8001f2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f2e:	682b      	ldr	r3, [r5, #0]
 8001f30:	461a      	mov	r2, r3
 8001f32:	8022      	strh	r2, [r4, #0]
 8001f34:	3402      	adds	r4, #2
 8001f36:	0c1b      	lsrs	r3, r3, #16
 8001f38:	7023      	strb	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001f3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f3e:	2112      	movs	r1, #18
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fa91 	bl	8001468 <addToResponse>
 8001f46:	e058      	b.n	8001ffa <BUFN.6+0x25e>
        uint16_t total = CircularBuffer_Size(&cb);
 8001f48:	4832      	ldr	r0, [pc, #200]	@ (8002014 <BUFN.6+0x278>)
 8001f4a:	f7ff f913 	bl	8001174 <CircularBuffer_Size>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
        if (start >= total || end >= total) {
 8001f54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f58:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d205      	bcs.n	8001f6c <BUFN.6+0x1d0>
 8001f60:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	@ 0xbc
 8001f64:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d312      	bcc.n	8001f92 <BUFN.6+0x1f6>
            uint8_t resp[] = "BUFN INVALID RANGE";
 8001f6c:	4b28      	ldr	r3, [pc, #160]	@ (8002010 <BUFN.6+0x274>)
 8001f6e:	f107 0418 	add.w	r4, r7, #24
 8001f72:	461d      	mov	r5, r3
 8001f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f78:	682b      	ldr	r3, [r5, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	8022      	strh	r2, [r4, #0]
 8001f7e:	3402      	adds	r4, #2
 8001f80:	0c1b      	lsrs	r3, r3, #16
 8001f82:	7023      	strb	r3, [r4, #0]
            addToResponse(resp, sizeof(resp) - 1);
 8001f84:	f107 0318 	add.w	r3, r7, #24
 8001f88:	2112      	movs	r1, #18
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fa6c 	bl	8001468 <addToResponse>
 8001f90:	e033      	b.n	8001ffa <BUFN.6+0x25e>
        for (uint16_t i = start; i <= end; i++) {
 8001f92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001f96:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
 8001f9a:	e028      	b.n	8001fee <BUFN.6+0x252>
            if (CircularBuffer_Peek(&cb, i, &value)) {
 8001f9c:	f107 0214 	add.w	r2, r7, #20
 8001fa0:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	481b      	ldr	r0, [pc, #108]	@ (8002014 <BUFN.6+0x278>)
 8001fa8:	f7ff f8f2 	bl	8001190 <CircularBuffer_Peek>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d018      	beq.n	8001fe4 <BUFN.6+0x248>
                int len = snprintf(outStr, sizeof(outStr), "%.2f ", value);
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fae7 	bl	8000588 <__aeabi_f2d>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 8001fc2:	e9cd 2300 	strd	r2, r3, [sp]
 8001fc6:	4a14      	ldr	r2, [pc, #80]	@ (8002018 <BUFN.6+0x27c>)
 8001fc8:	2120      	movs	r1, #32
 8001fca:	f006 fcbf 	bl	800894c <sniprintf>
 8001fce:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
                addToResponse((uint8_t*)outStr, (uint8_t)len);
 8001fd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001fdc:	4611      	mov	r1, r2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff fa42 	bl	8001468 <addToResponse>
        for (uint16_t i = start; i <= end; i++) {
 8001fe4:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8001fe8:	3301      	adds	r3, #1
 8001fea:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
 8001fee:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	@ 0xb8
 8001ff2:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d9d0      	bls.n	8001f9c <BUFN.6+0x200>
    }
 8001ffa:	37c0      	adds	r7, #192	@ 0xc0
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bdb0      	pop	{r4, r5, r7, pc}
 8002000:	0800ad3c 	.word	0x0800ad3c
 8002004:	0800adc8 	.word	0x0800adc8
 8002008:	0800ad50 	.word	0x0800ad50
 800200c:	0800ad64 	.word	0x0800ad64
 8002010:	0800ad78 	.word	0x0800ad78
 8002014:	20003968 	.word	0x20003968
 8002018:	0800ad2c 	.word	0x0800ad2c

0800201c <processMultipleCommands>:


void processMultipleCommands(uint8_t *cmdData, uint16_t totalLength) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
    uint16_t pos = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	81fb      	strh	r3, [r7, #14]
    while (pos < totalLength) {
 800202c:	e02f      	b.n	800208e <processMultipleCommands+0x72>
        // pomija wszystkie Å›redniki
        while (pos < totalLength && cmdData[pos] == ';') {
            pos++;
 800202e:	89fb      	ldrh	r3, [r7, #14]
 8002030:	3301      	adds	r3, #1
 8002032:	81fb      	strh	r3, [r7, #14]
        while (pos < totalLength && cmdData[pos] == ';') {
 8002034:	89fa      	ldrh	r2, [r7, #14]
 8002036:	887b      	ldrh	r3, [r7, #2]
 8002038:	429a      	cmp	r2, r3
 800203a:	d205      	bcs.n	8002048 <processMultipleCommands+0x2c>
 800203c:	89fb      	ldrh	r3, [r7, #14]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b3b      	cmp	r3, #59	@ 0x3b
 8002046:	d0f2      	beq.n	800202e <processMultipleCommands+0x12>
        }
        if (pos >= totalLength)
 8002048:	89fa      	ldrh	r2, [r7, #14]
 800204a:	887b      	ldrh	r3, [r7, #2]
 800204c:	429a      	cmp	r2, r3
 800204e:	d223      	bcs.n	8002098 <processMultipleCommands+0x7c>
            break;
        uint16_t start = pos;
 8002050:	89fb      	ldrh	r3, [r7, #14]
 8002052:	81bb      	strh	r3, [r7, #12]
        // szuka Å›rednika lub koÅ„ca bufora
        while (pos < totalLength && cmdData[pos] != ';') {
 8002054:	e002      	b.n	800205c <processMultipleCommands+0x40>
            pos++;
 8002056:	89fb      	ldrh	r3, [r7, #14]
 8002058:	3301      	adds	r3, #1
 800205a:	81fb      	strh	r3, [r7, #14]
        while (pos < totalLength && cmdData[pos] != ';') {
 800205c:	89fa      	ldrh	r2, [r7, #14]
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	429a      	cmp	r2, r3
 8002062:	d205      	bcs.n	8002070 <processMultipleCommands+0x54>
 8002064:	89fb      	ldrh	r3, [r7, #14]
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b3b      	cmp	r3, #59	@ 0x3b
 800206e:	d1f2      	bne.n	8002056 <processMultipleCommands+0x3a>
        }
        uint16_t cmdLength = pos - start;
 8002070:	89fa      	ldrh	r2, [r7, #14]
 8002072:	89bb      	ldrh	r3, [r7, #12]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	817b      	strh	r3, [r7, #10]
        if (cmdLength > 0) {
 8002078:	897b      	ldrh	r3, [r7, #10]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d007      	beq.n	800208e <processMultipleCommands+0x72>
            processCommand(&cmdData[start], cmdLength);
 800207e:	89bb      	ldrh	r3, [r7, #12]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	4413      	add	r3, r2
 8002084:	897a      	ldrh	r2, [r7, #10]
 8002086:	4611      	mov	r1, r2
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fb0b 	bl	80016a4 <processCommand>
    while (pos < totalLength) {
 800208e:	89fa      	ldrh	r2, [r7, #14]
 8002090:	887b      	ldrh	r3, [r7, #2]
 8002092:	429a      	cmp	r2, r3
 8002094:	d3ce      	bcc.n	8002034 <processMultipleCommands+0x18>
        }
    }
}
 8002096:	e000      	b.n	800209a <processMultipleCommands+0x7e>
            break;
 8002098:	bf00      	nop
}
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <HDLC_ParseFrame>:


void HDLC_ParseFrame(const uint8_t* frame, uint16_t length)
{
 80020a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020a8:	b08b      	sub	sp, #44	@ 0x2c
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	807b      	strh	r3, [r7, #2]
 80020b2:	466b      	mov	r3, sp
 80020b4:	461e      	mov	r6, r3
    if (length < HDLC_MIN_FRAME_SIZE) return;
 80020b6:	887b      	ldrh	r3, [r7, #2]
 80020b8:	2b05      	cmp	r3, #5
 80020ba:	f240 80b0 	bls.w	800221e <HDLC_ParseFrame+0x17a>

    uint8_t addrSrc = frame[0];
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t addrDst = frame[1];
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3301      	adds	r3, #1
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint16_t dataLen = (frame[2] << 8) | frame[3];
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3302      	adds	r3, #2
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	021b      	lsls	r3, r3, #8
 80020d8:	b21a      	sxth	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3303      	adds	r3, #3
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	b21b      	sxth	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	84bb      	strh	r3, [r7, #36]	@ 0x24

    if (dataLen + 5 > length) {
 80020e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80020ea:	1d1a      	adds	r2, r3, #4
 80020ec:	887b      	ldrh	r3, [r7, #2]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	db0a      	blt.n	8002108 <HDLC_ParseFrame+0x64>
        const char* message = "LEN NOT MATCH";
 80020f2:	4b4d      	ldr	r3, [pc, #308]	@ (8002228 <HDLC_ParseFrame+0x184>)
 80020f4:	60bb      	str	r3, [r7, #8]
        HDLC_SendFrame(addrSrc, addrDst, (const uint8_t*)message, (uint16_t)(sizeof(message) - 1));
 80020f6:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 80020fa:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80020fe:	2303      	movs	r3, #3
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	f000 f925 	bl	8002350 <HDLC_SendFrame>
        return;
 8002106:	e08a      	b.n	800221e <HDLC_ParseFrame+0x17a>
    }

    const uint8_t* dataPtr = &frame[4];
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3304      	adds	r3, #4
 800210c:	623b      	str	r3, [r7, #32]
    uint8_t crcRecv = frame[4 + dataLen];
 800210e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002110:	3304      	adds	r3, #4
 8002112:	461a      	mov	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	77fb      	strb	r3, [r7, #31]

    uint8_t tempBuf[4 + dataLen];
 800211c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800211e:	1d19      	adds	r1, r3, #4
 8002120:	1e4b      	subs	r3, r1, #1
 8002122:	61bb      	str	r3, [r7, #24]
 8002124:	460a      	mov	r2, r1
 8002126:	2300      	movs	r3, #0
 8002128:	4690      	mov	r8, r2
 800212a:	4699      	mov	r9, r3
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002138:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800213c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002140:	460a      	mov	r2, r1
 8002142:	2300      	movs	r3, #0
 8002144:	4614      	mov	r4, r2
 8002146:	461d      	mov	r5, r3
 8002148:	f04f 0200 	mov.w	r2, #0
 800214c:	f04f 0300 	mov.w	r3, #0
 8002150:	00eb      	lsls	r3, r5, #3
 8002152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002156:	00e2      	lsls	r2, r4, #3
 8002158:	460b      	mov	r3, r1
 800215a:	3307      	adds	r3, #7
 800215c:	08db      	lsrs	r3, r3, #3
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	ebad 0d03 	sub.w	sp, sp, r3
 8002164:	466b      	mov	r3, sp
 8002166:	3300      	adds	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
    tempBuf[0] = addrSrc;
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002170:	701a      	strb	r2, [r3, #0]
    tempBuf[1] = addrDst;
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002178:	705a      	strb	r2, [r3, #1]
    tempBuf[2] = frame[2];
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3302      	adds	r3, #2
 800217e:	781a      	ldrb	r2, [r3, #0]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	709a      	strb	r2, [r3, #2]
    tempBuf[3] = frame[3];
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3303      	adds	r3, #3
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	70da      	strb	r2, [r3, #3]
    memcpy(&tempBuf[4], dataPtr, dataLen);
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3304      	adds	r3, #4
 8002192:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002194:	6a39      	ldr	r1, [r7, #32]
 8002196:	4618      	mov	r0, r3
 8002198:	f006 fcdf 	bl	8008b5a <memcpy>

    uint8_t crcCalc = computeCRC8(tempBuf, 4 + dataLen);
 800219c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800219e:	3304      	adds	r3, #4
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	4619      	mov	r1, r3
 80021a4:	6978      	ldr	r0, [r7, #20]
 80021a6:	f7ff f88a 	bl	80012be <computeCRC8>
 80021aa:	4603      	mov	r3, r0
 80021ac:	74fb      	strb	r3, [r7, #19]
    if (crcCalc != crcRecv) {
 80021ae:	7cfa      	ldrb	r2, [r7, #19]
 80021b0:	7ffb      	ldrb	r3, [r7, #31]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d00a      	beq.n	80021cc <HDLC_ParseFrame+0x128>
        const char* message = "INVALID CRC";
 80021b6:	4b1d      	ldr	r3, [pc, #116]	@ (800222c <HDLC_ParseFrame+0x188>)
 80021b8:	60fb      	str	r3, [r7, #12]
        HDLC_SendFrame(addrSrc, addrDst, (const uint8_t*)message, (uint16_t)(sizeof(message) - 1));
 80021ba:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 80021be:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80021c2:	2303      	movs	r3, #3
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	f000 f8c3 	bl	8002350 <HDLC_SendFrame>
        return;
 80021ca:	e028      	b.n	800221e <HDLC_ParseFrame+0x17a>
    }

    static char cmdStr[2001];
    if (dataLen >= sizeof(cmdStr)) return;
 80021cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80021d2:	d823      	bhi.n	800221c <HDLC_ParseFrame+0x178>
    memcpy(cmdStr, dataPtr, dataLen);
 80021d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021d6:	461a      	mov	r2, r3
 80021d8:	6a39      	ldr	r1, [r7, #32]
 80021da:	4815      	ldr	r0, [pc, #84]	@ (8002230 <HDLC_ParseFrame+0x18c>)
 80021dc:	f006 fcbd 	bl	8008b5a <memcpy>
    cmdStr[dataLen] = 0;
 80021e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021e2:	4a13      	ldr	r2, [pc, #76]	@ (8002230 <HDLC_ParseFrame+0x18c>)
 80021e4:	2100      	movs	r1, #0
 80021e6:	54d1      	strb	r1, [r2, r3]

    // przetwarza wiele komend oddzielonych Å›rednikiem
    processMultipleCommands((uint8_t*)cmdStr, dataLen);
 80021e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021ea:	4619      	mov	r1, r3
 80021ec:	4810      	ldr	r0, [pc, #64]	@ (8002230 <HDLC_ParseFrame+0x18c>)
 80021ee:	f7ff ff15 	bl	800201c <processMultipleCommands>

    // wysyÅ‚a odpowiedÅº dane sÄ… zapisane w tempbufanswer i bufIndex
    HDLC_SendFrame(addrSrc, addrDst, tempbufanswer, (uint16_t)bufIndex);
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <HDLC_ParseFrame+0x190>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 80021fc:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8002200:	4a0d      	ldr	r2, [pc, #52]	@ (8002238 <HDLC_ParseFrame+0x194>)
 8002202:	f000 f8a5 	bl	8002350 <HDLC_SendFrame>

    //reset bufora  odpowiedzi
    memset(tempbufanswer, 0, sizeof(tempbufanswer));
 8002206:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800220a:	2100      	movs	r1, #0
 800220c:	480a      	ldr	r0, [pc, #40]	@ (8002238 <HDLC_ParseFrame+0x194>)
 800220e:	f006 fc24 	bl	8008a5a <memset>
    bufIndex = 0;
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <HDLC_ParseFrame+0x190>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	46b5      	mov	sp, r6
 800221a:	e001      	b.n	8002220 <HDLC_ParseFrame+0x17c>
    if (dataLen >= sizeof(cmdStr)) return;
 800221c:	bf00      	nop
    if (length < HDLC_MIN_FRAME_SIZE) return;
 800221e:	46b5      	mov	sp, r6
}
 8002220:	372c      	adds	r7, #44	@ 0x2c
 8002222:	46bd      	mov	sp, r7
 8002224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002228:	0800ad8c 	.word	0x0800ad8c
 800222c:	0800ad9c 	.word	0x0800ad9c
 8002230:	20004914 	.word	0x20004914
 8002234:	20004910 	.word	0x20004910
 8002238:	20003b64 	.word	0x20003b64

0800223c <HDLC_ProcessInput>:




	int8_t HDLC_ProcessInput(void)
	{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
	    while (USART_kbhit())
 8002242:	e074      	b.n	800232e <HDLC_ProcessInput+0xf2>
	    {
	        uint8_t rxByte = (uint8_t)USART_getchar();
 8002244:	f7ff f888 	bl	8001358 <USART_getchar>
 8002248:	4603      	mov	r3, r0
 800224a:	71bb      	strb	r3, [r7, #6]

	        // Sprawdzenie czy bufor jest peÅ‚ny
	        if (hdlcInPos >= HDLC_MAX_FRAME_SIZE)
 800224c:	4b3d      	ldr	r3, [pc, #244]	@ (8002344 <HDLC_ProcessInput+0x108>)
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	f640 52b1 	movw	r2, #3505	@ 0xdb1
 8002254:	4293      	cmp	r3, r2
 8002256:	d906      	bls.n	8002266 <HDLC_ProcessInput+0x2a>
	        {
	            // PrzepeÅ‚nienie bufora â€“ odrzucamy ramkÄ™
	            hdlcRxState = WAITING_FOR_FLAG;
 8002258:	4b3b      	ldr	r3, [pc, #236]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
	            hdlcInPos = 0;
 800225e:	4b39      	ldr	r3, [pc, #228]	@ (8002344 <HDLC_ProcessInput+0x108>)
 8002260:	2200      	movs	r2, #0
 8002262:	801a      	strh	r2, [r3, #0]
	            continue;
 8002264:	e063      	b.n	800232e <HDLC_ProcessInput+0xf2>
	        }

	        switch (hdlcRxState)
 8002266:	4b38      	ldr	r3, [pc, #224]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d036      	beq.n	80022dc <HDLC_ProcessInput+0xa0>
 800226e:	2b02      	cmp	r3, #2
 8002270:	dc55      	bgt.n	800231e <HDLC_ProcessInput+0xe2>
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HDLC_ProcessInput+0x40>
 8002276:	2b01      	cmp	r3, #1
 8002278:	d00a      	beq.n	8002290 <HDLC_ProcessInput+0x54>
 800227a:	e050      	b.n	800231e <HDLC_ProcessInput+0xe2>
	        {
	            case WAITING_FOR_FLAG:
	                if (rxByte == HDLC_FLAG)
 800227c:	79bb      	ldrb	r3, [r7, #6]
 800227e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002280:	d154      	bne.n	800232c <HDLC_ProcessInput+0xf0>
	                {
	                    // Rozpoczynamy odbiÃ³r ramki
	                    hdlcInPos = 0;
 8002282:	4b30      	ldr	r3, [pc, #192]	@ (8002344 <HDLC_ProcessInput+0x108>)
 8002284:	2200      	movs	r2, #0
 8002286:	801a      	strh	r2, [r3, #0]
	                    hdlcRxState = READING_FRAME;
 8002288:	4b2f      	ldr	r3, [pc, #188]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
	                }
	                break;
 800228e:	e04d      	b.n	800232c <HDLC_ProcessInput+0xf0>

	            case READING_FRAME:
	                if (rxByte == HDLC_FLAG)
 8002290:	79bb      	ldrb	r3, [r7, #6]
 8002292:	2b7e      	cmp	r3, #126	@ 0x7e
 8002294:	d110      	bne.n	80022b8 <HDLC_ProcessInput+0x7c>
	                {
	                    // Otrzymano flagÄ™ koÅ„ca ramki; jeÅ›li mamy dane, przekazujemy je do parsera
	                    if (hdlcInPos > 0)
 8002296:	4b2b      	ldr	r3, [pc, #172]	@ (8002344 <HDLC_ProcessInput+0x108>)
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d005      	beq.n	80022aa <HDLC_ProcessInput+0x6e>
	                    {
	                        HDLC_ParseFrame(hdlcInBuf, hdlcInPos);
 800229e:	4b29      	ldr	r3, [pc, #164]	@ (8002344 <HDLC_ProcessInput+0x108>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	4619      	mov	r1, r3
 80022a4:	4829      	ldr	r0, [pc, #164]	@ (800234c <HDLC_ProcessInput+0x110>)
 80022a6:	f7ff fefd 	bl	80020a4 <HDLC_ParseFrame>
	                    }
	                    // Resetujemy stan i bufor
	                    hdlcInPos = 0;
 80022aa:	4b26      	ldr	r3, [pc, #152]	@ (8002344 <HDLC_ProcessInput+0x108>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	801a      	strh	r2, [r3, #0]
	                    hdlcRxState = WAITING_FOR_FLAG;
 80022b0:	4b25      	ldr	r3, [pc, #148]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]
	                else
	                {
	                    // Dodajemy bajt do bufora
	                    hdlcInBuf[hdlcInPos++] = rxByte;
	                }
	                break;
 80022b6:	e03a      	b.n	800232e <HDLC_ProcessInput+0xf2>
	                else if (rxByte == HDLC_ESCAPE)
 80022b8:	79bb      	ldrb	r3, [r7, #6]
 80022ba:	2b7d      	cmp	r3, #125	@ 0x7d
 80022bc:	d103      	bne.n	80022c6 <HDLC_ProcessInput+0x8a>
	                    hdlcRxState = ESCAPING_BYTE;
 80022be:	4b22      	ldr	r3, [pc, #136]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 80022c0:	2202      	movs	r2, #2
 80022c2:	701a      	strb	r2, [r3, #0]
	                break;
 80022c4:	e033      	b.n	800232e <HDLC_ProcessInput+0xf2>
	                    hdlcInBuf[hdlcInPos++] = rxByte;
 80022c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002344 <HDLC_ProcessInput+0x108>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	b291      	uxth	r1, r2
 80022ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002344 <HDLC_ProcessInput+0x108>)
 80022d0:	8011      	strh	r1, [r2, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	4a1d      	ldr	r2, [pc, #116]	@ (800234c <HDLC_ProcessInput+0x110>)
 80022d6:	79bb      	ldrb	r3, [r7, #6]
 80022d8:	5453      	strb	r3, [r2, r1]
	                break;
 80022da:	e028      	b.n	800232e <HDLC_ProcessInput+0xf2>

	            case ESCAPING_BYTE:
	            {
	                uint8_t decodedByte;
	                if (rxByte == HDLC_ESCAPE_7E)
 80022dc:	79bb      	ldrb	r3, [r7, #6]
 80022de:	2b5e      	cmp	r3, #94	@ 0x5e
 80022e0:	d102      	bne.n	80022e8 <HDLC_ProcessInput+0xac>
	                {
	                    decodedByte = HDLC_FLAG;
 80022e2:	237e      	movs	r3, #126	@ 0x7e
 80022e4:	71fb      	strb	r3, [r7, #7]
 80022e6:	e00c      	b.n	8002302 <HDLC_ProcessInput+0xc6>
	                }
	                else if (rxByte == HDLC_ESCAPE_7D)
 80022e8:	79bb      	ldrb	r3, [r7, #6]
 80022ea:	2b5d      	cmp	r3, #93	@ 0x5d
 80022ec:	d102      	bne.n	80022f4 <HDLC_ProcessInput+0xb8>
	                {
	                    decodedByte = HDLC_ESCAPE;
 80022ee:	237d      	movs	r3, #125	@ 0x7d
 80022f0:	71fb      	strb	r3, [r7, #7]
 80022f2:	e006      	b.n	8002302 <HDLC_ProcessInput+0xc6>
	                }
	                else
	                {
	                    // NieprawidÅ‚owa sekwencja escape â€“ odrzucamy ramkÄ™
	                    hdlcRxState = WAITING_FOR_FLAG;
 80022f4:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
	                    hdlcInPos = 0;
 80022fa:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <HDLC_ProcessInput+0x108>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	801a      	strh	r2, [r3, #0]
	                    break;
 8002300:	e015      	b.n	800232e <HDLC_ProcessInput+0xf2>
	                }
	                hdlcInBuf[hdlcInPos++] = decodedByte;
 8002302:	4b10      	ldr	r3, [pc, #64]	@ (8002344 <HDLC_ProcessInput+0x108>)
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	b291      	uxth	r1, r2
 800230a:	4a0e      	ldr	r2, [pc, #56]	@ (8002344 <HDLC_ProcessInput+0x108>)
 800230c:	8011      	strh	r1, [r2, #0]
 800230e:	4619      	mov	r1, r3
 8002310:	4a0e      	ldr	r2, [pc, #56]	@ (800234c <HDLC_ProcessInput+0x110>)
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	5453      	strb	r3, [r2, r1]
	                // Powracamy do normalnego odbioru
	                hdlcRxState = READING_FRAME;
 8002316:	4b0c      	ldr	r3, [pc, #48]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 8002318:	2201      	movs	r2, #1
 800231a:	701a      	strb	r2, [r3, #0]
	                break;
 800231c:	e007      	b.n	800232e <HDLC_ProcessInput+0xf2>
	            }

	            default:
	                // Reset stanu przy nieznanym przypadku
	                hdlcRxState = WAITING_FOR_FLAG;
 800231e:	4b0a      	ldr	r3, [pc, #40]	@ (8002348 <HDLC_ProcessInput+0x10c>)
 8002320:	2200      	movs	r2, #0
 8002322:	701a      	strb	r2, [r3, #0]
	                hdlcInPos = 0;
 8002324:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <HDLC_ProcessInput+0x108>)
 8002326:	2200      	movs	r2, #0
 8002328:	801a      	strh	r2, [r3, #0]
	                break;
 800232a:	e000      	b.n	800232e <HDLC_ProcessInput+0xf2>
	                break;
 800232c:	bf00      	nop
	    while (USART_kbhit())
 800232e:	f7fe ffff 	bl	8001330 <USART_kbhit>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d185      	bne.n	8002244 <HDLC_ProcessInput+0x8>
	        }
	    }
	    return 0;
 8002338:	2300      	movs	r3, #0
	}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20003926 	.word	0x20003926
 8002348:	20002b70 	.word	0x20002b70
 800234c:	20002b74 	.word	0x20002b74

08002350 <HDLC_SendFrame>:
	// to do uint8_t data i wyÅ›le dodajÄ…c wszystko inne aby ramka byÅ‚a poprawna a nie same odpowiedzi z usart_fsenda ...
	// w sumie to ja juÅ¼ sam nie wiem

	void HDLC_SendFrame(uint8_t addrSrc, uint8_t addrDst,
	                    const uint8_t* data, uint16_t dataLen)
	{
 8002350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002354:	f6ad 5dd4 	subw	sp, sp, #3540	@ 0xdd4
 8002358:	af00      	add	r7, sp, #0
 800235a:	4606      	mov	r6, r0
 800235c:	4608      	mov	r0, r1
 800235e:	f507 615d 	add.w	r1, r7, #3536	@ 0xdd0
 8002362:	f5a1 615d 	sub.w	r1, r1, #3536	@ 0xdd0
 8002366:	600a      	str	r2, [r1, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 800236e:	f6a3 53c9 	subw	r3, r3, #3529	@ 0xdc9
 8002372:	4632      	mov	r2, r6
 8002374:	701a      	strb	r2, [r3, #0]
 8002376:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 800237a:	f6a3 53ca 	subw	r3, r3, #3530	@ 0xdca
 800237e:	4602      	mov	r2, r0
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002386:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 800238a:	460a      	mov	r2, r1
 800238c:	801a      	strh	r2, [r3, #0]
 800238e:	466b      	mov	r3, sp
 8002390:	461e      	mov	r6, r3
	    uint8_t outBuf[HDLC_MAX_FRAME_SIZE] = {0};
 8002392:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002396:	f5a3 635c 	sub.w	r3, r3, #3520	@ 0xdc0
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	3304      	adds	r3, #4
 80023a0:	f640 52ae 	movw	r2, #3502	@ 0xdae
 80023a4:	2100      	movs	r1, #0
 80023a6:	4618      	mov	r0, r3
 80023a8:	f006 fb57 	bl	8008a5a <memset>
	    uint16_t outPos = 0;
 80023ac:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80023b0:	f6a3 53c2 	subw	r3, r3, #3522	@ 0xdc2
 80023b4:	2200      	movs	r2, #0
 80023b6:	801a      	strh	r2, [r3, #0]

	    // Dodaj flagÄ™ startu
	    outBuf[outPos++] = HDLC_FLAG;
 80023b8:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80023bc:	f6a3 53c2 	subw	r3, r3, #3522	@ 0xdc2
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	b291      	uxth	r1, r2
 80023c6:	f507 625d 	add.w	r2, r7, #3536	@ 0xdd0
 80023ca:	f6a2 52c2 	subw	r2, r2, #3522	@ 0xdc2
 80023ce:	8011      	strh	r1, [r2, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80023d6:	f5a3 635c 	sub.w	r3, r3, #3520	@ 0xdc0
 80023da:	217e      	movs	r1, #126	@ 0x7e
 80023dc:	5499      	strb	r1, [r3, r2]

	    // Przygotowanie bufora do obliczenia CRC
	    uint8_t tempBuf[4 + dataLen];
 80023de:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80023e2:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	1d19      	adds	r1, r3, #4
 80023ea:	1e4b      	subs	r3, r1, #1
 80023ec:	f8c7 3dc8 	str.w	r3, [r7, #3528]	@ 0xdc8
 80023f0:	460a      	mov	r2, r1
 80023f2:	2300      	movs	r3, #0
 80023f4:	4690      	mov	r8, r2
 80023f6:	4699      	mov	r9, r3
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	f04f 0300 	mov.w	r3, #0
 8002400:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002404:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002408:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800240c:	460a      	mov	r2, r1
 800240e:	2300      	movs	r3, #0
 8002410:	4614      	mov	r4, r2
 8002412:	461d      	mov	r5, r3
 8002414:	f04f 0200 	mov.w	r2, #0
 8002418:	f04f 0300 	mov.w	r3, #0
 800241c:	00eb      	lsls	r3, r5, #3
 800241e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002422:	00e2      	lsls	r2, r4, #3
 8002424:	460b      	mov	r3, r1
 8002426:	3307      	adds	r3, #7
 8002428:	08db      	lsrs	r3, r3, #3
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	ebad 0d03 	sub.w	sp, sp, r3
 8002430:	466b      	mov	r3, sp
 8002432:	3300      	adds	r3, #0
 8002434:	f8c7 3dc4 	str.w	r3, [r7, #3524]	@ 0xdc4
	    tempBuf[0] = addrDst;
 8002438:	f8d7 3dc4 	ldr.w	r3, [r7, #3524]	@ 0xdc4
 800243c:	f507 625d 	add.w	r2, r7, #3536	@ 0xdd0
 8002440:	f6a2 52ca 	subw	r2, r2, #3530	@ 0xdca
 8002444:	7812      	ldrb	r2, [r2, #0]
 8002446:	701a      	strb	r2, [r3, #0]
	    tempBuf[1] = addrSrc;
 8002448:	f8d7 3dc4 	ldr.w	r3, [r7, #3524]	@ 0xdc4
 800244c:	f507 625d 	add.w	r2, r7, #3536	@ 0xdd0
 8002450:	f6a2 52c9 	subw	r2, r2, #3529	@ 0xdc9
 8002454:	7812      	ldrb	r2, [r2, #0]
 8002456:	705a      	strb	r2, [r3, #1]
	    tempBuf[2] = (uint8_t)(dataLen >> 8);
 8002458:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 800245c:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	0a1b      	lsrs	r3, r3, #8
 8002464:	b29b      	uxth	r3, r3
 8002466:	b2da      	uxtb	r2, r3
 8002468:	f8d7 3dc4 	ldr.w	r3, [r7, #3524]	@ 0xdc4
 800246c:	709a      	strb	r2, [r3, #2]
	    tempBuf[3] = (uint8_t)(dataLen & 0xFF); //0xff = 255 to "filtr" & i pozostawia 8 bitÃ³w
 800246e:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002472:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	b2da      	uxtb	r2, r3
 800247a:	f8d7 3dc4 	ldr.w	r3, [r7, #3524]	@ 0xdc4
 800247e:	70da      	strb	r2, [r3, #3]
	    memcpy(&tempBuf[4], data, dataLen);
 8002480:	f8d7 3dc4 	ldr.w	r3, [r7, #3524]	@ 0xdc4
 8002484:	1d18      	adds	r0, r3, #4
 8002486:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 800248a:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 800248e:	881a      	ldrh	r2, [r3, #0]
 8002490:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002494:	f5a3 635d 	sub.w	r3, r3, #3536	@ 0xdd0
 8002498:	6819      	ldr	r1, [r3, #0]
 800249a:	f006 fb5e 	bl	8008b5a <memcpy>


	    // Dodaj adresy, dÅ‚ugoÅ›Ä‡ i dane z escapowaniem
	    escapeByte(addrDst, outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 800249e:	f107 020e 	add.w	r2, r7, #14
 80024a2:	f107 0110 	add.w	r1, r7, #16
 80024a6:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80024aa:	f6a3 53ca 	subw	r3, r3, #3530	@ 0xdca
 80024ae:	7818      	ldrb	r0, [r3, #0]
 80024b0:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 80024b4:	f7fe fea2 	bl	80011fc <escapeByte>
	    escapeByte(addrSrc, outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 80024b8:	f107 020e 	add.w	r2, r7, #14
 80024bc:	f107 0110 	add.w	r1, r7, #16
 80024c0:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80024c4:	f6a3 53c9 	subw	r3, r3, #3529	@ 0xdc9
 80024c8:	7818      	ldrb	r0, [r3, #0]
 80024ca:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 80024ce:	f7fe fe95 	bl	80011fc <escapeByte>
	    escapeByte((uint8_t)(dataLen >> 8), outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 80024d2:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80024d6:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 80024da:	881b      	ldrh	r3, [r3, #0]
 80024dc:	0a1b      	lsrs	r3, r3, #8
 80024de:	b29b      	uxth	r3, r3
 80024e0:	b2d8      	uxtb	r0, r3
 80024e2:	f107 020e 	add.w	r2, r7, #14
 80024e6:	f107 0110 	add.w	r1, r7, #16
 80024ea:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 80024ee:	f7fe fe85 	bl	80011fc <escapeByte>
	    escapeByte((uint8_t)(dataLen & 0xFF), outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 80024f2:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80024f6:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	b2d8      	uxtb	r0, r3
 80024fe:	f107 020e 	add.w	r2, r7, #14
 8002502:	f107 0110 	add.w	r1, r7, #16
 8002506:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 800250a:	f7fe fe77 	bl	80011fc <escapeByte>

	    for (uint16_t i = 0; i < dataLen; i++) {
 800250e:	2300      	movs	r3, #0
 8002510:	f8a7 3dce 	strh.w	r3, [r7, #3534]	@ 0xdce
 8002514:	e015      	b.n	8002542 <HDLC_SendFrame+0x1f2>
	        escapeByte(data[i], outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 8002516:	f8b7 3dce 	ldrh.w	r3, [r7, #3534]	@ 0xdce
 800251a:	f507 625d 	add.w	r2, r7, #3536	@ 0xdd0
 800251e:	f5a2 625d 	sub.w	r2, r2, #3536	@ 0xdd0
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	4413      	add	r3, r2
 8002526:	7818      	ldrb	r0, [r3, #0]
 8002528:	f107 020e 	add.w	r2, r7, #14
 800252c:	f107 0110 	add.w	r1, r7, #16
 8002530:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 8002534:	f7fe fe62 	bl	80011fc <escapeByte>
	    for (uint16_t i = 0; i < dataLen; i++) {
 8002538:	f8b7 3dce 	ldrh.w	r3, [r7, #3534]	@ 0xdce
 800253c:	3301      	adds	r3, #1
 800253e:	f8a7 3dce 	strh.w	r3, [r7, #3534]	@ 0xdce
 8002542:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002546:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 800254a:	f8b7 2dce 	ldrh.w	r2, [r7, #3534]	@ 0xdce
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d3e0      	bcc.n	8002516 <HDLC_SendFrame+0x1c6>
	    }
	    // Oblicz CRC
	    uint8_t crcVal = computeCRC8(tempBuf, 4 + dataLen);
 8002554:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 8002558:	f6a3 53cc 	subw	r3, r3, #3532	@ 0xdcc
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	3304      	adds	r3, #4
 8002560:	b29b      	uxth	r3, r3
 8002562:	4619      	mov	r1, r3
 8002564:	f8d7 0dc4 	ldr.w	r0, [r7, #3524]	@ 0xdc4
 8002568:	f7fe fea9 	bl	80012be <computeCRC8>
 800256c:	4603      	mov	r3, r0
 800256e:	f887 3dc3 	strb.w	r3, [r7, #3523]	@ 0xdc3
	    // Dodaj CRC z escapowaniem
	    escapeByte(crcVal, outBuf, &outPos, HDLC_MAX_FRAME_SIZE);
 8002572:	f107 020e 	add.w	r2, r7, #14
 8002576:	f107 0110 	add.w	r1, r7, #16
 800257a:	f897 0dc3 	ldrb.w	r0, [r7, #3523]	@ 0xdc3
 800257e:	f640 53b2 	movw	r3, #3506	@ 0xdb2
 8002582:	f7fe fe3b 	bl	80011fc <escapeByte>

	    // Flaga koÅ„ca
	    outBuf[outPos++] = HDLC_FLAG;
 8002586:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 800258a:	f6a3 53c2 	subw	r3, r3, #3522	@ 0xdc2
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	b291      	uxth	r1, r2
 8002594:	f507 625d 	add.w	r2, r7, #3536	@ 0xdd0
 8002598:	f6a2 52c2 	subw	r2, r2, #3522	@ 0xdc2
 800259c:	8011      	strh	r1, [r2, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80025a4:	f5a3 635c 	sub.w	r3, r3, #3520	@ 0xdc0
 80025a8:	217e      	movs	r1, #126	@ 0x7e
 80025aa:	5499      	strb	r1, [r3, r2]

	    // WysÅ‚anie ramki
	    HAL_UART_Transmit(&huart2, outBuf, outPos, 1000);
 80025ac:	f507 635d 	add.w	r3, r7, #3536	@ 0xdd0
 80025b0:	f6a3 53c2 	subw	r3, r3, #3522	@ 0xdc2
 80025b4:	881a      	ldrh	r2, [r3, #0]
 80025b6:	f107 0110 	add.w	r1, r7, #16
 80025ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025be:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <HDLC_SendFrame+0x284>)
 80025c0:	f004 fc78 	bl	8006eb4 <HAL_UART_Transmit>
 80025c4:	46b5      	mov	sp, r6

	}
 80025c6:	bf00      	nop
 80025c8:	f607 57d4 	addw	r7, r7, #3540	@ 0xdd4
 80025cc:	46bd      	mov	sp, r7
 80025ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80025d2:	bf00      	nop
 80025d4:	200003dc 	.word	0x200003dc

080025d8 <HAL_TIM_IC_CaptureCallback>:


	// czujnik

	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
	{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a23      	ldr	r2, [pc, #140]	@ (8002674 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d140      	bne.n	800266c <HAL_TIM_IC_CaptureCallback+0x94>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7f1b      	ldrb	r3, [r3, #28]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d13c      	bne.n	800266c <HAL_TIM_IC_CaptureCallback+0x94>
	    {
	        if (echo_captured == 0)
 80025f2:	4b21      	ldr	r3, [pc, #132]	@ (8002678 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d11a      	bne.n	8002632 <HAL_TIM_IC_CaptureCallback+0x5a>
	        {
	            // Pierwsze zbocze narastajÄ…ce start impulsu
	            echo_start = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80025fc:	2100      	movs	r1, #0
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f003 fda2 	bl	8006148 <HAL_TIM_ReadCapturedValue>
 8002604:	4603      	mov	r3, r0
 8002606:	4a1d      	ldr	r2, [pc, #116]	@ (800267c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002608:	6013      	str	r3, [r2, #0]
	            echo_captured = 1;
 800260a:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]

	            // ZmieÅ„ polaryzacjÄ™ na falling
	            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_ICPOLARITY_FALLING);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6a1a      	ldr	r2, [r3, #32]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f022 020a 	bic.w	r2, r2, #10
 800261e:	621a      	str	r2, [r3, #32]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6a1a      	ldr	r2, [r3, #32]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0202 	orr.w	r2, r2, #2
 800262e:	621a      	str	r2, [r3, #32]

	            // PrzywrÃ³Ä‡ polaryzacjÄ™ na rising (nastÄ™pny pomiar)
	            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);
	        }
	    }
	}
 8002630:	e01c      	b.n	800266c <HAL_TIM_IC_CaptureCallback+0x94>
	        else if (echo_captured == 1)
 8002632:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b01      	cmp	r3, #1
 800263a:	d117      	bne.n	800266c <HAL_TIM_IC_CaptureCallback+0x94>
	            echo_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800263c:	2100      	movs	r1, #0
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f003 fd82 	bl	8006148 <HAL_TIM_ReadCapturedValue>
 8002644:	4603      	mov	r3, r0
 8002646:	4a0e      	ldr	r2, [pc, #56]	@ (8002680 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8002648:	6013      	str	r3, [r2, #0]
	            echo_captured = 2; // pomiar zakoÅ„czony
 800264a:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800264c:	2202      	movs	r2, #2
 800264e:	701a      	strb	r2, [r3, #0]
	            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6a1a      	ldr	r2, [r3, #32]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 020a 	bic.w	r2, r2, #10
 800265e:	621a      	str	r2, [r3, #32]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6a12      	ldr	r2, [r2, #32]
 800266a:	621a      	str	r2, [r3, #32]
	}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40000400 	.word	0x40000400
 8002678:	200001f8 	.word	0x200001f8
 800267c:	200001f0 	.word	0x200001f0
 8002680:	200001f4 	.word	0x200001f4

08002684 <GetUltrasonicDistance>:


		float GetUltrasonicDistance(void)
		{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
			//JeÅ¼eli echo zostaÅ‚o przechwycobe
			if (echo_captured == 2)
 800268a:	4b26      	ldr	r3, [pc, #152]	@ (8002724 <GetUltrasonicDistance+0xa0>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d13f      	bne.n	8002714 <GetUltrasonicDistance+0x90>
			{
				// czas trwania
				uint32_t duration;
				if (echo_end >= echo_start)
 8002694:	4b24      	ldr	r3, [pc, #144]	@ (8002728 <GetUltrasonicDistance+0xa4>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4b24      	ldr	r3, [pc, #144]	@ (800272c <GetUltrasonicDistance+0xa8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	429a      	cmp	r2, r3
 800269e:	d306      	bcc.n	80026ae <GetUltrasonicDistance+0x2a>
					duration = echo_end - echo_start;
 80026a0:	4b21      	ldr	r3, [pc, #132]	@ (8002728 <GetUltrasonicDistance+0xa4>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b21      	ldr	r3, [pc, #132]	@ (800272c <GetUltrasonicDistance+0xa8>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	e00b      	b.n	80026c6 <GetUltrasonicDistance+0x42>
				else
				{
					uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim3);
 80026ae:	4b20      	ldr	r3, [pc, #128]	@ (8002730 <GetUltrasonicDistance+0xac>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b4:	60bb      	str	r3, [r7, #8]
					duration = (arr - echo_start + echo_end);
 80026b6:	4b1d      	ldr	r3, [pc, #116]	@ (800272c <GetUltrasonicDistance+0xa8>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	1ad2      	subs	r2, r2, r3
 80026be:	4b1a      	ldr	r3, [pc, #104]	@ (8002728 <GetUltrasonicDistance+0xa4>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4413      	add	r3, r2
 80026c4:	60fb      	str	r3, [r7, #12]
				}

				float dist = (float)duration / 58.0f;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	ee07 3a90 	vmov	s15, r3
 80026cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026d0:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002734 <GetUltrasonicDistance+0xb0>
 80026d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026d8:	edc7 7a01 	vstr	s15, [r7, #4]
				dist = roundf(dist*100.0f)/100.0f; // zaokrÄ…glenie do 2 miejsc
 80026dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80026e0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002738 <GetUltrasonicDistance+0xb4>
 80026e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e8:	eeb0 0a67 	vmov.f32	s0, s15
 80026ec:	f008 fa7e 	bl	800abec <roundf>
 80026f0:	eeb0 7a40 	vmov.f32	s14, s0
 80026f4:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002738 <GetUltrasonicDistance+0xb4>
 80026f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026fc:	edc7 7a01 	vstr	s15, [r7, #4]

				CircularBuffer_Put(&cb, dist);
 8002700:	ed97 0a01 	vldr	s0, [r7, #4]
 8002704:	480d      	ldr	r0, [pc, #52]	@ (800273c <GetUltrasonicDistance+0xb8>)
 8002706:	f7fe fc7f 	bl	8001008 <CircularBuffer_Put>



				echo_captured = 0; // Reset
 800270a:	4b06      	ldr	r3, [pc, #24]	@ (8002724 <GetUltrasonicDistance+0xa0>)
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
				return dist;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	e000      	b.n	8002716 <GetUltrasonicDistance+0x92>
			}
			else
			{
				return -1.0f;
 8002714:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <GetUltrasonicDistance+0xbc>)
			}
		}
 8002716:	ee07 3a90 	vmov	s15, r3
 800271a:	eeb0 0a67 	vmov.f32	s0, s15
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200001f8 	.word	0x200001f8
 8002728:	200001f4 	.word	0x200001f4
 800272c:	200001f0 	.word	0x200001f0
 8002730:	20000244 	.word	0x20000244
 8002734:	42680000 	.word	0x42680000
 8002738:	42c80000 	.word	0x42c80000
 800273c:	20003968 	.word	0x20003968
 8002740:	bf800000 	.word	0xbf800000

08002744 <SetUltrasonicInterval>:

	void SetUltrasonicInterval(uint16_t ms) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	80fb      	strh	r3, [r7, #6]
	    // Oblicz wartoÅ›ci prescalera i period
	    uint32_t timer_freq = HAL_RCC_GetPCLK1Freq(); // CzÄ™stotliwoÅ›Ä‡ zegara
 800274e:	f001 fecd 	bl	80044ec <HAL_RCC_GetPCLK1Freq>
 8002752:	60f8      	str	r0, [r7, #12]
	    uint16_t prescaler = (timer_freq / 1000) - 1; // Dzielnik czÄ™stotliwoÅ›ci
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4a0b      	ldr	r2, [pc, #44]	@ (8002784 <SetUltrasonicInterval+0x40>)
 8002758:	fba2 2303 	umull	r2, r3, r2, r3
 800275c:	099b      	lsrs	r3, r3, #6
 800275e:	b29b      	uxth	r3, r3
 8002760:	3b01      	subs	r3, #1
 8002762:	817b      	strh	r3, [r7, #10]
	    uint16_t period = ms - 1; // Okres
 8002764:	88fb      	ldrh	r3, [r7, #6]
 8002766:	3b01      	subs	r3, #1
 8002768:	813b      	strh	r3, [r7, #8]

	    htim6.Init.Prescaler = prescaler;
 800276a:	897b      	ldrh	r3, [r7, #10]
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <SetUltrasonicInterval+0x44>)
 800276e:	6053      	str	r3, [r2, #4]
	    htim6.Init.Period = period;
 8002770:	893b      	ldrh	r3, [r7, #8]
 8002772:	4a05      	ldr	r2, [pc, #20]	@ (8002788 <SetUltrasonicInterval+0x44>)
 8002774:	60d3      	str	r3, [r2, #12]

	    HAL_TIM_Base_Init(&htim6);
 8002776:	4804      	ldr	r0, [pc, #16]	@ (8002788 <SetUltrasonicInterval+0x44>)
 8002778:	f002 fbae 	bl	8004ed8 <HAL_TIM_Base_Init>
	}
 800277c:	bf00      	nop
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	10624dd3 	.word	0x10624dd3
 8002788:	2000028c 	.word	0x2000028c

0800278c <TriggerUltrasonic>:



	void TriggerUltrasonic(void) {
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	    // impuls TRIG uÅ¼ywajÄ…c timera
	    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8002790:	2201      	movs	r2, #1
 8002792:	2180      	movs	r1, #128	@ 0x80
 8002794:	4803      	ldr	r0, [pc, #12]	@ (80027a4 <TriggerUltrasonic+0x18>)
 8002796:	f001 fd4d 	bl	8004234 <HAL_GPIO_WritePin>
	    HAL_TIM_Base_Start_IT(&htim7);  // skonfigurowany na 10us
 800279a:	4803      	ldr	r0, [pc, #12]	@ (80027a8 <TriggerUltrasonic+0x1c>)
 800279c:	f002 fbec 	bl	8004f78 <HAL_TIM_Base_Start_IT>


	}
 80027a0:	bf00      	nop
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40020000 	.word	0x40020000
 80027a8:	200002d4 	.word	0x200002d4

080027ac <HAL_TIM_PeriodElapsedCallback>:

	//  przerwania timera
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	    if (htim->Instance == TIM7) {
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d107      	bne.n	80027ce <HAL_TIM_PeriodElapsedCallback+0x22>
	        HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80027be:	2200      	movs	r2, #0
 80027c0:	2180      	movs	r1, #128	@ 0x80
 80027c2:	4809      	ldr	r0, [pc, #36]	@ (80027e8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80027c4:	f001 fd36 	bl	8004234 <HAL_GPIO_WritePin>
	        HAL_TIM_Base_Stop_IT(&htim7);
 80027c8:	4808      	ldr	r0, [pc, #32]	@ (80027ec <HAL_TIM_PeriodElapsedCallback+0x40>)
 80027ca:	f002 fc45 	bl	8005058 <HAL_TIM_Base_Stop_IT>
	    }
	    //  TIM6
	    if (htim->Instance == TIM6) {
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a07      	ldr	r2, [pc, #28]	@ (80027f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d101      	bne.n	80027dc <HAL_TIM_PeriodElapsedCallback+0x30>
	        TriggerUltrasonic();
 80027d8:	f7ff ffd8 	bl	800278c <TriggerUltrasonic>
	    }
	}
 80027dc:	bf00      	nop
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40001400 	.word	0x40001400
 80027e8:	40020000 	.word	0x40020000
 80027ec:	200002d4 	.word	0x200002d4
 80027f0:	40001000 	.word	0x40001000

080027f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027fa:	f000 fe01 	bl	8003400 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027fe:	f000 f839 	bl	8002874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002802:	f000 fa65 	bl	8002cd0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002806:	f000 fa3b 	bl	8002c80 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800280a:	f000 fa0f 	bl	8002c2c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800280e:	f000 f8a3 	bl	8002958 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002812:	f000 f94d 	bl	8002ab0 <MX_TIM3_Init>
  MX_TIM6_Init();
 8002816:	f000 f99f 	bl	8002b58 <MX_TIM6_Init>
  MX_TIM7_Init();
 800281a:	f000 f9d3 	bl	8002bc4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[USART_RX_Empty], 1);
 800281e:	4b0f      	ldr	r3, [pc, #60]	@ (800285c <main+0x68>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a0f      	ldr	r2, [pc, #60]	@ (8002860 <main+0x6c>)
 8002824:	4413      	add	r3, r2
 8002826:	2201      	movs	r2, #1
 8002828:	4619      	mov	r1, r3
 800282a:	480e      	ldr	r0, [pc, #56]	@ (8002864 <main+0x70>)
 800282c:	f004 fc03 	bl	8007036 <HAL_UART_Receive_IT>
  // Start TIM6 do generowania triggera w czujniku
 	    HAL_TIM_Base_Start_IT(&htim6);
 8002830:	480d      	ldr	r0, [pc, #52]	@ (8002868 <main+0x74>)
 8002832:	f002 fba1 	bl	8004f78 <HAL_TIM_Base_Start_IT>

 	    // Start TIM3 Input Capture on Channel 1
 	    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); //wÅ‚Ä…cza przerwanie ale w sumie nie wiem czy to tu powinno byÄ‡ w ogÃ³le
 8002836:	2100      	movs	r1, #0
 8002838:	480c      	ldr	r0, [pc, #48]	@ (800286c <main+0x78>)
 800283a:	f003 f847 	bl	80058cc <HAL_TIM_IC_Start_IT>

 	   // startuje pwm
 	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //servo 1
 800283e:	2100      	movs	r1, #0
 8002840:	480b      	ldr	r0, [pc, #44]	@ (8002870 <main+0x7c>)
 8002842:	f002 fc91 	bl	8005168 <HAL_TIM_PWM_Start>
 	   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); //servo 2
 8002846:	2104      	movs	r1, #4
 8002848:	4809      	ldr	r0, [pc, #36]	@ (8002870 <main+0x7c>)
 800284a:	f002 fc8d 	bl	8005168 <HAL_TIM_PWM_Start>

  while (1)
  {
	  //ServoWiper(); // na testowanie serva

		  HDLC_ProcessInput();
 800284e:	f7ff fcf5 	bl	800223c <HDLC_ProcessInput>

		  //czujnik
		  // Å¼eby dziaÅ‚aÅ‚ to trzeba zrobiÄ‡ tigger na high przez minimum 10 us
		  float dist = GetUltrasonicDistance();
 8002852:	f7ff ff17 	bl	8002684 <GetUltrasonicDistance>
 8002856:	ed87 0a01 	vstr	s0, [r7, #4]
  {
 800285a:	e7f8      	b.n	800284e <main+0x5a>
 800285c:	20002b68 	.word	0x20002b68
 8002860:	20001bb0 	.word	0x20001bb0
 8002864:	200003dc 	.word	0x200003dc
 8002868:	2000028c 	.word	0x2000028c
 800286c:	20000244 	.word	0x20000244
 8002870:	200001fc 	.word	0x200001fc

08002874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b094      	sub	sp, #80	@ 0x50
 8002878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800287a:	f107 031c 	add.w	r3, r7, #28
 800287e:	2234      	movs	r2, #52	@ 0x34
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f006 f8e9 	bl	8008a5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002888:	f107 0308 	add.w	r3, r7, #8
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002898:	2300      	movs	r3, #0
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	4b2c      	ldr	r3, [pc, #176]	@ (8002950 <SystemClock_Config+0xdc>)
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002950 <SystemClock_Config+0xdc>)
 80028a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a8:	4b29      	ldr	r3, [pc, #164]	@ (8002950 <SystemClock_Config+0xdc>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028b4:	2300      	movs	r3, #0
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <SystemClock_Config+0xe0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a25      	ldr	r2, [pc, #148]	@ (8002954 <SystemClock_Config+0xe0>)
 80028be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b23      	ldr	r3, [pc, #140]	@ (8002954 <SystemClock_Config+0xe0>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80028cc:	603b      	str	r3, [r7, #0]
 80028ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028d0:	2302      	movs	r3, #2
 80028d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028d4:	2301      	movs	r3, #1
 80028d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028d8:	2310      	movs	r3, #16
 80028da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028dc:	2302      	movs	r3, #2
 80028de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028e0:	2300      	movs	r3, #0
 80028e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028e4:	2308      	movs	r3, #8
 80028e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80028e8:	23b4      	movs	r3, #180	@ 0xb4
 80028ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028ec:	2302      	movs	r3, #2
 80028ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80028f0:	2302      	movs	r3, #2
 80028f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80028f4:	2302      	movs	r3, #2
 80028f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028f8:	f107 031c 	add.w	r3, r7, #28
 80028fc:	4618      	mov	r0, r3
 80028fe:	f002 f84d 	bl	800499c <HAL_RCC_OscConfig>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002908:	f000 fa50 	bl	8002dac <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800290c:	f001 fcac 	bl	8004268 <HAL_PWREx_EnableOverDrive>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002916:	f000 fa49 	bl	8002dac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800291a:	230f      	movs	r3, #15
 800291c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 800291e:	2303      	movs	r3, #3
 8002920:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002926:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800292a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800292c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002930:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002932:	f107 0308 	add.w	r3, r7, #8
 8002936:	2105      	movs	r1, #5
 8002938:	4618      	mov	r0, r3
 800293a:	f001 fce5 	bl	8004308 <HAL_RCC_ClockConfig>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002944:	f000 fa32 	bl	8002dac <Error_Handler>
  }
}
 8002948:	bf00      	nop
 800294a:	3750      	adds	r7, #80	@ 0x50
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40023800 	.word	0x40023800
 8002954:	40007000 	.word	0x40007000

08002958 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b096      	sub	sp, #88	@ 0x58
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800295e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002976:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	611a      	str	r2, [r3, #16]
 8002986:	615a      	str	r2, [r3, #20]
 8002988:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	2220      	movs	r2, #32
 800298e:	2100      	movs	r1, #0
 8002990:	4618      	mov	r0, r3
 8002992:	f006 f862 	bl	8008a5a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002996:	4b44      	ldr	r3, [pc, #272]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002998:	4a44      	ldr	r2, [pc, #272]	@ (8002aac <MX_TIM1_Init+0x154>)
 800299a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 54;
 800299c:	4b42      	ldr	r3, [pc, #264]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 800299e:	2236      	movs	r2, #54	@ 0x36
 80029a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a2:	4b41      	ldr	r3, [pc, #260]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65453;
 80029a8:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029aa:	f64f 72ad 	movw	r2, #65453	@ 0xffad
 80029ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b0:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029b6:	4b3c      	ldr	r3, [pc, #240]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029bc:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029be:	2200      	movs	r2, #0
 80029c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80029c2:	4839      	ldr	r0, [pc, #228]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029c4:	f002 fa88 	bl	8004ed8 <HAL_TIM_Base_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80029ce:	f000 f9ed 	bl	8002dac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029d8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80029dc:	4619      	mov	r1, r3
 80029de:	4832      	ldr	r0, [pc, #200]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029e0:	f003 faea 	bl	8005fb8 <HAL_TIM_ConfigClockSource>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80029ea:	f000 f9df 	bl	8002dac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029ee:	482e      	ldr	r0, [pc, #184]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 80029f0:	f002 fb61 	bl	80050b6 <HAL_TIM_PWM_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80029fa:	f000 f9d7 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029fe:	2300      	movs	r3, #0
 8002a00:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4826      	ldr	r0, [pc, #152]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002a0e:	f004 f91f 	bl	8006c50 <HAL_TIMEx_MasterConfigSynchronization>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002a18:	f000 f9c8 	bl	8002dac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a1c:	2360      	movs	r3, #96	@ 0x60
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002a20:	2300      	movs	r3, #0
 8002a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a24:	2300      	movs	r3, #0
 8002a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a30:	2300      	movs	r3, #0
 8002a32:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a34:	2300      	movs	r3, #0
 8002a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4819      	ldr	r0, [pc, #100]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002a42:	f003 f9f7 	bl	8005e34 <HAL_TIM_PWM_ConfigChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002a4c:	f000 f9ae 	bl	8002dac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a54:	2204      	movs	r2, #4
 8002a56:	4619      	mov	r1, r3
 8002a58:	4813      	ldr	r0, [pc, #76]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002a5a:	f003 f9eb 	bl	8005e34 <HAL_TIM_PWM_ConfigChannel>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002a64:	f000 f9a2 	bl	8002dac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a80:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a82:	2300      	movs	r3, #0
 8002a84:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4807      	ldr	r0, [pc, #28]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002a8c:	f004 f95c 	bl	8006d48 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002a96:	f000 f989 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a9a:	4803      	ldr	r0, [pc, #12]	@ (8002aa8 <MX_TIM1_Init+0x150>)
 8002a9c:	f000 fac2 	bl	8003024 <HAL_TIM_MspPostInit>

}
 8002aa0:	bf00      	nop
 8002aa2:	3758      	adds	r7, #88	@ 0x58
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	200001fc 	.word	0x200001fc
 8002aac:	40010000 	.word	0x40010000

08002ab0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab6:	f107 0310 	add.w	r3, r7, #16
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002ac0:	463b      	mov	r3, r7
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	605a      	str	r2, [r3, #4]
 8002ac8:	609a      	str	r2, [r3, #8]
 8002aca:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002acc:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002ace:	4a21      	ldr	r2, [pc, #132]	@ (8002b54 <MX_TIM3_Init+0xa4>)
 8002ad0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 44;
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002ad4:	222c      	movs	r2, #44	@ 0x2c
 8002ad6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 38000;
 8002ade:	4b1c      	ldr	r3, [pc, #112]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002ae0:	f249 4270 	movw	r2, #38000	@ 0x9470
 8002ae4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aec:	4b18      	ldr	r3, [pc, #96]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002af2:	4817      	ldr	r0, [pc, #92]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002af4:	f002 fe9a 	bl	800582c <HAL_TIM_IC_Init>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002afe:	f000 f955 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b0a:	f107 0310 	add.w	r3, r7, #16
 8002b0e:	4619      	mov	r1, r3
 8002b10:	480f      	ldr	r0, [pc, #60]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002b12:	f004 f89d 	bl	8006c50 <HAL_TIMEx_MasterConfigSynchronization>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002b1c:	f000 f946 	bl	8002dac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002b20:	230a      	movs	r3, #10
 8002b22:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b24:	2301      	movs	r3, #1
 8002b26:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002b30:	463b      	mov	r3, r7
 8002b32:	2200      	movs	r2, #0
 8002b34:	4619      	mov	r1, r3
 8002b36:	4806      	ldr	r0, [pc, #24]	@ (8002b50 <MX_TIM3_Init+0xa0>)
 8002b38:	f003 f8e0 	bl	8005cfc <HAL_TIM_IC_ConfigChannel>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002b42:	f000 f933 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b46:	bf00      	nop
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000244 	.word	0x20000244
 8002b54:	40000400 	.word	0x40000400

08002b58 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b5e:	463b      	mov	r3, r7
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002b66:	4b15      	ldr	r3, [pc, #84]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b68:	4a15      	ldr	r2, [pc, #84]	@ (8002bc0 <MX_TIM6_Init+0x68>)
 8002b6a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8399;
 8002b6c:	4b13      	ldr	r3, [pc, #76]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b6e:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002b72:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b7c:	2263      	movs	r2, #99	@ 0x63
 8002b7e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b80:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002b86:	480d      	ldr	r0, [pc, #52]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002b88:	f002 f9a6 	bl	8004ed8 <HAL_TIM_Base_Init>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002b92:	f000 f90b 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b96:	2300      	movs	r3, #0
 8002b98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002b9e:	463b      	mov	r3, r7
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4806      	ldr	r0, [pc, #24]	@ (8002bbc <MX_TIM6_Init+0x64>)
 8002ba4:	f004 f854 	bl	8006c50 <HAL_TIMEx_MasterConfigSynchronization>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002bae:	f000 f8fd 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	2000028c 	.word	0x2000028c
 8002bc0:	40001000 	.word	0x40001000

08002bc4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bca:	463b      	mov	r3, r7
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002bd2:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002bd4:	4a14      	ldr	r2, [pc, #80]	@ (8002c28 <MX_TIM7_Init+0x64>)
 8002bd6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8002bd8:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002bda:	22b3      	movs	r2, #179	@ 0xb3
 8002bdc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bde:	4b11      	ldr	r3, [pc, #68]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8002be4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002be6:	2209      	movs	r2, #9
 8002be8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bea:	4b0e      	ldr	r3, [pc, #56]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002bf0:	480c      	ldr	r0, [pc, #48]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002bf2:	f002 f971 	bl	8004ed8 <HAL_TIM_Base_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002bfc:	f000 f8d6 	bl	8002dac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c00:	2300      	movs	r3, #0
 8002c02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c04:	2300      	movs	r3, #0
 8002c06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002c08:	463b      	mov	r3, r7
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4805      	ldr	r0, [pc, #20]	@ (8002c24 <MX_TIM7_Init+0x60>)
 8002c0e:	f004 f81f 	bl	8006c50 <HAL_TIMEx_MasterConfigSynchronization>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8002c18:	f000 f8c8 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	200002d4 	.word	0x200002d4
 8002c28:	40001400 	.word	0x40001400

08002c2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c30:	4b11      	ldr	r3, [pc, #68]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c32:	4a12      	ldr	r2, [pc, #72]	@ (8002c7c <MX_USART2_UART_Init+0x50>)
 8002c34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c36:	4b10      	ldr	r3, [pc, #64]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c44:	4b0c      	ldr	r3, [pc, #48]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c50:	4b09      	ldr	r3, [pc, #36]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c52:	220c      	movs	r2, #12
 8002c54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c56:	4b08      	ldr	r3, [pc, #32]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c5c:	4b06      	ldr	r3, [pc, #24]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c62:	4805      	ldr	r0, [pc, #20]	@ (8002c78 <MX_USART2_UART_Init+0x4c>)
 8002c64:	f004 f8d6 	bl	8006e14 <HAL_UART_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c6e:	f000 f89d 	bl	8002dac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200003dc 	.word	0x200003dc
 8002c7c:	40004400 	.word	0x40004400

08002c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	607b      	str	r3, [r7, #4]
 8002c8a:	4b10      	ldr	r3, [pc, #64]	@ (8002ccc <MX_DMA_Init+0x4c>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002ccc <MX_DMA_Init+0x4c>)
 8002c90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c96:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <MX_DMA_Init+0x4c>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c9e:	607b      	str	r3, [r7, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	2039      	movs	r0, #57	@ 0x39
 8002ca8:	f000 fcf7 	bl	800369a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002cac:	2039      	movs	r0, #57	@ 0x39
 8002cae:	f000 fd10 	bl	80036d2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	203a      	movs	r0, #58	@ 0x3a
 8002cb8:	f000 fcef 	bl	800369a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002cbc:	203a      	movs	r0, #58	@ 0x3a
 8002cbe:	f000 fd08 	bl	80036d2 <HAL_NVIC_EnableIRQ>

}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40023800 	.word	0x40023800

08002cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08a      	sub	sp, #40	@ 0x28
 8002cd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd6:	f107 0314 	add.w	r3, r7, #20
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	60da      	str	r2, [r3, #12]
 8002ce4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	4b2d      	ldr	r3, [pc, #180]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	4a2c      	ldr	r2, [pc, #176]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	613b      	str	r3, [r7, #16]
 8002d00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b26      	ldr	r3, [pc, #152]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	4a25      	ldr	r2, [pc, #148]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d12:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d26:	4a1e      	ldr	r2, [pc, #120]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	4a17      	ldr	r2, [pc, #92]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d44:	f043 0302 	orr.w	r3, r3, #2
 8002d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4a:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <MX_GPIO_Init+0xd0>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|TRIG_Pin_Pin, GPIO_PIN_RESET);
 8002d56:	2200      	movs	r2, #0
 8002d58:	21b0      	movs	r1, #176	@ 0xb0
 8002d5a:	4812      	ldr	r0, [pc, #72]	@ (8002da4 <MX_GPIO_Init+0xd4>)
 8002d5c:	f001 fa6a 	bl	8004234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d70:	f107 0314 	add.w	r3, r7, #20
 8002d74:	4619      	mov	r1, r3
 8002d76:	480c      	ldr	r0, [pc, #48]	@ (8002da8 <MX_GPIO_Init+0xd8>)
 8002d78:	f001 f8c8 	bl	8003f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin TRIG_Pin_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|TRIG_Pin_Pin;
 8002d7c:	23b0      	movs	r3, #176	@ 0xb0
 8002d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d80:	2301      	movs	r3, #1
 8002d82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d8c:	f107 0314 	add.w	r3, r7, #20
 8002d90:	4619      	mov	r1, r3
 8002d92:	4804      	ldr	r0, [pc, #16]	@ (8002da4 <MX_GPIO_Init+0xd4>)
 8002d94:	f001 f8ba 	bl	8003f0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d98:	bf00      	nop
 8002d9a:	3728      	adds	r7, #40	@ 0x28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40020000 	.word	0x40020000
 8002da8:	40020800 	.word	0x40020800

08002dac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002db0:	b672      	cpsid	i
}
 8002db2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002db4:	bf00      	nop
 8002db6:	e7fd      	b.n	8002db4 <Error_Handler+0x8>

08002db8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	607b      	str	r3, [r7, #4]
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dce:	4b0d      	ldr	r3, [pc, #52]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	4a08      	ldr	r2, [pc, #32]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002de4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <HAL_MspInit+0x4c>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002df6:	2007      	movs	r0, #7
 8002df8:	f000 fc44 	bl	8003684 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dfc:	bf00      	nop
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40023800 	.word	0x40023800

08002e08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a53      	ldr	r2, [pc, #332]	@ (8002f64 <HAL_TIM_Base_MspInit+0x15c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d170      	bne.n	8002efc <HAL_TIM_Base_MspInit+0xf4>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	4b52      	ldr	r3, [pc, #328]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	4a51      	ldr	r2, [pc, #324]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e2a:	4b4f      	ldr	r3, [pc, #316]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002e36:	4b4d      	ldr	r3, [pc, #308]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e38:	4a4d      	ldr	r2, [pc, #308]	@ (8002f70 <HAL_TIM_Base_MspInit+0x168>)
 8002e3a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002e3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e3e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002e42:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e44:	4b49      	ldr	r3, [pc, #292]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e46:	2240      	movs	r2, #64	@ 0x40
 8002e48:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e4a:	4b48      	ldr	r3, [pc, #288]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002e50:	4b46      	ldr	r3, [pc, #280]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e56:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e58:	4b44      	ldr	r3, [pc, #272]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e5a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002e5e:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e60:	4b42      	ldr	r3, [pc, #264]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e66:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002e68:	4b40      	ldr	r3, [pc, #256]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e6e:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002e70:	4b3e      	ldr	r3, [pc, #248]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e76:	4b3d      	ldr	r3, [pc, #244]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002e7c:	483b      	ldr	r0, [pc, #236]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e7e:	f000 fc43 	bl	8003708 <HAL_DMA_Init>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002e88:	f7ff ff90 	bl	8002dac <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a37      	ldr	r2, [pc, #220]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e90:	625a      	str	r2, [r3, #36]	@ 0x24
 8002e92:	4a36      	ldr	r2, [pc, #216]	@ (8002f6c <HAL_TIM_Base_MspInit+0x164>)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 8002e98:	4b36      	ldr	r3, [pc, #216]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002e9a:	4a37      	ldr	r2, [pc, #220]	@ (8002f78 <HAL_TIM_Base_MspInit+0x170>)
 8002e9c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
 8002e9e:	4b35      	ldr	r3, [pc, #212]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ea0:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002ea4:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ea6:	4b33      	ldr	r3, [pc, #204]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ea8:	2240      	movs	r2, #64	@ 0x40
 8002eaa:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eac:	4b31      	ldr	r3, [pc, #196]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002eb2:	4b30      	ldr	r3, [pc, #192]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002eb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eb8:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002eba:	4b2e      	ldr	r3, [pc, #184]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ebc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ec0:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ec4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ec8:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8002eca:	4b2a      	ldr	r3, [pc, #168]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ecc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ed0:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002ed2:	4b28      	ldr	r3, [pc, #160]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ed8:	4b26      	ldr	r3, [pc, #152]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8002ede:	4825      	ldr	r0, [pc, #148]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ee0:	f000 fc12 	bl	8003708 <HAL_DMA_Init>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_TIM_Base_MspInit+0xe6>
    {
      Error_Handler();
 8002eea:	f7ff ff5f 	bl	8002dac <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a20      	ldr	r2, [pc, #128]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ef2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8002f74 <HAL_TIM_Base_MspInit+0x16c>)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002efa:	e02e      	b.n	8002f5a <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM6)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1e      	ldr	r2, [pc, #120]	@ (8002f7c <HAL_TIM_Base_MspInit+0x174>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d116      	bne.n	8002f34 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	4a16      	ldr	r2, [pc, #88]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f10:	f043 0310 	orr.w	r3, r3, #16
 8002f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f16:	4b14      	ldr	r3, [pc, #80]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2100      	movs	r1, #0
 8002f26:	2036      	movs	r0, #54	@ 0x36
 8002f28:	f000 fbb7 	bl	800369a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f2c:	2036      	movs	r0, #54	@ 0x36
 8002f2e:	f000 fbd0 	bl	80036d2 <HAL_NVIC_EnableIRQ>
}
 8002f32:	e012      	b.n	8002f5a <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM7)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a11      	ldr	r2, [pc, #68]	@ (8002f80 <HAL_TIM_Base_MspInit+0x178>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d10d      	bne.n	8002f5a <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	4a08      	ldr	r2, [pc, #32]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f48:	f043 0320 	orr.w	r3, r3, #32
 8002f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <HAL_TIM_Base_MspInit+0x160>)
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f003 0320 	and.w	r3, r3, #32
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
}
 8002f5a:	bf00      	nop
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40010000 	.word	0x40010000
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	2000031c 	.word	0x2000031c
 8002f70:	40026428 	.word	0x40026428
 8002f74:	2000037c 	.word	0x2000037c
 8002f78:	40026440 	.word	0x40026440
 8002f7c:	40001000 	.word	0x40001000
 8002f80:	40001400 	.word	0x40001400

08002f84 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08a      	sub	sp, #40	@ 0x28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8c:	f107 0314 	add.w	r3, r7, #20
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	605a      	str	r2, [r3, #4]
 8002f96:	609a      	str	r2, [r3, #8]
 8002f98:	60da      	str	r2, [r3, #12]
 8002f9a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a1d      	ldr	r2, [pc, #116]	@ (8003018 <HAL_TIM_IC_MspInit+0x94>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d133      	bne.n	800300e <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	4b1c      	ldr	r3, [pc, #112]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	4a1b      	ldr	r2, [pc, #108]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fb6:	4b19      	ldr	r3, [pc, #100]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	613b      	str	r3, [r7, #16]
 8002fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	4b15      	ldr	r3, [pc, #84]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	4a14      	ldr	r2, [pc, #80]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd2:	4b12      	ldr	r3, [pc, #72]	@ (800301c <HAL_TIM_IC_MspInit+0x98>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fde:	2340      	movs	r3, #64	@ 0x40
 8002fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff2:	f107 0314 	add.w	r3, r7, #20
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4809      	ldr	r0, [pc, #36]	@ (8003020 <HAL_TIM_IC_MspInit+0x9c>)
 8002ffa:	f000 ff87 	bl	8003f0c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2100      	movs	r1, #0
 8003002:	201d      	movs	r0, #29
 8003004:	f000 fb49 	bl	800369a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003008:	201d      	movs	r0, #29
 800300a:	f000 fb62 	bl	80036d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800300e:	bf00      	nop
 8003010:	3728      	adds	r7, #40	@ 0x28
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40000400 	.word	0x40000400
 800301c:	40023800 	.word	0x40023800
 8003020:	40020000 	.word	0x40020000

08003024 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302c:	f107 030c 	add.w	r3, r7, #12
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	60da      	str	r2, [r3, #12]
 800303a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a12      	ldr	r2, [pc, #72]	@ (800308c <HAL_TIM_MspPostInit+0x68>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d11e      	bne.n	8003084 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	4b11      	ldr	r3, [pc, #68]	@ (8003090 <HAL_TIM_MspPostInit+0x6c>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	4a10      	ldr	r2, [pc, #64]	@ (8003090 <HAL_TIM_MspPostInit+0x6c>)
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	6313      	str	r3, [r2, #48]	@ 0x30
 8003056:	4b0e      	ldr	r3, [pc, #56]	@ (8003090 <HAL_TIM_MspPostInit+0x6c>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003062:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003068:	2302      	movs	r3, #2
 800306a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003070:	2300      	movs	r3, #0
 8003072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003074:	2301      	movs	r3, #1
 8003076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003078:	f107 030c 	add.w	r3, r7, #12
 800307c:	4619      	mov	r1, r3
 800307e:	4805      	ldr	r0, [pc, #20]	@ (8003094 <HAL_TIM_MspPostInit+0x70>)
 8003080:	f000 ff44 	bl	8003f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003084:	bf00      	nop
 8003086:	3720      	adds	r7, #32
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40010000 	.word	0x40010000
 8003090:	40023800 	.word	0x40023800
 8003094:	40020000 	.word	0x40020000

08003098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	@ 0x28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	60da      	str	r2, [r3, #12]
 80030ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1d      	ldr	r2, [pc, #116]	@ (800312c <HAL_UART_MspInit+0x94>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d133      	bne.n	8003122 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	4b1c      	ldr	r3, [pc, #112]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ca:	4b19      	ldr	r3, [pc, #100]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	4b15      	ldr	r3, [pc, #84]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	4a14      	ldr	r2, [pc, #80]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e6:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <HAL_UART_MspInit+0x98>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80030f2:	230c      	movs	r3, #12
 80030f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2302      	movs	r3, #2
 80030f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030fe:	2303      	movs	r3, #3
 8003100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003102:	2307      	movs	r3, #7
 8003104:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003106:	f107 0314 	add.w	r3, r7, #20
 800310a:	4619      	mov	r1, r3
 800310c:	4809      	ldr	r0, [pc, #36]	@ (8003134 <HAL_UART_MspInit+0x9c>)
 800310e:	f000 fefd 	bl	8003f0c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	2026      	movs	r0, #38	@ 0x26
 8003118:	f000 fabf 	bl	800369a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800311c:	2026      	movs	r0, #38	@ 0x26
 800311e:	f000 fad8 	bl	80036d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003122:	bf00      	nop
 8003124:	3728      	adds	r7, #40	@ 0x28
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40004400 	.word	0x40004400
 8003130:	40023800 	.word	0x40023800
 8003134:	40020000 	.word	0x40020000

08003138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800313c:	bf00      	nop
 800313e:	e7fd      	b.n	800313c <NMI_Handler+0x4>

08003140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <HardFault_Handler+0x4>

08003148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800314c:	bf00      	nop
 800314e:	e7fd      	b.n	800314c <MemManage_Handler+0x4>

08003150 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <BusFault_Handler+0x4>

08003158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <UsageFault_Handler+0x4>

08003160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003164:	bf00      	nop
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800316e:	b480      	push	{r7}
 8003170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003172:	bf00      	nop
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003180:	bf00      	nop
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800318e:	f000 f989 	bl	80034a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800319c:	4802      	ldr	r0, [pc, #8]	@ (80031a8 <TIM3_IRQHandler+0x10>)
 800319e:	f002 fcbd 	bl	8005b1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000244 	.word	0x20000244

080031ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031b0:	4802      	ldr	r0, [pc, #8]	@ (80031bc <USART2_IRQHandler+0x10>)
 80031b2:	f003 ff65 	bl	8007080 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	200003dc 	.word	0x200003dc

080031c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031c4:	4802      	ldr	r0, [pc, #8]	@ (80031d0 <TIM6_DAC_IRQHandler+0x10>)
 80031c6:	f002 fca9 	bl	8005b1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	2000028c 	.word	0x2000028c

080031d4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 80031d8:	4802      	ldr	r0, [pc, #8]	@ (80031e4 <DMA2_Stream1_IRQHandler+0x10>)
 80031da:	f000 fc2d 	bl	8003a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	2000031c 	.word	0x2000031c

080031e8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 80031ec:	4802      	ldr	r0, [pc, #8]	@ (80031f8 <DMA2_Stream2_IRQHandler+0x10>)
 80031ee:	f000 fc23 	bl	8003a38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	2000037c 	.word	0x2000037c

080031fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return 1;
 8003200:	2301      	movs	r3, #1
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <_kill>:

int _kill(int pid, int sig)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003216:	f005 fc73 	bl	8008b00 <__errno>
 800321a:	4603      	mov	r3, r0
 800321c:	2216      	movs	r2, #22
 800321e:	601a      	str	r2, [r3, #0]
  return -1;
 8003220:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003224:	4618      	mov	r0, r3
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <_exit>:

void _exit (int status)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003234:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f7ff ffe7 	bl	800320c <_kill>
  while (1) {}    /* Make sure we hang here */
 800323e:	bf00      	nop
 8003240:	e7fd      	b.n	800323e <_exit+0x12>

08003242 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b086      	sub	sp, #24
 8003246:	af00      	add	r7, sp, #0
 8003248:	60f8      	str	r0, [r7, #12]
 800324a:	60b9      	str	r1, [r7, #8]
 800324c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	e00a      	b.n	800326a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003254:	f3af 8000 	nop.w
 8003258:	4601      	mov	r1, r0
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	1c5a      	adds	r2, r3, #1
 800325e:	60ba      	str	r2, [r7, #8]
 8003260:	b2ca      	uxtb	r2, r1
 8003262:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	3301      	adds	r3, #1
 8003268:	617b      	str	r3, [r7, #20]
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	429a      	cmp	r2, r3
 8003270:	dbf0      	blt.n	8003254 <_read+0x12>
  }

  return len;
 8003272:	687b      	ldr	r3, [r7, #4]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003288:	2300      	movs	r3, #0
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	e009      	b.n	80032a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	60ba      	str	r2, [r7, #8]
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	4618      	mov	r0, r3
 8003298:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	3301      	adds	r3, #1
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	dbf1      	blt.n	800328e <_write+0x12>
  }
  return len;
 80032aa:	687b      	ldr	r3, [r7, #4]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <_close>:

int _close(int file)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032dc:	605a      	str	r2, [r3, #4]
  return 0;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <_isatty>:

int _isatty(int file)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032f4:	2301      	movs	r3, #1
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003302:	b480      	push	{r7}
 8003304:	b085      	sub	sp, #20
 8003306:	af00      	add	r7, sp, #0
 8003308:	60f8      	str	r0, [r7, #12]
 800330a:	60b9      	str	r1, [r7, #8]
 800330c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003324:	4a14      	ldr	r2, [pc, #80]	@ (8003378 <_sbrk+0x5c>)
 8003326:	4b15      	ldr	r3, [pc, #84]	@ (800337c <_sbrk+0x60>)
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003330:	4b13      	ldr	r3, [pc, #76]	@ (8003380 <_sbrk+0x64>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d102      	bne.n	800333e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <_sbrk+0x64>)
 800333a:	4a12      	ldr	r2, [pc, #72]	@ (8003384 <_sbrk+0x68>)
 800333c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800333e:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <_sbrk+0x64>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4413      	add	r3, r2
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	429a      	cmp	r2, r3
 800334a:	d207      	bcs.n	800335c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800334c:	f005 fbd8 	bl	8008b00 <__errno>
 8003350:	4603      	mov	r3, r0
 8003352:	220c      	movs	r2, #12
 8003354:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800335a:	e009      	b.n	8003370 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800335c:	4b08      	ldr	r3, [pc, #32]	@ (8003380 <_sbrk+0x64>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003362:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <_sbrk+0x64>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4413      	add	r3, r2
 800336a:	4a05      	ldr	r2, [pc, #20]	@ (8003380 <_sbrk+0x64>)
 800336c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800336e:	68fb      	ldr	r3, [r7, #12]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	20020000 	.word	0x20020000
 800337c:	00000400 	.word	0x00000400
 8003380:	200050e8 	.word	0x200050e8
 8003384:	20005240 	.word	0x20005240

08003388 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <SystemInit+0x20>)
 800338e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003392:	4a05      	ldr	r2, [pc, #20]	@ (80033a8 <SystemInit+0x20>)
 8003394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800339c:	bf00      	nop
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80033ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80033b0:	f7ff ffea 	bl	8003388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033b4:	480c      	ldr	r0, [pc, #48]	@ (80033e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033b6:	490d      	ldr	r1, [pc, #52]	@ (80033ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033b8:	4a0d      	ldr	r2, [pc, #52]	@ (80033f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033bc:	e002      	b.n	80033c4 <LoopCopyDataInit>

080033be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033c2:	3304      	adds	r3, #4

080033c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033c8:	d3f9      	bcc.n	80033be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ca:	4a0a      	ldr	r2, [pc, #40]	@ (80033f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033cc:	4c0a      	ldr	r4, [pc, #40]	@ (80033f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033d0:	e001      	b.n	80033d6 <LoopFillZerobss>

080033d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033d4:	3204      	adds	r2, #4

080033d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033d8:	d3fb      	bcc.n	80033d2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033da:	f005 fb97 	bl	8008b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033de:	f7ff fa09 	bl	80027f4 <main>
  bx  lr    
 80033e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80033e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033ec:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80033f0:	0800b148 	.word	0x0800b148
  ldr r2, =_sbss
 80033f4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80033f8:	2000523c 	.word	0x2000523c

080033fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033fc:	e7fe      	b.n	80033fc <ADC_IRQHandler>
	...

08003400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003404:	4b0e      	ldr	r3, [pc, #56]	@ (8003440 <HAL_Init+0x40>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0d      	ldr	r2, [pc, #52]	@ (8003440 <HAL_Init+0x40>)
 800340a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800340e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003410:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <HAL_Init+0x40>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a0a      	ldr	r2, [pc, #40]	@ (8003440 <HAL_Init+0x40>)
 8003416:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800341a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800341c:	4b08      	ldr	r3, [pc, #32]	@ (8003440 <HAL_Init+0x40>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a07      	ldr	r2, [pc, #28]	@ (8003440 <HAL_Init+0x40>)
 8003422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003428:	2003      	movs	r0, #3
 800342a:	f000 f92b 	bl	8003684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800342e:	2000      	movs	r0, #0
 8003430:	f000 f808 	bl	8003444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003434:	f7ff fcc0 	bl	8002db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40023c00 	.word	0x40023c00

08003444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800344c:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <HAL_InitTick+0x54>)
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4b12      	ldr	r3, [pc, #72]	@ (800349c <HAL_InitTick+0x58>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	4619      	mov	r1, r3
 8003456:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800345a:	fbb3 f3f1 	udiv	r3, r3, r1
 800345e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003462:	4618      	mov	r0, r3
 8003464:	f000 f943 	bl	80036ee <HAL_SYSTICK_Config>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e00e      	b.n	8003490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b0f      	cmp	r3, #15
 8003476:	d80a      	bhi.n	800348e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003478:	2200      	movs	r2, #0
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003480:	f000 f90b 	bl	800369a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003484:	4a06      	ldr	r2, [pc, #24]	@ (80034a0 <HAL_InitTick+0x5c>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
 800348c:	e000      	b.n	8003490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
}
 8003490:	4618      	mov	r0, r3
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000000 	.word	0x20000000
 800349c:	20000008 	.word	0x20000008
 80034a0:	20000004 	.word	0x20000004

080034a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a8:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <HAL_IncTick+0x20>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <HAL_IncTick+0x24>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4413      	add	r3, r2
 80034b4:	4a04      	ldr	r2, [pc, #16]	@ (80034c8 <HAL_IncTick+0x24>)
 80034b6:	6013      	str	r3, [r2, #0]
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000008 	.word	0x20000008
 80034c8:	200050ec 	.word	0x200050ec

080034cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  return uwTick;
 80034d0:	4b03      	ldr	r3, [pc, #12]	@ (80034e0 <HAL_GetTick+0x14>)
 80034d2:	681b      	ldr	r3, [r3, #0]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	200050ec 	.word	0x200050ec

080034e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f003 0307 	and.w	r3, r3, #7
 80034f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003528 <__NVIC_SetPriorityGrouping+0x44>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003500:	4013      	ands	r3, r2
 8003502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800350c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003516:	4a04      	ldr	r2, [pc, #16]	@ (8003528 <__NVIC_SetPriorityGrouping+0x44>)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	60d3      	str	r3, [r2, #12]
}
 800351c:	bf00      	nop
 800351e:	3714      	adds	r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000ed00 	.word	0xe000ed00

0800352c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003530:	4b04      	ldr	r3, [pc, #16]	@ (8003544 <__NVIC_GetPriorityGrouping+0x18>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	0a1b      	lsrs	r3, r3, #8
 8003536:	f003 0307 	and.w	r3, r3, #7
}
 800353a:	4618      	mov	r0, r3
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000ed00 	.word	0xe000ed00

08003548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003556:	2b00      	cmp	r3, #0
 8003558:	db0b      	blt.n	8003572 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800355a:	79fb      	ldrb	r3, [r7, #7]
 800355c:	f003 021f 	and.w	r2, r3, #31
 8003560:	4907      	ldr	r1, [pc, #28]	@ (8003580 <__NVIC_EnableIRQ+0x38>)
 8003562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003566:	095b      	lsrs	r3, r3, #5
 8003568:	2001      	movs	r0, #1
 800356a:	fa00 f202 	lsl.w	r2, r0, r2
 800356e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	e000e100 	.word	0xe000e100

08003584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	6039      	str	r1, [r7, #0]
 800358e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003594:	2b00      	cmp	r3, #0
 8003596:	db0a      	blt.n	80035ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	b2da      	uxtb	r2, r3
 800359c:	490c      	ldr	r1, [pc, #48]	@ (80035d0 <__NVIC_SetPriority+0x4c>)
 800359e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a2:	0112      	lsls	r2, r2, #4
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	440b      	add	r3, r1
 80035a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035ac:	e00a      	b.n	80035c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	4908      	ldr	r1, [pc, #32]	@ (80035d4 <__NVIC_SetPriority+0x50>)
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	3b04      	subs	r3, #4
 80035bc:	0112      	lsls	r2, r2, #4
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	440b      	add	r3, r1
 80035c2:	761a      	strb	r2, [r3, #24]
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	e000e100 	.word	0xe000e100
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d8:	b480      	push	{r7}
 80035da:	b089      	sub	sp, #36	@ 0x24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f1c3 0307 	rsb	r3, r3, #7
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	bf28      	it	cs
 80035f6:	2304      	movcs	r3, #4
 80035f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3304      	adds	r3, #4
 80035fe:	2b06      	cmp	r3, #6
 8003600:	d902      	bls.n	8003608 <NVIC_EncodePriority+0x30>
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	3b03      	subs	r3, #3
 8003606:	e000      	b.n	800360a <NVIC_EncodePriority+0x32>
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43da      	mvns	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	401a      	ands	r2, r3
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003620:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	fa01 f303 	lsl.w	r3, r1, r3
 800362a:	43d9      	mvns	r1, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003630:	4313      	orrs	r3, r2
         );
}
 8003632:	4618      	mov	r0, r3
 8003634:	3724      	adds	r7, #36	@ 0x24
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
	...

08003640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3b01      	subs	r3, #1
 800364c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003650:	d301      	bcc.n	8003656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003652:	2301      	movs	r3, #1
 8003654:	e00f      	b.n	8003676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003656:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <SysTick_Config+0x40>)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3b01      	subs	r3, #1
 800365c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365e:	210f      	movs	r1, #15
 8003660:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003664:	f7ff ff8e 	bl	8003584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003668:	4b05      	ldr	r3, [pc, #20]	@ (8003680 <SysTick_Config+0x40>)
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366e:	4b04      	ldr	r3, [pc, #16]	@ (8003680 <SysTick_Config+0x40>)
 8003670:	2207      	movs	r2, #7
 8003672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	e000e010 	.word	0xe000e010

08003684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff29 	bl	80034e4 <__NVIC_SetPriorityGrouping>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800369a:	b580      	push	{r7, lr}
 800369c:	b086      	sub	sp, #24
 800369e:	af00      	add	r7, sp, #0
 80036a0:	4603      	mov	r3, r0
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036ac:	f7ff ff3e 	bl	800352c <__NVIC_GetPriorityGrouping>
 80036b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	6978      	ldr	r0, [r7, #20]
 80036b8:	f7ff ff8e 	bl	80035d8 <NVIC_EncodePriority>
 80036bc:	4602      	mov	r2, r0
 80036be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff5d 	bl	8003584 <__NVIC_SetPriority>
}
 80036ca:	bf00      	nop
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	4603      	mov	r3, r0
 80036da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff ff31 	bl	8003548 <__NVIC_EnableIRQ>
}
 80036e6:	bf00      	nop
 80036e8:	3708      	adds	r7, #8
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b082      	sub	sp, #8
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff ffa2 	bl	8003640 <SysTick_Config>
 80036fc:	4603      	mov	r3, r0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003714:	f7ff feda 	bl	80034cc <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e099      	b.n	8003858 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0201 	bic.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003744:	e00f      	b.n	8003766 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003746:	f7ff fec1 	bl	80034cc <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b05      	cmp	r3, #5
 8003752:	d908      	bls.n	8003766 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2220      	movs	r2, #32
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2203      	movs	r2, #3
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e078      	b.n	8003858 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e8      	bne.n	8003746 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4b38      	ldr	r3, [pc, #224]	@ (8003860 <HAL_DMA_Init+0x158>)
 8003780:	4013      	ands	r3, r2
 8003782:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003792:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800379e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d107      	bne.n	80037d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c8:	4313      	orrs	r3, r2
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f023 0307 	bic.w	r3, r3, #7
 80037e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d117      	bne.n	800382a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00e      	beq.n	800382a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 fb01 	bl	8003e14 <DMA_CheckFifoParam>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d008      	beq.n	800382a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003826:	2301      	movs	r3, #1
 8003828:	e016      	b.n	8003858 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 fab8 	bl	8003da8 <DMA_CalcBaseAndBitshift>
 8003838:	4603      	mov	r3, r0
 800383a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003840:	223f      	movs	r2, #63	@ 0x3f
 8003842:	409a      	lsls	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	f010803f 	.word	0xf010803f

08003864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003872:	2300      	movs	r3, #0
 8003874:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003882:	2b01      	cmp	r3, #1
 8003884:	d101      	bne.n	800388a <HAL_DMA_Start_IT+0x26>
 8003886:	2302      	movs	r3, #2
 8003888:	e040      	b.n	800390c <HAL_DMA_Start_IT+0xa8>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b01      	cmp	r3, #1
 800389c:	d12f      	bne.n	80038fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fa4a 	bl	8003d4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	223f      	movs	r2, #63	@ 0x3f
 80038be:	409a      	lsls	r2, r3
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0216 	orr.w	r2, r2, #22
 80038d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d007      	beq.n	80038ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0208 	orr.w	r2, r2, #8
 80038ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	e005      	b.n	800390a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003906:	2302      	movs	r3, #2
 8003908:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800390a:	7dfb      	ldrb	r3, [r7, #23]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003920:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003922:	f7ff fdd3 	bl	80034cc <HAL_GetTick>
 8003926:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d008      	beq.n	8003946 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2280      	movs	r2, #128	@ 0x80
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e052      	b.n	80039ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 0216 	bic.w	r2, r2, #22
 8003954:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695a      	ldr	r2, [r3, #20]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003964:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	2b00      	cmp	r3, #0
 800396c:	d103      	bne.n	8003976 <HAL_DMA_Abort+0x62>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003972:	2b00      	cmp	r3, #0
 8003974:	d007      	beq.n	8003986 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0208 	bic.w	r2, r2, #8
 8003984:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0201 	bic.w	r2, r2, #1
 8003994:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003996:	e013      	b.n	80039c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003998:	f7ff fd98 	bl	80034cc <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b05      	cmp	r3, #5
 80039a4:	d90c      	bls.n	80039c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2220      	movs	r2, #32
 80039aa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2203      	movs	r2, #3
 80039b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e015      	b.n	80039ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1e4      	bne.n	8003998 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	223f      	movs	r2, #63	@ 0x3f
 80039d4:	409a      	lsls	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d004      	beq.n	8003a12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2280      	movs	r2, #128	@ 0x80
 8003a0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e00c      	b.n	8003a2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2205      	movs	r2, #5
 8003a16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0201 	bic.w	r2, r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a44:	4b8e      	ldr	r3, [pc, #568]	@ (8003c80 <HAL_DMA_IRQHandler+0x248>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a8e      	ldr	r2, [pc, #568]	@ (8003c84 <HAL_DMA_IRQHandler+0x24c>)
 8003a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4e:	0a9b      	lsrs	r3, r3, #10
 8003a50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a62:	2208      	movs	r2, #8
 8003a64:	409a      	lsls	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d01a      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d013      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0204 	bic.w	r2, r2, #4
 8003a8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a90:	2208      	movs	r2, #8
 8003a92:	409a      	lsls	r2, r3
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9c:	f043 0201 	orr.w	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d012      	beq.n	8003ada <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad2:	f043 0202 	orr.w	r2, r3, #2
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ade:	2204      	movs	r2, #4
 8003ae0:	409a      	lsls	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d012      	beq.n	8003b10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00b      	beq.n	8003b10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afc:	2204      	movs	r2, #4
 8003afe:	409a      	lsls	r2, r3
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b08:	f043 0204 	orr.w	r2, r3, #4
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b14:	2210      	movs	r2, #16
 8003b16:	409a      	lsls	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d043      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d03c      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b32:	2210      	movs	r2, #16
 8003b34:	409a      	lsls	r2, r3
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d018      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d108      	bne.n	8003b68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d024      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	4798      	blx	r3
 8003b66:	e01f      	b.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d01b      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	4798      	blx	r3
 8003b78:	e016      	b.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d107      	bne.n	8003b98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0208 	bic.w	r2, r2, #8
 8003b96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	2220      	movs	r2, #32
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 808f 	beq.w	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 8087 	beq.w	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bce:	2220      	movs	r2, #32
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b05      	cmp	r3, #5
 8003be0:	d136      	bne.n	8003c50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0216 	bic.w	r2, r2, #22
 8003bf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695a      	ldr	r2, [r3, #20]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d103      	bne.n	8003c12 <HAL_DMA_IRQHandler+0x1da>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0208 	bic.w	r2, r2, #8
 8003c20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c26:	223f      	movs	r2, #63	@ 0x3f
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d07e      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	4798      	blx	r3
        }
        return;
 8003c4e:	e079      	b.n	8003d44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01d      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10d      	bne.n	8003c88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d031      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4798      	blx	r3
 8003c7c:	e02c      	b.n	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
 8003c7e:	bf00      	nop
 8003c80:	20000000 	.word	0x20000000
 8003c84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d023      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	4798      	blx	r3
 8003c98:	e01e      	b.n	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10f      	bne.n	8003cc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 0210 	bic.w	r2, r2, #16
 8003cb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d032      	beq.n	8003d46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d022      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2205      	movs	r2, #5
 8003cf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0201 	bic.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	3301      	adds	r3, #1
 8003d08:	60bb      	str	r3, [r7, #8]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d307      	bcc.n	8003d20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f2      	bne.n	8003d04 <HAL_DMA_IRQHandler+0x2cc>
 8003d1e:	e000      	b.n	8003d22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	4798      	blx	r3
 8003d42:	e000      	b.n	8003d46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003d44:	bf00      	nop
    }
  }
}
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003d68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b40      	cmp	r3, #64	@ 0x40
 8003d78:	d108      	bne.n	8003d8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d8a:	e007      	b.n	8003d9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	60da      	str	r2, [r3, #12]
}
 8003d9c:	bf00      	nop
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	3b10      	subs	r3, #16
 8003db8:	4a14      	ldr	r2, [pc, #80]	@ (8003e0c <DMA_CalcBaseAndBitshift+0x64>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003dc2:	4a13      	ldr	r2, [pc, #76]	@ (8003e10 <DMA_CalcBaseAndBitshift+0x68>)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d909      	bls.n	8003dea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003dde:	f023 0303 	bic.w	r3, r3, #3
 8003de2:	1d1a      	adds	r2, r3, #4
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003de8:	e007      	b.n	8003dfa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003df2:	f023 0303 	bic.w	r3, r3, #3
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3714      	adds	r7, #20
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	aaaaaaab 	.word	0xaaaaaaab
 8003e10:	0800adc0 	.word	0x0800adc0

08003e14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d11f      	bne.n	8003e6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d856      	bhi.n	8003ee2 <DMA_CheckFifoParam+0xce>
 8003e34:	a201      	add	r2, pc, #4	@ (adr r2, 8003e3c <DMA_CheckFifoParam+0x28>)
 8003e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3a:	bf00      	nop
 8003e3c:	08003e4d 	.word	0x08003e4d
 8003e40:	08003e5f 	.word	0x08003e5f
 8003e44:	08003e4d 	.word	0x08003e4d
 8003e48:	08003ee3 	.word	0x08003ee3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d046      	beq.n	8003ee6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e5c:	e043      	b.n	8003ee6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e62:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e66:	d140      	bne.n	8003eea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e6c:	e03d      	b.n	8003eea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e76:	d121      	bne.n	8003ebc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d837      	bhi.n	8003eee <DMA_CheckFifoParam+0xda>
 8003e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003e84 <DMA_CheckFifoParam+0x70>)
 8003e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e84:	08003e95 	.word	0x08003e95
 8003e88:	08003e9b 	.word	0x08003e9b
 8003e8c:	08003e95 	.word	0x08003e95
 8003e90:	08003ead 	.word	0x08003ead
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e030      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d025      	beq.n	8003ef2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eaa:	e022      	b.n	8003ef2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003eb4:	d11f      	bne.n	8003ef6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003eba:	e01c      	b.n	8003ef6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d903      	bls.n	8003eca <DMA_CheckFifoParam+0xb6>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d003      	beq.n	8003ed0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ec8:	e018      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	73fb      	strb	r3, [r7, #15]
      break;
 8003ece:	e015      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00e      	beq.n	8003efa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	73fb      	strb	r3, [r7, #15]
      break;
 8003ee0:	e00b      	b.n	8003efa <DMA_CheckFifoParam+0xe6>
      break;
 8003ee2:	bf00      	nop
 8003ee4:	e00a      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;
 8003ee6:	bf00      	nop
 8003ee8:	e008      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;
 8003eea:	bf00      	nop
 8003eec:	e006      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;
 8003eee:	bf00      	nop
 8003ef0:	e004      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;
 8003ef2:	bf00      	nop
 8003ef4:	e002      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;   
 8003ef6:	bf00      	nop
 8003ef8:	e000      	b.n	8003efc <DMA_CheckFifoParam+0xe8>
      break;
 8003efa:	bf00      	nop
    }
  } 
  
  return status; 
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop

08003f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	@ 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f22:	2300      	movs	r3, #0
 8003f24:	61fb      	str	r3, [r7, #28]
 8003f26:	e165      	b.n	80041f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f28:	2201      	movs	r2, #1
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	f040 8154 	bne.w	80041ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d005      	beq.n	8003f5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d130      	bne.n	8003fc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	2203      	movs	r2, #3
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	4013      	ands	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68da      	ldr	r2, [r3, #12]
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f94:	2201      	movs	r2, #1
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f003 0201 	and.w	r2, r3, #1
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d017      	beq.n	8003ffc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	2203      	movs	r2, #3
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d123      	bne.n	8004050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	08da      	lsrs	r2, r3, #3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	3208      	adds	r2, #8
 8004010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	220f      	movs	r2, #15
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	08da      	lsrs	r2, r3, #3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3208      	adds	r2, #8
 800404a:	69b9      	ldr	r1, [r7, #24]
 800404c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	2203      	movs	r2, #3
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	43db      	mvns	r3, r3
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4013      	ands	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 0203 	and.w	r2, r3, #3
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4313      	orrs	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80ae 	beq.w	80041ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	4b5d      	ldr	r3, [pc, #372]	@ (800420c <HAL_GPIO_Init+0x300>)
 8004098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800409a:	4a5c      	ldr	r2, [pc, #368]	@ (800420c <HAL_GPIO_Init+0x300>)
 800409c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80040a2:	4b5a      	ldr	r3, [pc, #360]	@ (800420c <HAL_GPIO_Init+0x300>)
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040ae:	4a58      	ldr	r2, [pc, #352]	@ (8004210 <HAL_GPIO_Init+0x304>)
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	089b      	lsrs	r3, r3, #2
 80040b4:	3302      	adds	r3, #2
 80040b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	220f      	movs	r2, #15
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	43db      	mvns	r3, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4013      	ands	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004214 <HAL_GPIO_Init+0x308>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d025      	beq.n	8004126 <HAL_GPIO_Init+0x21a>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a4e      	ldr	r2, [pc, #312]	@ (8004218 <HAL_GPIO_Init+0x30c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01f      	beq.n	8004122 <HAL_GPIO_Init+0x216>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a4d      	ldr	r2, [pc, #308]	@ (800421c <HAL_GPIO_Init+0x310>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d019      	beq.n	800411e <HAL_GPIO_Init+0x212>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004220 <HAL_GPIO_Init+0x314>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_GPIO_Init+0x20e>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004224 <HAL_GPIO_Init+0x318>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00d      	beq.n	8004116 <HAL_GPIO_Init+0x20a>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004228 <HAL_GPIO_Init+0x31c>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <HAL_GPIO_Init+0x206>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a49      	ldr	r2, [pc, #292]	@ (800422c <HAL_GPIO_Init+0x320>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d101      	bne.n	800410e <HAL_GPIO_Init+0x202>
 800410a:	2306      	movs	r3, #6
 800410c:	e00c      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 800410e:	2307      	movs	r3, #7
 8004110:	e00a      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 8004112:	2305      	movs	r3, #5
 8004114:	e008      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 8004116:	2304      	movs	r3, #4
 8004118:	e006      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 800411a:	2303      	movs	r3, #3
 800411c:	e004      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 800411e:	2302      	movs	r3, #2
 8004120:	e002      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <HAL_GPIO_Init+0x21c>
 8004126:	2300      	movs	r3, #0
 8004128:	69fa      	ldr	r2, [r7, #28]
 800412a:	f002 0203 	and.w	r2, r2, #3
 800412e:	0092      	lsls	r2, r2, #2
 8004130:	4093      	lsls	r3, r2
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4313      	orrs	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004138:	4935      	ldr	r1, [pc, #212]	@ (8004210 <HAL_GPIO_Init+0x304>)
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	089b      	lsrs	r3, r3, #2
 800413e:	3302      	adds	r3, #2
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004146:	4b3a      	ldr	r3, [pc, #232]	@ (8004230 <HAL_GPIO_Init+0x324>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	43db      	mvns	r3, r3
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	4013      	ands	r3, r2
 8004154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800416a:	4a31      	ldr	r2, [pc, #196]	@ (8004230 <HAL_GPIO_Init+0x324>)
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004170:	4b2f      	ldr	r3, [pc, #188]	@ (8004230 <HAL_GPIO_Init+0x324>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	43db      	mvns	r3, r3
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	4013      	ands	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004194:	4a26      	ldr	r2, [pc, #152]	@ (8004230 <HAL_GPIO_Init+0x324>)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800419a:	4b25      	ldr	r3, [pc, #148]	@ (8004230 <HAL_GPIO_Init+0x324>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	4013      	ands	r3, r2
 80041a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041be:	4a1c      	ldr	r2, [pc, #112]	@ (8004230 <HAL_GPIO_Init+0x324>)
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004230 <HAL_GPIO_Init+0x324>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	4013      	ands	r3, r2
 80041d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041e8:	4a11      	ldr	r2, [pc, #68]	@ (8004230 <HAL_GPIO_Init+0x324>)
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	3301      	adds	r3, #1
 80041f2:	61fb      	str	r3, [r7, #28]
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	2b0f      	cmp	r3, #15
 80041f8:	f67f ae96 	bls.w	8003f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041fc:	bf00      	nop
 80041fe:	bf00      	nop
 8004200:	3724      	adds	r7, #36	@ 0x24
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	40023800 	.word	0x40023800
 8004210:	40013800 	.word	0x40013800
 8004214:	40020000 	.word	0x40020000
 8004218:	40020400 	.word	0x40020400
 800421c:	40020800 	.word	0x40020800
 8004220:	40020c00 	.word	0x40020c00
 8004224:	40021000 	.word	0x40021000
 8004228:	40021400 	.word	0x40021400
 800422c:	40021800 	.word	0x40021800
 8004230:	40013c00 	.word	0x40013c00

08004234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	807b      	strh	r3, [r7, #2]
 8004240:	4613      	mov	r3, r2
 8004242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004244:	787b      	ldrb	r3, [r7, #1]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800424a:	887a      	ldrh	r2, [r7, #2]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004250:	e003      	b.n	800425a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004252:	887b      	ldrh	r3, [r7, #2]
 8004254:	041a      	lsls	r2, r3, #16
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	619a      	str	r2, [r3, #24]
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
	...

08004268 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800426e:	2300      	movs	r3, #0
 8004270:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004272:	2300      	movs	r3, #0
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	4b20      	ldr	r3, [pc, #128]	@ (80042f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	4a1f      	ldr	r2, [pc, #124]	@ (80042f8 <HAL_PWREx_EnableOverDrive+0x90>)
 800427c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004280:	6413      	str	r3, [r2, #64]	@ 0x40
 8004282:	4b1d      	ldr	r3, [pc, #116]	@ (80042f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800428e:	4b1b      	ldr	r3, [pc, #108]	@ (80042fc <HAL_PWREx_EnableOverDrive+0x94>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004294:	f7ff f91a 	bl	80034cc <HAL_GetTick>
 8004298:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800429a:	e009      	b.n	80042b0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800429c:	f7ff f916 	bl	80034cc <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042aa:	d901      	bls.n	80042b0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e01f      	b.n	80042f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042b0:	4b13      	ldr	r3, [pc, #76]	@ (8004300 <HAL_PWREx_EnableOverDrive+0x98>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042bc:	d1ee      	bne.n	800429c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80042be:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042c4:	f7ff f902 	bl	80034cc <HAL_GetTick>
 80042c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042ca:	e009      	b.n	80042e0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042cc:	f7ff f8fe 	bl	80034cc <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042da:	d901      	bls.n	80042e0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e007      	b.n	80042f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042e0:	4b07      	ldr	r3, [pc, #28]	@ (8004300 <HAL_PWREx_EnableOverDrive+0x98>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042ec:	d1ee      	bne.n	80042cc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40023800 	.word	0x40023800
 80042fc:	420e0040 	.word	0x420e0040
 8004300:	40007000 	.word	0x40007000
 8004304:	420e0044 	.word	0x420e0044

08004308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0cc      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800431c:	4b68      	ldr	r3, [pc, #416]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d90c      	bls.n	8004344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b65      	ldr	r3, [pc, #404]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004332:	4b63      	ldr	r3, [pc, #396]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d001      	beq.n	8004344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e0b8      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d020      	beq.n	8004392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800435c:	4b59      	ldr	r3, [pc, #356]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	4a58      	ldr	r2, [pc, #352]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004366:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0308 	and.w	r3, r3, #8
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004374:	4b53      	ldr	r3, [pc, #332]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4a52      	ldr	r2, [pc, #328]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800437e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004380:	4b50      	ldr	r3, [pc, #320]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	494d      	ldr	r1, [pc, #308]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	4313      	orrs	r3, r2
 8004390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d044      	beq.n	8004428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a6:	4b47      	ldr	r3, [pc, #284]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d119      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e07f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d003      	beq.n	80043c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d107      	bne.n	80043d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c6:	4b3f      	ldr	r3, [pc, #252]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d109      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e06f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d6:	4b3b      	ldr	r3, [pc, #236]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e067      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043e6:	4b37      	ldr	r3, [pc, #220]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f023 0203 	bic.w	r2, r3, #3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	4934      	ldr	r1, [pc, #208]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043f8:	f7ff f868 	bl	80034cc <HAL_GetTick>
 80043fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fe:	e00a      	b.n	8004416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004400:	f7ff f864 	bl	80034cc <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e04f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004416:	4b2b      	ldr	r3, [pc, #172]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 020c 	and.w	r2, r3, #12
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	429a      	cmp	r2, r3
 8004426:	d1eb      	bne.n	8004400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004428:	4b25      	ldr	r3, [pc, #148]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d20c      	bcs.n	8004450 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004436:	4b22      	ldr	r3, [pc, #136]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	b2d2      	uxtb	r2, r2
 800443c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800443e:	4b20      	ldr	r3, [pc, #128]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	429a      	cmp	r2, r3
 800444a:	d001      	beq.n	8004450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e032      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800445c:	4b19      	ldr	r3, [pc, #100]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	4916      	ldr	r1, [pc, #88]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	4313      	orrs	r3, r2
 800446c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d009      	beq.n	800448e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800447a:	4b12      	ldr	r3, [pc, #72]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	490e      	ldr	r1, [pc, #56]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800448e:	f000 f855 	bl	800453c <HAL_RCC_GetSysClockFreq>
 8004492:	4602      	mov	r2, r0
 8004494:	4b0b      	ldr	r3, [pc, #44]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	490a      	ldr	r1, [pc, #40]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c0>)
 80044a0:	5ccb      	ldrb	r3, [r1, r3]
 80044a2:	fa22 f303 	lsr.w	r3, r2, r3
 80044a6:	4a09      	ldr	r2, [pc, #36]	@ (80044cc <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044aa:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <HAL_RCC_ClockConfig+0x1c8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe ffc8 	bl	8003444 <HAL_InitTick>

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40023c00 	.word	0x40023c00
 80044c4:	40023800 	.word	0x40023800
 80044c8:	0800ada8 	.word	0x0800ada8
 80044cc:	20000000 	.word	0x20000000
 80044d0:	20000004 	.word	0x20000004

080044d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044d8:	4b03      	ldr	r3, [pc, #12]	@ (80044e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044da:	681b      	ldr	r3, [r3, #0]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	20000000 	.word	0x20000000

080044ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f0:	f7ff fff0 	bl	80044d4 <HAL_RCC_GetHCLKFreq>
 80044f4:	4602      	mov	r2, r0
 80044f6:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_RCC_GetPCLK1Freq+0x20>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	0a9b      	lsrs	r3, r3, #10
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	4903      	ldr	r1, [pc, #12]	@ (8004510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004502:	5ccb      	ldrb	r3, [r1, r3]
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004508:	4618      	mov	r0, r3
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40023800 	.word	0x40023800
 8004510:	0800adb8 	.word	0x0800adb8

08004514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004518:	f7ff ffdc 	bl	80044d4 <HAL_RCC_GetHCLKFreq>
 800451c:	4602      	mov	r2, r0
 800451e:	4b05      	ldr	r3, [pc, #20]	@ (8004534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	0b5b      	lsrs	r3, r3, #13
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	4903      	ldr	r1, [pc, #12]	@ (8004538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800452a:	5ccb      	ldrb	r3, [r1, r3]
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004530:	4618      	mov	r0, r3
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40023800 	.word	0x40023800
 8004538:	0800adb8 	.word	0x0800adb8

0800453c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800453c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004540:	b0ae      	sub	sp, #184	@ 0xb8
 8004542:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800454a:	2300      	movs	r3, #0
 800454c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800455c:	2300      	movs	r3, #0
 800455e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004562:	4bcb      	ldr	r3, [pc, #812]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 030c 	and.w	r3, r3, #12
 800456a:	2b0c      	cmp	r3, #12
 800456c:	f200 8206 	bhi.w	800497c <HAL_RCC_GetSysClockFreq+0x440>
 8004570:	a201      	add	r2, pc, #4	@ (adr r2, 8004578 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004576:	bf00      	nop
 8004578:	080045ad 	.word	0x080045ad
 800457c:	0800497d 	.word	0x0800497d
 8004580:	0800497d 	.word	0x0800497d
 8004584:	0800497d 	.word	0x0800497d
 8004588:	080045b5 	.word	0x080045b5
 800458c:	0800497d 	.word	0x0800497d
 8004590:	0800497d 	.word	0x0800497d
 8004594:	0800497d 	.word	0x0800497d
 8004598:	080045bd 	.word	0x080045bd
 800459c:	0800497d 	.word	0x0800497d
 80045a0:	0800497d 	.word	0x0800497d
 80045a4:	0800497d 	.word	0x0800497d
 80045a8:	080047ad 	.word	0x080047ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045ac:	4bb9      	ldr	r3, [pc, #740]	@ (8004894 <HAL_RCC_GetSysClockFreq+0x358>)
 80045ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045b2:	e1e7      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045b4:	4bb8      	ldr	r3, [pc, #736]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x35c>)
 80045b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80045ba:	e1e3      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045bc:	4bb4      	ldr	r3, [pc, #720]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045c8:	4bb1      	ldr	r3, [pc, #708]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d071      	beq.n	80046b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045d4:	4bae      	ldr	r3, [pc, #696]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	099b      	lsrs	r3, r3, #6
 80045da:	2200      	movs	r2, #0
 80045dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045e0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80045e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045f0:	2300      	movs	r3, #0
 80045f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045fa:	4622      	mov	r2, r4
 80045fc:	462b      	mov	r3, r5
 80045fe:	f04f 0000 	mov.w	r0, #0
 8004602:	f04f 0100 	mov.w	r1, #0
 8004606:	0159      	lsls	r1, r3, #5
 8004608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800460c:	0150      	lsls	r0, r2, #5
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4621      	mov	r1, r4
 8004614:	1a51      	subs	r1, r2, r1
 8004616:	6439      	str	r1, [r7, #64]	@ 0x40
 8004618:	4629      	mov	r1, r5
 800461a:	eb63 0301 	sbc.w	r3, r3, r1
 800461e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004620:	f04f 0200 	mov.w	r2, #0
 8004624:	f04f 0300 	mov.w	r3, #0
 8004628:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800462c:	4649      	mov	r1, r9
 800462e:	018b      	lsls	r3, r1, #6
 8004630:	4641      	mov	r1, r8
 8004632:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004636:	4641      	mov	r1, r8
 8004638:	018a      	lsls	r2, r1, #6
 800463a:	4641      	mov	r1, r8
 800463c:	1a51      	subs	r1, r2, r1
 800463e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004640:	4649      	mov	r1, r9
 8004642:	eb63 0301 	sbc.w	r3, r3, r1
 8004646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004654:	4649      	mov	r1, r9
 8004656:	00cb      	lsls	r3, r1, #3
 8004658:	4641      	mov	r1, r8
 800465a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800465e:	4641      	mov	r1, r8
 8004660:	00ca      	lsls	r2, r1, #3
 8004662:	4610      	mov	r0, r2
 8004664:	4619      	mov	r1, r3
 8004666:	4603      	mov	r3, r0
 8004668:	4622      	mov	r2, r4
 800466a:	189b      	adds	r3, r3, r2
 800466c:	633b      	str	r3, [r7, #48]	@ 0x30
 800466e:	462b      	mov	r3, r5
 8004670:	460a      	mov	r2, r1
 8004672:	eb42 0303 	adc.w	r3, r2, r3
 8004676:	637b      	str	r3, [r7, #52]	@ 0x34
 8004678:	f04f 0200 	mov.w	r2, #0
 800467c:	f04f 0300 	mov.w	r3, #0
 8004680:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004684:	4629      	mov	r1, r5
 8004686:	024b      	lsls	r3, r1, #9
 8004688:	4621      	mov	r1, r4
 800468a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800468e:	4621      	mov	r1, r4
 8004690:	024a      	lsls	r2, r1, #9
 8004692:	4610      	mov	r0, r2
 8004694:	4619      	mov	r1, r3
 8004696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800469a:	2200      	movs	r2, #0
 800469c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80046a8:	f7fc fa9e 	bl	8000be8 <__aeabi_uldivmod>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4613      	mov	r3, r2
 80046b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046b6:	e067      	b.n	8004788 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046b8:	4b75      	ldr	r3, [pc, #468]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	099b      	lsrs	r3, r3, #6
 80046be:	2200      	movs	r2, #0
 80046c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046c4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80046c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80046cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046d2:	2300      	movs	r3, #0
 80046d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80046da:	4622      	mov	r2, r4
 80046dc:	462b      	mov	r3, r5
 80046de:	f04f 0000 	mov.w	r0, #0
 80046e2:	f04f 0100 	mov.w	r1, #0
 80046e6:	0159      	lsls	r1, r3, #5
 80046e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046ec:	0150      	lsls	r0, r2, #5
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4621      	mov	r1, r4
 80046f4:	1a51      	subs	r1, r2, r1
 80046f6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046f8:	4629      	mov	r1, r5
 80046fa:	eb63 0301 	sbc.w	r3, r3, r1
 80046fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800470c:	4649      	mov	r1, r9
 800470e:	018b      	lsls	r3, r1, #6
 8004710:	4641      	mov	r1, r8
 8004712:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004716:	4641      	mov	r1, r8
 8004718:	018a      	lsls	r2, r1, #6
 800471a:	4641      	mov	r1, r8
 800471c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004720:	4649      	mov	r1, r9
 8004722:	eb63 0b01 	sbc.w	fp, r3, r1
 8004726:	f04f 0200 	mov.w	r2, #0
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004732:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800473a:	4692      	mov	sl, r2
 800473c:	469b      	mov	fp, r3
 800473e:	4623      	mov	r3, r4
 8004740:	eb1a 0303 	adds.w	r3, sl, r3
 8004744:	623b      	str	r3, [r7, #32]
 8004746:	462b      	mov	r3, r5
 8004748:	eb4b 0303 	adc.w	r3, fp, r3
 800474c:	627b      	str	r3, [r7, #36]	@ 0x24
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	f04f 0300 	mov.w	r3, #0
 8004756:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800475a:	4629      	mov	r1, r5
 800475c:	028b      	lsls	r3, r1, #10
 800475e:	4621      	mov	r1, r4
 8004760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004764:	4621      	mov	r1, r4
 8004766:	028a      	lsls	r2, r1, #10
 8004768:	4610      	mov	r0, r2
 800476a:	4619      	mov	r1, r3
 800476c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004770:	2200      	movs	r2, #0
 8004772:	673b      	str	r3, [r7, #112]	@ 0x70
 8004774:	677a      	str	r2, [r7, #116]	@ 0x74
 8004776:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800477a:	f7fc fa35 	bl	8000be8 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4613      	mov	r3, r2
 8004784:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004788:	4b41      	ldr	r3, [pc, #260]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	f003 0303 	and.w	r3, r3, #3
 8004792:	3301      	adds	r3, #1
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800479a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800479e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80047a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80047aa:	e0eb      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047ac:	4b38      	ldr	r3, [pc, #224]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047b8:	4b35      	ldr	r3, [pc, #212]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d06b      	beq.n	800489c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047c4:	4b32      	ldr	r3, [pc, #200]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x354>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	099b      	lsrs	r3, r3, #6
 80047ca:	2200      	movs	r2, #0
 80047cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80047d8:	2300      	movs	r3, #0
 80047da:	667b      	str	r3, [r7, #100]	@ 0x64
 80047dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80047e0:	4622      	mov	r2, r4
 80047e2:	462b      	mov	r3, r5
 80047e4:	f04f 0000 	mov.w	r0, #0
 80047e8:	f04f 0100 	mov.w	r1, #0
 80047ec:	0159      	lsls	r1, r3, #5
 80047ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047f2:	0150      	lsls	r0, r2, #5
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4621      	mov	r1, r4
 80047fa:	1a51      	subs	r1, r2, r1
 80047fc:	61b9      	str	r1, [r7, #24]
 80047fe:	4629      	mov	r1, r5
 8004800:	eb63 0301 	sbc.w	r3, r3, r1
 8004804:	61fb      	str	r3, [r7, #28]
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004812:	4659      	mov	r1, fp
 8004814:	018b      	lsls	r3, r1, #6
 8004816:	4651      	mov	r1, sl
 8004818:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800481c:	4651      	mov	r1, sl
 800481e:	018a      	lsls	r2, r1, #6
 8004820:	4651      	mov	r1, sl
 8004822:	ebb2 0801 	subs.w	r8, r2, r1
 8004826:	4659      	mov	r1, fp
 8004828:	eb63 0901 	sbc.w	r9, r3, r1
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	f04f 0300 	mov.w	r3, #0
 8004834:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004838:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800483c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004840:	4690      	mov	r8, r2
 8004842:	4699      	mov	r9, r3
 8004844:	4623      	mov	r3, r4
 8004846:	eb18 0303 	adds.w	r3, r8, r3
 800484a:	613b      	str	r3, [r7, #16]
 800484c:	462b      	mov	r3, r5
 800484e:	eb49 0303 	adc.w	r3, r9, r3
 8004852:	617b      	str	r3, [r7, #20]
 8004854:	f04f 0200 	mov.w	r2, #0
 8004858:	f04f 0300 	mov.w	r3, #0
 800485c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004860:	4629      	mov	r1, r5
 8004862:	024b      	lsls	r3, r1, #9
 8004864:	4621      	mov	r1, r4
 8004866:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800486a:	4621      	mov	r1, r4
 800486c:	024a      	lsls	r2, r1, #9
 800486e:	4610      	mov	r0, r2
 8004870:	4619      	mov	r1, r3
 8004872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004876:	2200      	movs	r2, #0
 8004878:	65bb      	str	r3, [r7, #88]	@ 0x58
 800487a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800487c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004880:	f7fc f9b2 	bl	8000be8 <__aeabi_uldivmod>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4613      	mov	r3, r2
 800488a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800488e:	e065      	b.n	800495c <HAL_RCC_GetSysClockFreq+0x420>
 8004890:	40023800 	.word	0x40023800
 8004894:	00f42400 	.word	0x00f42400
 8004898:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800489c:	4b3d      	ldr	r3, [pc, #244]	@ (8004994 <HAL_RCC_GetSysClockFreq+0x458>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	099b      	lsrs	r3, r3, #6
 80048a2:	2200      	movs	r2, #0
 80048a4:	4618      	mov	r0, r3
 80048a6:	4611      	mov	r1, r2
 80048a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80048ae:	2300      	movs	r3, #0
 80048b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80048b6:	4642      	mov	r2, r8
 80048b8:	464b      	mov	r3, r9
 80048ba:	f04f 0000 	mov.w	r0, #0
 80048be:	f04f 0100 	mov.w	r1, #0
 80048c2:	0159      	lsls	r1, r3, #5
 80048c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c8:	0150      	lsls	r0, r2, #5
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4641      	mov	r1, r8
 80048d0:	1a51      	subs	r1, r2, r1
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	4649      	mov	r1, r9
 80048d6:	eb63 0301 	sbc.w	r3, r3, r1
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	f04f 0200 	mov.w	r2, #0
 80048e0:	f04f 0300 	mov.w	r3, #0
 80048e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80048e8:	4659      	mov	r1, fp
 80048ea:	018b      	lsls	r3, r1, #6
 80048ec:	4651      	mov	r1, sl
 80048ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048f2:	4651      	mov	r1, sl
 80048f4:	018a      	lsls	r2, r1, #6
 80048f6:	4651      	mov	r1, sl
 80048f8:	1a54      	subs	r4, r2, r1
 80048fa:	4659      	mov	r1, fp
 80048fc:	eb63 0501 	sbc.w	r5, r3, r1
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f04f 0300 	mov.w	r3, #0
 8004908:	00eb      	lsls	r3, r5, #3
 800490a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800490e:	00e2      	lsls	r2, r4, #3
 8004910:	4614      	mov	r4, r2
 8004912:	461d      	mov	r5, r3
 8004914:	4643      	mov	r3, r8
 8004916:	18e3      	adds	r3, r4, r3
 8004918:	603b      	str	r3, [r7, #0]
 800491a:	464b      	mov	r3, r9
 800491c:	eb45 0303 	adc.w	r3, r5, r3
 8004920:	607b      	str	r3, [r7, #4]
 8004922:	f04f 0200 	mov.w	r2, #0
 8004926:	f04f 0300 	mov.w	r3, #0
 800492a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800492e:	4629      	mov	r1, r5
 8004930:	028b      	lsls	r3, r1, #10
 8004932:	4621      	mov	r1, r4
 8004934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004938:	4621      	mov	r1, r4
 800493a:	028a      	lsls	r2, r1, #10
 800493c:	4610      	mov	r0, r2
 800493e:	4619      	mov	r1, r3
 8004940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004944:	2200      	movs	r2, #0
 8004946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004948:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800494a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800494e:	f7fc f94b 	bl	8000be8 <__aeabi_uldivmod>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	4613      	mov	r3, r2
 8004958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800495c:	4b0d      	ldr	r3, [pc, #52]	@ (8004994 <HAL_RCC_GetSysClockFreq+0x458>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	0f1b      	lsrs	r3, r3, #28
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800496a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800496e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004972:	fbb2 f3f3 	udiv	r3, r2, r3
 8004976:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800497a:	e003      	b.n	8004984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800497c:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <HAL_RCC_GetSysClockFreq+0x45c>)
 800497e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004982:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004984:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004988:	4618      	mov	r0, r3
 800498a:	37b8      	adds	r7, #184	@ 0xb8
 800498c:	46bd      	mov	sp, r7
 800498e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004992:	bf00      	nop
 8004994:	40023800 	.word	0x40023800
 8004998:	00f42400 	.word	0x00f42400

0800499c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e28d      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 8083 	beq.w	8004ac2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80049bc:	4b94      	ldr	r3, [pc, #592]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f003 030c 	and.w	r3, r3, #12
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d019      	beq.n	80049fc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049c8:	4b91      	ldr	r3, [pc, #580]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80049d0:	2b08      	cmp	r3, #8
 80049d2:	d106      	bne.n	80049e2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049d4:	4b8e      	ldr	r3, [pc, #568]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049e0:	d00c      	beq.n	80049fc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049e2:	4b8b      	ldr	r3, [pc, #556]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80049ea:	2b0c      	cmp	r3, #12
 80049ec:	d112      	bne.n	8004a14 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ee:	4b88      	ldr	r3, [pc, #544]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049fa:	d10b      	bne.n	8004a14 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049fc:	4b84      	ldr	r3, [pc, #528]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d05b      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x124>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d157      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e25a      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a1c:	d106      	bne.n	8004a2c <HAL_RCC_OscConfig+0x90>
 8004a1e:	4b7c      	ldr	r3, [pc, #496]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a7b      	ldr	r2, [pc, #492]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a28:	6013      	str	r3, [r2, #0]
 8004a2a:	e01d      	b.n	8004a68 <HAL_RCC_OscConfig+0xcc>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a34:	d10c      	bne.n	8004a50 <HAL_RCC_OscConfig+0xb4>
 8004a36:	4b76      	ldr	r3, [pc, #472]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a75      	ldr	r2, [pc, #468]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	4b73      	ldr	r3, [pc, #460]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a72      	ldr	r2, [pc, #456]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e00b      	b.n	8004a68 <HAL_RCC_OscConfig+0xcc>
 8004a50:	4b6f      	ldr	r3, [pc, #444]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a6e      	ldr	r2, [pc, #440]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a5a:	6013      	str	r3, [r2, #0]
 8004a5c:	4b6c      	ldr	r3, [pc, #432]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a6b      	ldr	r2, [pc, #428]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d013      	beq.n	8004a98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a70:	f7fe fd2c 	bl	80034cc <HAL_GetTick>
 8004a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a78:	f7fe fd28 	bl	80034cc <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b64      	cmp	r3, #100	@ 0x64
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e21f      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8a:	4b61      	ldr	r3, [pc, #388]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0f0      	beq.n	8004a78 <HAL_RCC_OscConfig+0xdc>
 8004a96:	e014      	b.n	8004ac2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a98:	f7fe fd18 	bl	80034cc <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa0:	f7fe fd14 	bl	80034cc <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b64      	cmp	r3, #100	@ 0x64
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e20b      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab2:	4b57      	ldr	r3, [pc, #348]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f0      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x104>
 8004abe:	e000      	b.n	8004ac2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d06f      	beq.n	8004bae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004ace:	4b50      	ldr	r3, [pc, #320]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d017      	beq.n	8004b0a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ada:	4b4d      	ldr	r3, [pc, #308]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
        || \
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d105      	bne.n	8004af2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00b      	beq.n	8004b0a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b47      	ldr	r3, [pc, #284]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004afa:	2b0c      	cmp	r3, #12
 8004afc:	d11c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afe:	4b44      	ldr	r3, [pc, #272]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d116      	bne.n	8004b38 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0a:	4b41      	ldr	r3, [pc, #260]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_RCC_OscConfig+0x186>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d001      	beq.n	8004b22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e1d3      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b22:	4b3b      	ldr	r3, [pc, #236]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4937      	ldr	r1, [pc, #220]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b36:	e03a      	b.n	8004bae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d020      	beq.n	8004b82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b40:	4b34      	ldr	r3, [pc, #208]	@ (8004c14 <HAL_RCC_OscConfig+0x278>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fe fcc1 	bl	80034cc <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b4e:	f7fe fcbd 	bl	80034cc <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e1b4      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b60:	4b2b      	ldr	r3, [pc, #172]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6c:	4b28      	ldr	r3, [pc, #160]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4925      	ldr	r1, [pc, #148]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	600b      	str	r3, [r1, #0]
 8004b80:	e015      	b.n	8004bae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b82:	4b24      	ldr	r3, [pc, #144]	@ (8004c14 <HAL_RCC_OscConfig+0x278>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b88:	f7fe fca0 	bl	80034cc <HAL_GetTick>
 8004b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8e:	e008      	b.n	8004ba2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b90:	f7fe fc9c 	bl	80034cc <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e193      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f0      	bne.n	8004b90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d036      	beq.n	8004c28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d016      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bc2:	4b15      	ldr	r3, [pc, #84]	@ (8004c18 <HAL_RCC_OscConfig+0x27c>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc8:	f7fe fc80 	bl	80034cc <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bd0:	f7fe fc7c 	bl	80034cc <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e173      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c10 <HAL_RCC_OscConfig+0x274>)
 8004be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x234>
 8004bee:	e01b      	b.n	8004c28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf0:	4b09      	ldr	r3, [pc, #36]	@ (8004c18 <HAL_RCC_OscConfig+0x27c>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf6:	f7fe fc69 	bl	80034cc <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	e00e      	b.n	8004c1c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bfe:	f7fe fc65 	bl	80034cc <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d907      	bls.n	8004c1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e15c      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
 8004c10:	40023800 	.word	0x40023800
 8004c14:	42470000 	.word	0x42470000
 8004c18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1ea      	bne.n	8004bfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8097 	beq.w	8004d64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c3a:	4b83      	ldr	r3, [pc, #524]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10f      	bne.n	8004c66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c46:	2300      	movs	r3, #0
 8004c48:	60bb      	str	r3, [r7, #8]
 8004c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c56:	4b7c      	ldr	r3, [pc, #496]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c5e:	60bb      	str	r3, [r7, #8]
 8004c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c62:	2301      	movs	r3, #1
 8004c64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c66:	4b79      	ldr	r3, [pc, #484]	@ (8004e4c <HAL_RCC_OscConfig+0x4b0>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d118      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c72:	4b76      	ldr	r3, [pc, #472]	@ (8004e4c <HAL_RCC_OscConfig+0x4b0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a75      	ldr	r2, [pc, #468]	@ (8004e4c <HAL_RCC_OscConfig+0x4b0>)
 8004c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7e:	f7fe fc25 	bl	80034cc <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c84:	e008      	b.n	8004c98 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c86:	f7fe fc21 	bl	80034cc <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e118      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c98:	4b6c      	ldr	r3, [pc, #432]	@ (8004e4c <HAL_RCC_OscConfig+0x4b0>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d106      	bne.n	8004cba <HAL_RCC_OscConfig+0x31e>
 8004cac:	4b66      	ldr	r3, [pc, #408]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb0:	4a65      	ldr	r2, [pc, #404]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cb2:	f043 0301 	orr.w	r3, r3, #1
 8004cb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cb8:	e01c      	b.n	8004cf4 <HAL_RCC_OscConfig+0x358>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b05      	cmp	r3, #5
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCC_OscConfig+0x340>
 8004cc2:	4b61      	ldr	r3, [pc, #388]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	4a60      	ldr	r2, [pc, #384]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cc8:	f043 0304 	orr.w	r3, r3, #4
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cce:	4b5e      	ldr	r3, [pc, #376]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd2:	4a5d      	ldr	r2, [pc, #372]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cda:	e00b      	b.n	8004cf4 <HAL_RCC_OscConfig+0x358>
 8004cdc:	4b5a      	ldr	r3, [pc, #360]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce0:	4a59      	ldr	r2, [pc, #356]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004ce2:	f023 0301 	bic.w	r3, r3, #1
 8004ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ce8:	4b57      	ldr	r3, [pc, #348]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cec:	4a56      	ldr	r2, [pc, #344]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004cee:	f023 0304 	bic.w	r3, r3, #4
 8004cf2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d015      	beq.n	8004d28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfc:	f7fe fbe6 	bl	80034cc <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d02:	e00a      	b.n	8004d1a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d04:	f7fe fbe2 	bl	80034cc <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e0d7      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0ee      	beq.n	8004d04 <HAL_RCC_OscConfig+0x368>
 8004d26:	e014      	b.n	8004d52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d28:	f7fe fbd0 	bl	80034cc <HAL_GetTick>
 8004d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d2e:	e00a      	b.n	8004d46 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d30:	f7fe fbcc 	bl	80034cc <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e0c1      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d46:	4b40      	ldr	r3, [pc, #256]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1ee      	bne.n	8004d30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d52:	7dfb      	ldrb	r3, [r7, #23]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d105      	bne.n	8004d64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d58:	4b3b      	ldr	r3, [pc, #236]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	4a3a      	ldr	r2, [pc, #232]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d62:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 80ad 	beq.w	8004ec8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d6e:	4b36      	ldr	r3, [pc, #216]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f003 030c 	and.w	r3, r3, #12
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d060      	beq.n	8004e3c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d145      	bne.n	8004e0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d82:	4b33      	ldr	r3, [pc, #204]	@ (8004e50 <HAL_RCC_OscConfig+0x4b4>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d88:	f7fe fba0 	bl	80034cc <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d90:	f7fe fb9c 	bl	80034cc <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e093      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da2:	4b29      	ldr	r3, [pc, #164]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69da      	ldr	r2, [r3, #28]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	019b      	lsls	r3, r3, #6
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	085b      	lsrs	r3, r3, #1
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	041b      	lsls	r3, r3, #16
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	061b      	lsls	r3, r3, #24
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd8:	071b      	lsls	r3, r3, #28
 8004dda:	491b      	ldr	r1, [pc, #108]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de0:	4b1b      	ldr	r3, [pc, #108]	@ (8004e50 <HAL_RCC_OscConfig+0x4b4>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de6:	f7fe fb71 	bl	80034cc <HAL_GetTick>
 8004dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dec:	e008      	b.n	8004e00 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dee:	f7fe fb6d 	bl	80034cc <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e064      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e00:	4b11      	ldr	r3, [pc, #68]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0f0      	beq.n	8004dee <HAL_RCC_OscConfig+0x452>
 8004e0c:	e05c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e0e:	4b10      	ldr	r3, [pc, #64]	@ (8004e50 <HAL_RCC_OscConfig+0x4b4>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e14:	f7fe fb5a 	bl	80034cc <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e1c:	f7fe fb56 	bl	80034cc <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e04d      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2e:	4b06      	ldr	r3, [pc, #24]	@ (8004e48 <HAL_RCC_OscConfig+0x4ac>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x480>
 8004e3a:	e045      	b.n	8004ec8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d107      	bne.n	8004e54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e040      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40007000 	.word	0x40007000
 8004e50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e54:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed4 <HAL_RCC_OscConfig+0x538>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d030      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d129      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d122      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e84:	4013      	ands	r3, r2
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d119      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e9a:	085b      	lsrs	r3, r3, #1
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d10f      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d107      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ebe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d001      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3718      	adds	r7, #24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40023800 	.word	0x40023800

08004ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e041      	b.n	8004f6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d106      	bne.n	8004f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fd ff82 	bl	8002e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3304      	adds	r3, #4
 8004f14:	4619      	mov	r1, r3
 8004f16:	4610      	mov	r0, r2
 8004f18:	f001 fa54 	bl	80063c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d001      	beq.n	8004f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e04e      	b.n	800502e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68da      	ldr	r2, [r3, #12]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a23      	ldr	r2, [pc, #140]	@ (800503c <HAL_TIM_Base_Start_IT+0xc4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d022      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fba:	d01d      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8005040 <HAL_TIM_Base_Start_IT+0xc8>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d018      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1e      	ldr	r2, [pc, #120]	@ (8005044 <HAL_TIM_Base_Start_IT+0xcc>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d013      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8005048 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d00e      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a1b      	ldr	r2, [pc, #108]	@ (800504c <HAL_TIM_Base_Start_IT+0xd4>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d009      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a19      	ldr	r2, [pc, #100]	@ (8005050 <HAL_TIM_Base_Start_IT+0xd8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d004      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x80>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a18      	ldr	r2, [pc, #96]	@ (8005054 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d111      	bne.n	800501c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b06      	cmp	r3, #6
 8005008:	d010      	beq.n	800502c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0201 	orr.w	r2, r2, #1
 8005018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501a:	e007      	b.n	800502c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0201 	orr.w	r2, r2, #1
 800502a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	40010000 	.word	0x40010000
 8005040:	40000400 	.word	0x40000400
 8005044:	40000800 	.word	0x40000800
 8005048:	40000c00 	.word	0x40000c00
 800504c:	40010400 	.word	0x40010400
 8005050:	40014000 	.word	0x40014000
 8005054:	40001800 	.word	0x40001800

08005058 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 0201 	bic.w	r2, r2, #1
 800506e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6a1a      	ldr	r2, [r3, #32]
 8005076:	f241 1311 	movw	r3, #4369	@ 0x1111
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10f      	bne.n	80050a0 <HAL_TIM_Base_Stop_IT+0x48>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6a1a      	ldr	r2, [r3, #32]
 8005086:	f240 4344 	movw	r3, #1092	@ 0x444
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d107      	bne.n	80050a0 <HAL_TIM_Base_Stop_IT+0x48>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b082      	sub	sp, #8
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e041      	b.n	800514c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f839 	bl	8005154 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2202      	movs	r2, #2
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	3304      	adds	r3, #4
 80050f2:	4619      	mov	r1, r3
 80050f4:	4610      	mov	r0, r2
 80050f6:	f001 f965 	bl	80063c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3708      	adds	r7, #8
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d109      	bne.n	800518c <HAL_TIM_PWM_Start+0x24>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	bf14      	ite	ne
 8005184:	2301      	movne	r3, #1
 8005186:	2300      	moveq	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	e022      	b.n	80051d2 <HAL_TIM_PWM_Start+0x6a>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b04      	cmp	r3, #4
 8005190:	d109      	bne.n	80051a6 <HAL_TIM_PWM_Start+0x3e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b01      	cmp	r3, #1
 800519c:	bf14      	ite	ne
 800519e:	2301      	movne	r3, #1
 80051a0:	2300      	moveq	r3, #0
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	e015      	b.n	80051d2 <HAL_TIM_PWM_Start+0x6a>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d109      	bne.n	80051c0 <HAL_TIM_PWM_Start+0x58>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	bf14      	ite	ne
 80051b8:	2301      	movne	r3, #1
 80051ba:	2300      	moveq	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	e008      	b.n	80051d2 <HAL_TIM_PWM_Start+0x6a>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	bf14      	ite	ne
 80051cc:	2301      	movne	r3, #1
 80051ce:	2300      	moveq	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e07c      	b.n	80052d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0x82>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051e8:	e013      	b.n	8005212 <HAL_TIM_PWM_Start+0xaa>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b04      	cmp	r3, #4
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_PWM_Start+0x92>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051f8:	e00b      	b.n	8005212 <HAL_TIM_PWM_Start+0xaa>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d104      	bne.n	800520a <HAL_TIM_PWM_Start+0xa2>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005208:	e003      	b.n	8005212 <HAL_TIM_PWM_Start+0xaa>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2201      	movs	r2, #1
 8005218:	6839      	ldr	r1, [r7, #0]
 800521a:	4618      	mov	r0, r3
 800521c:	f001 fcf2 	bl	8006c04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a2d      	ldr	r2, [pc, #180]	@ (80052dc <HAL_TIM_PWM_Start+0x174>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d004      	beq.n	8005234 <HAL_TIM_PWM_Start+0xcc>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a2c      	ldr	r2, [pc, #176]	@ (80052e0 <HAL_TIM_PWM_Start+0x178>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d101      	bne.n	8005238 <HAL_TIM_PWM_Start+0xd0>
 8005234:	2301      	movs	r3, #1
 8005236:	e000      	b.n	800523a <HAL_TIM_PWM_Start+0xd2>
 8005238:	2300      	movs	r3, #0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d007      	beq.n	800524e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800524c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a22      	ldr	r2, [pc, #136]	@ (80052dc <HAL_TIM_PWM_Start+0x174>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d022      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005260:	d01d      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a1f      	ldr	r2, [pc, #124]	@ (80052e4 <HAL_TIM_PWM_Start+0x17c>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d018      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a1d      	ldr	r2, [pc, #116]	@ (80052e8 <HAL_TIM_PWM_Start+0x180>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d013      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a1c      	ldr	r2, [pc, #112]	@ (80052ec <HAL_TIM_PWM_Start+0x184>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d00e      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a16      	ldr	r2, [pc, #88]	@ (80052e0 <HAL_TIM_PWM_Start+0x178>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d009      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a18      	ldr	r2, [pc, #96]	@ (80052f0 <HAL_TIM_PWM_Start+0x188>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d004      	beq.n	800529e <HAL_TIM_PWM_Start+0x136>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a16      	ldr	r2, [pc, #88]	@ (80052f4 <HAL_TIM_PWM_Start+0x18c>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d111      	bne.n	80052c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2b06      	cmp	r3, #6
 80052ae:	d010      	beq.n	80052d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0201 	orr.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c0:	e007      	b.n	80052d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f042 0201 	orr.w	r2, r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40010000 	.word	0x40010000
 80052e0:	40010400 	.word	0x40010400
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40014000 	.word	0x40014000
 80052f4:	40001800 	.word	0x40001800

080052f8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
 8005304:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005306:	2300      	movs	r3, #0
 8005308:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d109      	bne.n	8005324 <HAL_TIM_PWM_Start_DMA+0x2c>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b02      	cmp	r3, #2
 800531a:	bf0c      	ite	eq
 800531c:	2301      	moveq	r3, #1
 800531e:	2300      	movne	r3, #0
 8005320:	b2db      	uxtb	r3, r3
 8005322:	e022      	b.n	800536a <HAL_TIM_PWM_Start_DMA+0x72>
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b04      	cmp	r3, #4
 8005328:	d109      	bne.n	800533e <HAL_TIM_PWM_Start_DMA+0x46>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	bf0c      	ite	eq
 8005336:	2301      	moveq	r3, #1
 8005338:	2300      	movne	r3, #0
 800533a:	b2db      	uxtb	r3, r3
 800533c:	e015      	b.n	800536a <HAL_TIM_PWM_Start_DMA+0x72>
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b08      	cmp	r3, #8
 8005342:	d109      	bne.n	8005358 <HAL_TIM_PWM_Start_DMA+0x60>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	e008      	b.n	800536a <HAL_TIM_PWM_Start_DMA+0x72>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b02      	cmp	r3, #2
 8005362:	bf0c      	ite	eq
 8005364:	2301      	moveq	r3, #1
 8005366:	2300      	movne	r3, #0
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800536e:	2302      	movs	r3, #2
 8005370:	e171      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d109      	bne.n	800538c <HAL_TIM_PWM_Start_DMA+0x94>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	bf0c      	ite	eq
 8005384:	2301      	moveq	r3, #1
 8005386:	2300      	movne	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	e022      	b.n	80053d2 <HAL_TIM_PWM_Start_DMA+0xda>
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b04      	cmp	r3, #4
 8005390:	d109      	bne.n	80053a6 <HAL_TIM_PWM_Start_DMA+0xae>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b01      	cmp	r3, #1
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	e015      	b.n	80053d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d109      	bne.n	80053c0 <HAL_TIM_PWM_Start_DMA+0xc8>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	bf0c      	ite	eq
 80053b8:	2301      	moveq	r3, #1
 80053ba:	2300      	movne	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	e008      	b.n	80053d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	bf0c      	ite	eq
 80053cc:	2301      	moveq	r3, #1
 80053ce:	2300      	movne	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d024      	beq.n	8005420 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <HAL_TIM_PWM_Start_DMA+0xea>
 80053dc:	887b      	ldrh	r3, [r7, #2]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e137      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d104      	bne.n	80053f6 <HAL_TIM_PWM_Start_DMA+0xfe>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053f4:	e016      	b.n	8005424 <HAL_TIM_PWM_Start_DMA+0x12c>
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b04      	cmp	r3, #4
 80053fa:	d104      	bne.n	8005406 <HAL_TIM_PWM_Start_DMA+0x10e>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005404:	e00e      	b.n	8005424 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b08      	cmp	r3, #8
 800540a:	d104      	bne.n	8005416 <HAL_TIM_PWM_Start_DMA+0x11e>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2202      	movs	r2, #2
 8005410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005414:	e006      	b.n	8005424 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2202      	movs	r2, #2
 800541a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800541e:	e001      	b.n	8005424 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e118      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b0c      	cmp	r3, #12
 8005428:	f200 80ae 	bhi.w	8005588 <HAL_TIM_PWM_Start_DMA+0x290>
 800542c:	a201      	add	r2, pc, #4	@ (adr r2, 8005434 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800542e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005432:	bf00      	nop
 8005434:	08005469 	.word	0x08005469
 8005438:	08005589 	.word	0x08005589
 800543c:	08005589 	.word	0x08005589
 8005440:	08005589 	.word	0x08005589
 8005444:	080054b1 	.word	0x080054b1
 8005448:	08005589 	.word	0x08005589
 800544c:	08005589 	.word	0x08005589
 8005450:	08005589 	.word	0x08005589
 8005454:	080054f9 	.word	0x080054f9
 8005458:	08005589 	.word	0x08005589
 800545c:	08005589 	.word	0x08005589
 8005460:	08005589 	.word	0x08005589
 8005464:	08005541 	.word	0x08005541
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546c:	4a7c      	ldr	r2, [pc, #496]	@ (8005660 <HAL_TIM_PWM_Start_DMA+0x368>)
 800546e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	4a7b      	ldr	r2, [pc, #492]	@ (8005664 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005476:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	4a7a      	ldr	r2, [pc, #488]	@ (8005668 <HAL_TIM_PWM_Start_DMA+0x370>)
 800547e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005484:	6879      	ldr	r1, [r7, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3334      	adds	r3, #52	@ 0x34
 800548c:	461a      	mov	r2, r3
 800548e:	887b      	ldrh	r3, [r7, #2]
 8005490:	f7fe f9e8 	bl	8003864 <HAL_DMA_Start_IT>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e0db      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ac:	60da      	str	r2, [r3, #12]
      break;
 80054ae:	e06e      	b.n	800558e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b4:	4a6a      	ldr	r2, [pc, #424]	@ (8005660 <HAL_TIM_PWM_Start_DMA+0x368>)
 80054b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054bc:	4a69      	ldr	r2, [pc, #420]	@ (8005664 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80054be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	4a68      	ldr	r2, [pc, #416]	@ (8005668 <HAL_TIM_PWM_Start_DMA+0x370>)
 80054c6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3338      	adds	r3, #56	@ 0x38
 80054d4:	461a      	mov	r2, r3
 80054d6:	887b      	ldrh	r3, [r7, #2]
 80054d8:	f7fe f9c4 	bl	8003864 <HAL_DMA_Start_IT>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e0b7      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054f4:	60da      	str	r2, [r3, #12]
      break;
 80054f6:	e04a      	b.n	800558e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fc:	4a58      	ldr	r2, [pc, #352]	@ (8005660 <HAL_TIM_PWM_Start_DMA+0x368>)
 80054fe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005504:	4a57      	ldr	r2, [pc, #348]	@ (8005664 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005506:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550c:	4a56      	ldr	r2, [pc, #344]	@ (8005668 <HAL_TIM_PWM_Start_DMA+0x370>)
 800550e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005514:	6879      	ldr	r1, [r7, #4]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	333c      	adds	r3, #60	@ 0x3c
 800551c:	461a      	mov	r2, r3
 800551e:	887b      	ldrh	r3, [r7, #2]
 8005520:	f7fe f9a0 	bl	8003864 <HAL_DMA_Start_IT>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e093      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800553c:	60da      	str	r2, [r3, #12]
      break;
 800553e:	e026      	b.n	800558e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005544:	4a46      	ldr	r2, [pc, #280]	@ (8005660 <HAL_TIM_PWM_Start_DMA+0x368>)
 8005546:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554c:	4a45      	ldr	r2, [pc, #276]	@ (8005664 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005554:	4a44      	ldr	r2, [pc, #272]	@ (8005668 <HAL_TIM_PWM_Start_DMA+0x370>)
 8005556:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800555c:	6879      	ldr	r1, [r7, #4]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3340      	adds	r3, #64	@ 0x40
 8005564:	461a      	mov	r2, r3
 8005566:	887b      	ldrh	r3, [r7, #2]
 8005568:	f7fe f97c 	bl	8003864 <HAL_DMA_Start_IT>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e06f      	b.n	8005656 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005584:	60da      	str	r2, [r3, #12]
      break;
 8005586:	e002      	b.n	800558e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	75fb      	strb	r3, [r7, #23]
      break;
 800558c:	bf00      	nop
  }

  if (status == HAL_OK)
 800558e:	7dfb      	ldrb	r3, [r7, #23]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d15f      	bne.n	8005654 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2201      	movs	r2, #1
 800559a:	68b9      	ldr	r1, [r7, #8]
 800559c:	4618      	mov	r0, r3
 800559e:	f001 fb31 	bl	8006c04 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a31      	ldr	r2, [pc, #196]	@ (800566c <HAL_TIM_PWM_Start_DMA+0x374>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d004      	beq.n	80055b6 <HAL_TIM_PWM_Start_DMA+0x2be>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a2f      	ldr	r2, [pc, #188]	@ (8005670 <HAL_TIM_PWM_Start_DMA+0x378>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d101      	bne.n	80055ba <HAL_TIM_PWM_Start_DMA+0x2c2>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e000      	b.n	80055bc <HAL_TIM_PWM_Start_DMA+0x2c4>
 80055ba:	2300      	movs	r3, #0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d007      	beq.n	80055d0 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a25      	ldr	r2, [pc, #148]	@ (800566c <HAL_TIM_PWM_Start_DMA+0x374>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d022      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e2:	d01d      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a22      	ldr	r2, [pc, #136]	@ (8005674 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d018      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a21      	ldr	r2, [pc, #132]	@ (8005678 <HAL_TIM_PWM_Start_DMA+0x380>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d013      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a1f      	ldr	r2, [pc, #124]	@ (800567c <HAL_TIM_PWM_Start_DMA+0x384>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d00e      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a1a      	ldr	r2, [pc, #104]	@ (8005670 <HAL_TIM_PWM_Start_DMA+0x378>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d009      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a1b      	ldr	r2, [pc, #108]	@ (8005680 <HAL_TIM_PWM_Start_DMA+0x388>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x328>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a1a      	ldr	r2, [pc, #104]	@ (8005684 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d111      	bne.n	8005644 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	2b06      	cmp	r3, #6
 8005630:	d010      	beq.n	8005654 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0201 	orr.w	r2, r2, #1
 8005640:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005642:	e007      	b.n	8005654 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005654:	7dfb      	ldrb	r3, [r7, #23]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	080062b3 	.word	0x080062b3
 8005664:	0800635b 	.word	0x0800635b
 8005668:	08006221 	.word	0x08006221
 800566c:	40010000 	.word	0x40010000
 8005670:	40010400 	.word	0x40010400
 8005674:	40000400 	.word	0x40000400
 8005678:	40000800 	.word	0x40000800
 800567c:	40000c00 	.word	0x40000c00
 8005680:	40014000 	.word	0x40014000
 8005684:	40001800 	.word	0x40001800

08005688 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d855      	bhi.n	8005748 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800569c:	a201      	add	r2, pc, #4	@ (adr r2, 80056a4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a2:	bf00      	nop
 80056a4:	080056d9 	.word	0x080056d9
 80056a8:	08005749 	.word	0x08005749
 80056ac:	08005749 	.word	0x08005749
 80056b0:	08005749 	.word	0x08005749
 80056b4:	080056f5 	.word	0x080056f5
 80056b8:	08005749 	.word	0x08005749
 80056bc:	08005749 	.word	0x08005749
 80056c0:	08005749 	.word	0x08005749
 80056c4:	08005711 	.word	0x08005711
 80056c8:	08005749 	.word	0x08005749
 80056cc:	08005749 	.word	0x08005749
 80056d0:	08005749 	.word	0x08005749
 80056d4:	0800572d 	.word	0x0800572d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80056e6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe f981 	bl	80039f4 <HAL_DMA_Abort_IT>
      break;
 80056f2:	e02c      	b.n	800574e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68da      	ldr	r2, [r3, #12]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005702:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005708:	4618      	mov	r0, r3
 800570a:	f7fe f973 	bl	80039f4 <HAL_DMA_Abort_IT>
      break;
 800570e:	e01e      	b.n	800574e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800571e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe f965 	bl	80039f4 <HAL_DMA_Abort_IT>
      break;
 800572a:	e010      	b.n	800574e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800573a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	4618      	mov	r0, r3
 8005742:	f7fe f957 	bl	80039f4 <HAL_DMA_Abort_IT>
      break;
 8005746:	e002      	b.n	800574e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
      break;
 800574c:	bf00      	nop
  }

  if (status == HAL_OK)
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d161      	bne.n	8005818 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2200      	movs	r2, #0
 800575a:	6839      	ldr	r1, [r7, #0]
 800575c:	4618      	mov	r0, r3
 800575e:	f001 fa51 	bl	8006c04 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2f      	ldr	r2, [pc, #188]	@ (8005824 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d004      	beq.n	8005776 <HAL_TIM_PWM_Stop_DMA+0xee>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a2d      	ldr	r2, [pc, #180]	@ (8005828 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d101      	bne.n	800577a <HAL_TIM_PWM_Stop_DMA+0xf2>
 8005776:	2301      	movs	r3, #1
 8005778:	e000      	b.n	800577c <HAL_TIM_PWM_Stop_DMA+0xf4>
 800577a:	2300      	movs	r3, #0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d017      	beq.n	80057b0 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6a1a      	ldr	r2, [r3, #32]
 8005786:	f241 1311 	movw	r3, #4369	@ 0x1111
 800578a:	4013      	ands	r3, r2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10f      	bne.n	80057b0 <HAL_TIM_PWM_Stop_DMA+0x128>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6a1a      	ldr	r2, [r3, #32]
 8005796:	f240 4344 	movw	r3, #1092	@ 0x444
 800579a:	4013      	ands	r3, r2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d107      	bne.n	80057b0 <HAL_TIM_PWM_Stop_DMA+0x128>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6a1a      	ldr	r2, [r3, #32]
 80057b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10f      	bne.n	80057e0 <HAL_TIM_PWM_Stop_DMA+0x158>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6a1a      	ldr	r2, [r3, #32]
 80057c6:	f240 4344 	movw	r3, #1092	@ 0x444
 80057ca:	4013      	ands	r3, r2
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d107      	bne.n	80057e0 <HAL_TIM_PWM_Stop_DMA+0x158>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0201 	bic.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d104      	bne.n	80057f0 <HAL_TIM_PWM_Stop_DMA+0x168>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057ee:	e013      	b.n	8005818 <HAL_TIM_PWM_Stop_DMA+0x190>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d104      	bne.n	8005800 <HAL_TIM_PWM_Stop_DMA+0x178>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057fe:	e00b      	b.n	8005818 <HAL_TIM_PWM_Stop_DMA+0x190>
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	2b08      	cmp	r3, #8
 8005804:	d104      	bne.n	8005810 <HAL_TIM_PWM_Stop_DMA+0x188>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800580e:	e003      	b.n	8005818 <HAL_TIM_PWM_Stop_DMA+0x190>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005818:	7bfb      	ldrb	r3, [r7, #15]
}
 800581a:	4618      	mov	r0, r3
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	40010000 	.word	0x40010000
 8005828:	40010400 	.word	0x40010400

0800582c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e041      	b.n	80058c2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7fd fb96 	bl	8002f84 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3304      	adds	r3, #4
 8005868:	4619      	mov	r1, r3
 800586a:	4610      	mov	r0, r2
 800586c:	f000 fdaa 	bl	80063c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058d6:	2300      	movs	r3, #0
 80058d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d104      	bne.n	80058ea <HAL_TIM_IC_Start_IT+0x1e>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	e013      	b.n	8005912 <HAL_TIM_IC_Start_IT+0x46>
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	2b04      	cmp	r3, #4
 80058ee:	d104      	bne.n	80058fa <HAL_TIM_IC_Start_IT+0x2e>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	e00b      	b.n	8005912 <HAL_TIM_IC_Start_IT+0x46>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d104      	bne.n	800590a <HAL_TIM_IC_Start_IT+0x3e>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005906:	b2db      	uxtb	r3, r3
 8005908:	e003      	b.n	8005912 <HAL_TIM_IC_Start_IT+0x46>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005910:	b2db      	uxtb	r3, r3
 8005912:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d104      	bne.n	8005924 <HAL_TIM_IC_Start_IT+0x58>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005920:	b2db      	uxtb	r3, r3
 8005922:	e013      	b.n	800594c <HAL_TIM_IC_Start_IT+0x80>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b04      	cmp	r3, #4
 8005928:	d104      	bne.n	8005934 <HAL_TIM_IC_Start_IT+0x68>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005930:	b2db      	uxtb	r3, r3
 8005932:	e00b      	b.n	800594c <HAL_TIM_IC_Start_IT+0x80>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b08      	cmp	r3, #8
 8005938:	d104      	bne.n	8005944 <HAL_TIM_IC_Start_IT+0x78>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005940:	b2db      	uxtb	r3, r3
 8005942:	e003      	b.n	800594c <HAL_TIM_IC_Start_IT+0x80>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800594a:	b2db      	uxtb	r3, r3
 800594c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800594e:	7bbb      	ldrb	r3, [r7, #14]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d102      	bne.n	800595a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005954:	7b7b      	ldrb	r3, [r7, #13]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e0cc      	b.n	8005af8 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d104      	bne.n	800596e <HAL_TIM_IC_Start_IT+0xa2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800596c:	e013      	b.n	8005996 <HAL_TIM_IC_Start_IT+0xca>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b04      	cmp	r3, #4
 8005972:	d104      	bne.n	800597e <HAL_TIM_IC_Start_IT+0xb2>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800597c:	e00b      	b.n	8005996 <HAL_TIM_IC_Start_IT+0xca>
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b08      	cmp	r3, #8
 8005982:	d104      	bne.n	800598e <HAL_TIM_IC_Start_IT+0xc2>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800598c:	e003      	b.n	8005996 <HAL_TIM_IC_Start_IT+0xca>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2202      	movs	r2, #2
 8005992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_IC_Start_IT+0xda>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059a4:	e013      	b.n	80059ce <HAL_TIM_IC_Start_IT+0x102>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_IC_Start_IT+0xea>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059b4:	e00b      	b.n	80059ce <HAL_TIM_IC_Start_IT+0x102>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_IC_Start_IT+0xfa>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059c4:	e003      	b.n	80059ce <HAL_TIM_IC_Start_IT+0x102>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2202      	movs	r2, #2
 80059ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	d841      	bhi.n	8005a58 <HAL_TIM_IC_Start_IT+0x18c>
 80059d4:	a201      	add	r2, pc, #4	@ (adr r2, 80059dc <HAL_TIM_IC_Start_IT+0x110>)
 80059d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059da:	bf00      	nop
 80059dc:	08005a11 	.word	0x08005a11
 80059e0:	08005a59 	.word	0x08005a59
 80059e4:	08005a59 	.word	0x08005a59
 80059e8:	08005a59 	.word	0x08005a59
 80059ec:	08005a23 	.word	0x08005a23
 80059f0:	08005a59 	.word	0x08005a59
 80059f4:	08005a59 	.word	0x08005a59
 80059f8:	08005a59 	.word	0x08005a59
 80059fc:	08005a35 	.word	0x08005a35
 8005a00:	08005a59 	.word	0x08005a59
 8005a04:	08005a59 	.word	0x08005a59
 8005a08:	08005a59 	.word	0x08005a59
 8005a0c:	08005a47 	.word	0x08005a47
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0202 	orr.w	r2, r2, #2
 8005a1e:	60da      	str	r2, [r3, #12]
      break;
 8005a20:	e01d      	b.n	8005a5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0204 	orr.w	r2, r2, #4
 8005a30:	60da      	str	r2, [r3, #12]
      break;
 8005a32:	e014      	b.n	8005a5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f042 0208 	orr.w	r2, r2, #8
 8005a42:	60da      	str	r2, [r3, #12]
      break;
 8005a44:	e00b      	b.n	8005a5e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f042 0210 	orr.w	r2, r2, #16
 8005a54:	60da      	str	r2, [r3, #12]
      break;
 8005a56:	e002      	b.n	8005a5e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005a5e:	7bfb      	ldrb	r3, [r7, #15]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d148      	bne.n	8005af6 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	6839      	ldr	r1, [r7, #0]
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f001 f8c9 	bl	8006c04 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a22      	ldr	r2, [pc, #136]	@ (8005b00 <HAL_TIM_IC_Start_IT+0x234>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d022      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a84:	d01d      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8005b04 <HAL_TIM_IC_Start_IT+0x238>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d018      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1c      	ldr	r2, [pc, #112]	@ (8005b08 <HAL_TIM_IC_Start_IT+0x23c>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d013      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8005b0c <HAL_TIM_IC_Start_IT+0x240>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00e      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a19      	ldr	r2, [pc, #100]	@ (8005b10 <HAL_TIM_IC_Start_IT+0x244>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d009      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a18      	ldr	r2, [pc, #96]	@ (8005b14 <HAL_TIM_IC_Start_IT+0x248>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d004      	beq.n	8005ac2 <HAL_TIM_IC_Start_IT+0x1f6>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a16      	ldr	r2, [pc, #88]	@ (8005b18 <HAL_TIM_IC_Start_IT+0x24c>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d111      	bne.n	8005ae6 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2b06      	cmp	r3, #6
 8005ad2:	d010      	beq.n	8005af6 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0201 	orr.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae4:	e007      	b.n	8005af6 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0201 	orr.w	r2, r2, #1
 8005af4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40010000 	.word	0x40010000
 8005b04:	40000400 	.word	0x40000400
 8005b08:	40000800 	.word	0x40000800
 8005b0c:	40000c00 	.word	0x40000c00
 8005b10:	40010400 	.word	0x40010400
 8005b14:	40014000 	.word	0x40014000
 8005b18:	40001800 	.word	0x40001800

08005b1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d020      	beq.n	8005b80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f003 0302 	and.w	r3, r3, #2
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d01b      	beq.n	8005b80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f06f 0202 	mvn.w	r2, #2
 8005b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7fc fd36 	bl	80025d8 <HAL_TIM_IC_CaptureCallback>
 8005b6c:	e005      	b.n	8005b7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fb2e 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f7fb fa23 	bl	8000fc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d020      	beq.n	8005bcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f003 0304 	and.w	r3, r3, #4
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d01b      	beq.n	8005bcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f06f 0204 	mvn.w	r2, #4
 8005b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2202      	movs	r2, #2
 8005ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d003      	beq.n	8005bba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fc fd10 	bl	80025d8 <HAL_TIM_IC_CaptureCallback>
 8005bb8:	e005      	b.n	8005bc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fb08 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7fb f9fd 	bl	8000fc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d020      	beq.n	8005c18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d01b      	beq.n	8005c18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f06f 0208 	mvn.w	r2, #8
 8005be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2204      	movs	r2, #4
 8005bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	f003 0303 	and.w	r3, r3, #3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d003      	beq.n	8005c06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7fc fcea 	bl	80025d8 <HAL_TIM_IC_CaptureCallback>
 8005c04:	e005      	b.n	8005c12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 fae2 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7fb f9d7 	bl	8000fc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f003 0310 	and.w	r3, r3, #16
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d020      	beq.n	8005c64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d01b      	beq.n	8005c64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0210 	mvn.w	r2, #16
 8005c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2208      	movs	r2, #8
 8005c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc fcc4 	bl	80025d8 <HAL_TIM_IC_CaptureCallback>
 8005c50:	e005      	b.n	8005c5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 fabc 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7fb f9b1 	bl	8000fc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00c      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d007      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0201 	mvn.w	r2, #1
 8005c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fc fd92 	bl	80027ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00c      	beq.n	8005cac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d007      	beq.n	8005cac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f001 f8aa 	bl	8006e00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00c      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d007      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fa94 	bl	80061f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	f003 0320 	and.w	r3, r3, #32
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f003 0320 	and.w	r3, r3, #32
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d007      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f06f 0220 	mvn.w	r2, #32
 8005cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f001 f87c 	bl	8006dec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cf4:	bf00      	nop
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d101      	bne.n	8005d1a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005d16:	2302      	movs	r3, #2
 8005d18:	e088      	b.n	8005e2c <HAL_TIM_IC_ConfigChannel+0x130>
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d11b      	bne.n	8005d60 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005d38:	f000 fda0 	bl	800687c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	699a      	ldr	r2, [r3, #24]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f022 020c 	bic.w	r2, r2, #12
 8005d4a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6999      	ldr	r1, [r3, #24]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	619a      	str	r2, [r3, #24]
 8005d5e:	e060      	b.n	8005e22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d11c      	bne.n	8005da0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005d76:	f000 fe24 	bl	80069c2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699a      	ldr	r2, [r3, #24]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005d88:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	6999      	ldr	r1, [r3, #24]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	021a      	lsls	r2, r3, #8
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	619a      	str	r2, [r3, #24]
 8005d9e:	e040      	b.n	8005e22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d11b      	bne.n	8005dde <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005db6:	f000 fe71 	bl	8006a9c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	69da      	ldr	r2, [r3, #28]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 020c 	bic.w	r2, r2, #12
 8005dc8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69d9      	ldr	r1, [r3, #28]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	689a      	ldr	r2, [r3, #8]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	61da      	str	r2, [r3, #28]
 8005ddc:	e021      	b.n	8005e22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b0c      	cmp	r3, #12
 8005de2:	d11c      	bne.n	8005e1e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005df4:	f000 fe8e 	bl	8006b14 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	69da      	ldr	r2, [r3, #28]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005e06:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	69d9      	ldr	r1, [r3, #28]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	021a      	lsls	r2, r3, #8
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	61da      	str	r2, [r3, #28]
 8005e1c:	e001      	b.n	8005e22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3718      	adds	r7, #24
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e40:	2300      	movs	r3, #0
 8005e42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d101      	bne.n	8005e52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e0ae      	b.n	8005fb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b0c      	cmp	r3, #12
 8005e5e:	f200 809f 	bhi.w	8005fa0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e62:	a201      	add	r2, pc, #4	@ (adr r2, 8005e68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e68:	08005e9d 	.word	0x08005e9d
 8005e6c:	08005fa1 	.word	0x08005fa1
 8005e70:	08005fa1 	.word	0x08005fa1
 8005e74:	08005fa1 	.word	0x08005fa1
 8005e78:	08005edd 	.word	0x08005edd
 8005e7c:	08005fa1 	.word	0x08005fa1
 8005e80:	08005fa1 	.word	0x08005fa1
 8005e84:	08005fa1 	.word	0x08005fa1
 8005e88:	08005f1f 	.word	0x08005f1f
 8005e8c:	08005fa1 	.word	0x08005fa1
 8005e90:	08005fa1 	.word	0x08005fa1
 8005e94:	08005fa1 	.word	0x08005fa1
 8005e98:	08005f5f 	.word	0x08005f5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fb3a 	bl	800651c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0208 	orr.w	r2, r2, #8
 8005eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	699a      	ldr	r2, [r3, #24]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 0204 	bic.w	r2, r2, #4
 8005ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6999      	ldr	r1, [r3, #24]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	691a      	ldr	r2, [r3, #16]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	619a      	str	r2, [r3, #24]
      break;
 8005eda:	e064      	b.n	8005fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 fb8a 	bl	80065fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6999      	ldr	r1, [r3, #24]
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	021a      	lsls	r2, r3, #8
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	619a      	str	r2, [r3, #24]
      break;
 8005f1c:	e043      	b.n	8005fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68b9      	ldr	r1, [r7, #8]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f000 fbdf 	bl	80066e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0208 	orr.w	r2, r2, #8
 8005f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69da      	ldr	r2, [r3, #28]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0204 	bic.w	r2, r2, #4
 8005f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69d9      	ldr	r1, [r3, #28]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	61da      	str	r2, [r3, #28]
      break;
 8005f5c:	e023      	b.n	8005fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fc33 	bl	80067d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69da      	ldr	r2, [r3, #28]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69da      	ldr	r2, [r3, #28]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69d9      	ldr	r1, [r3, #28]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	021a      	lsls	r2, r3, #8
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	61da      	str	r2, [r3, #28]
      break;
 8005f9e:	e002      	b.n	8005fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	75fb      	strb	r3, [r7, #23]
      break;
 8005fa4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_TIM_ConfigClockSource+0x1c>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	e0b4      	b.n	800613e <HAL_TIM_ConfigClockSource+0x186>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ffa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800600c:	d03e      	beq.n	800608c <HAL_TIM_ConfigClockSource+0xd4>
 800600e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006012:	f200 8087 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601a:	f000 8086 	beq.w	800612a <HAL_TIM_ConfigClockSource+0x172>
 800601e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006022:	d87f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 8006024:	2b70      	cmp	r3, #112	@ 0x70
 8006026:	d01a      	beq.n	800605e <HAL_TIM_ConfigClockSource+0xa6>
 8006028:	2b70      	cmp	r3, #112	@ 0x70
 800602a:	d87b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 800602c:	2b60      	cmp	r3, #96	@ 0x60
 800602e:	d050      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x11a>
 8006030:	2b60      	cmp	r3, #96	@ 0x60
 8006032:	d877      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 8006034:	2b50      	cmp	r3, #80	@ 0x50
 8006036:	d03c      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0xfa>
 8006038:	2b50      	cmp	r3, #80	@ 0x50
 800603a:	d873      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 800603c:	2b40      	cmp	r3, #64	@ 0x40
 800603e:	d058      	beq.n	80060f2 <HAL_TIM_ConfigClockSource+0x13a>
 8006040:	2b40      	cmp	r3, #64	@ 0x40
 8006042:	d86f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 8006044:	2b30      	cmp	r3, #48	@ 0x30
 8006046:	d064      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x15a>
 8006048:	2b30      	cmp	r3, #48	@ 0x30
 800604a:	d86b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 800604c:	2b20      	cmp	r3, #32
 800604e:	d060      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x15a>
 8006050:	2b20      	cmp	r3, #32
 8006052:	d867      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
 8006054:	2b00      	cmp	r3, #0
 8006056:	d05c      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x15a>
 8006058:	2b10      	cmp	r3, #16
 800605a:	d05a      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x15a>
 800605c:	e062      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800606e:	f000 fda9 	bl	8006bc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006080:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	609a      	str	r2, [r3, #8]
      break;
 800608a:	e04f      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800609c:	f000 fd92 	bl	8006bc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060ae:	609a      	str	r2, [r3, #8]
      break;
 80060b0:	e03c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060be:	461a      	mov	r2, r3
 80060c0:	f000 fc50 	bl	8006964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2150      	movs	r1, #80	@ 0x50
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 fd5f 	bl	8006b8e <TIM_ITRx_SetConfig>
      break;
 80060d0:	e02c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060de:	461a      	mov	r2, r3
 80060e0:	f000 fcac 	bl	8006a3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2160      	movs	r1, #96	@ 0x60
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fd4f 	bl	8006b8e <TIM_ITRx_SetConfig>
      break;
 80060f0:	e01c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fe:	461a      	mov	r2, r3
 8006100:	f000 fc30 	bl	8006964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2140      	movs	r1, #64	@ 0x40
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fd3f 	bl	8006b8e <TIM_ITRx_SetConfig>
      break;
 8006110:	e00c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4619      	mov	r1, r3
 800611c:	4610      	mov	r0, r2
 800611e:	f000 fd36 	bl	8006b8e <TIM_ITRx_SetConfig>
      break;
 8006122:	e003      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	73fb      	strb	r3, [r7, #15]
      break;
 8006128:	e000      	b.n	800612c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800612a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
	...

08006148 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b0c      	cmp	r3, #12
 800615a:	d831      	bhi.n	80061c0 <HAL_TIM_ReadCapturedValue+0x78>
 800615c:	a201      	add	r2, pc, #4	@ (adr r2, 8006164 <HAL_TIM_ReadCapturedValue+0x1c>)
 800615e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006162:	bf00      	nop
 8006164:	08006199 	.word	0x08006199
 8006168:	080061c1 	.word	0x080061c1
 800616c:	080061c1 	.word	0x080061c1
 8006170:	080061c1 	.word	0x080061c1
 8006174:	080061a3 	.word	0x080061a3
 8006178:	080061c1 	.word	0x080061c1
 800617c:	080061c1 	.word	0x080061c1
 8006180:	080061c1 	.word	0x080061c1
 8006184:	080061ad 	.word	0x080061ad
 8006188:	080061c1 	.word	0x080061c1
 800618c:	080061c1 	.word	0x080061c1
 8006190:	080061c1 	.word	0x080061c1
 8006194:	080061b7 	.word	0x080061b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800619e:	60fb      	str	r3, [r7, #12]

      break;
 80061a0:	e00f      	b.n	80061c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a8:	60fb      	str	r3, [r7, #12]

      break;
 80061aa:	e00a      	b.n	80061c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b2:	60fb      	str	r3, [r7, #12]

      break;
 80061b4:	e005      	b.n	80061c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061bc:	60fb      	str	r3, [r7, #12]

      break;
 80061be:	e000      	b.n	80061c2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80061c0:	bf00      	nop
  }

  return tmpreg;
 80061c2:	68fb      	ldr	r3, [r7, #12]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	429a      	cmp	r2, r3
 8006236:	d107      	bne.n	8006248 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2201      	movs	r2, #1
 800623c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006246:	e02a      	b.n	800629e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	429a      	cmp	r2, r3
 8006250:	d107      	bne.n	8006262 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2202      	movs	r2, #2
 8006256:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006260:	e01d      	b.n	800629e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	429a      	cmp	r2, r3
 800626a:	d107      	bne.n	800627c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2204      	movs	r2, #4
 8006270:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800627a:	e010      	b.n	800629e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	429a      	cmp	r2, r3
 8006284:	d107      	bne.n	8006296 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2208      	movs	r2, #8
 800628a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006294:	e003      	b.n	800629e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f7ff ffb4 	bl	800620c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	771a      	strb	r2, [r3, #28]
}
 80062aa:	bf00      	nop
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b084      	sub	sp, #16
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062be:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d10b      	bne.n	80062e2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2201      	movs	r2, #1
 80062ce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d136      	bne.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062e0:	e031      	b.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d10b      	bne.n	8006304 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2202      	movs	r2, #2
 80062f0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d125      	bne.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006302:	e020      	b.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	429a      	cmp	r2, r3
 800630c:	d10b      	bne.n	8006326 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2204      	movs	r2, #4
 8006312:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	69db      	ldr	r3, [r3, #28]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d114      	bne.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006324:	e00f      	b.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	429a      	cmp	r2, r3
 800632e:	d10a      	bne.n	8006346 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2208      	movs	r2, #8
 8006334:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	69db      	ldr	r3, [r3, #28]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d103      	bne.n	8006346 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f7fa fe3a 	bl	8000fc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	771a      	strb	r2, [r3, #28]
}
 8006352:	bf00      	nop
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b084      	sub	sp, #16
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006366:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	429a      	cmp	r2, r3
 8006370:	d103      	bne.n	800637a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2201      	movs	r2, #1
 8006376:	771a      	strb	r2, [r3, #28]
 8006378:	e019      	b.n	80063ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	429a      	cmp	r2, r3
 8006382:	d103      	bne.n	800638c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2202      	movs	r2, #2
 8006388:	771a      	strb	r2, [r3, #28]
 800638a:	e010      	b.n	80063ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	429a      	cmp	r2, r3
 8006394:	d103      	bne.n	800639e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2204      	movs	r2, #4
 800639a:	771a      	strb	r2, [r3, #28]
 800639c:	e007      	b.n	80063ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d102      	bne.n	80063ae <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2208      	movs	r2, #8
 80063ac:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f7ff ff18 	bl	80061e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	771a      	strb	r2, [r3, #28]
}
 80063ba:	bf00      	nop
 80063bc:	3710      	adds	r7, #16
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
	...

080063c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a46      	ldr	r2, [pc, #280]	@ (80064f0 <TIM_Base_SetConfig+0x12c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d013      	beq.n	8006404 <TIM_Base_SetConfig+0x40>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e2:	d00f      	beq.n	8006404 <TIM_Base_SetConfig+0x40>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a43      	ldr	r2, [pc, #268]	@ (80064f4 <TIM_Base_SetConfig+0x130>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d00b      	beq.n	8006404 <TIM_Base_SetConfig+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a42      	ldr	r2, [pc, #264]	@ (80064f8 <TIM_Base_SetConfig+0x134>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d007      	beq.n	8006404 <TIM_Base_SetConfig+0x40>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a41      	ldr	r2, [pc, #260]	@ (80064fc <TIM_Base_SetConfig+0x138>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d003      	beq.n	8006404 <TIM_Base_SetConfig+0x40>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a40      	ldr	r2, [pc, #256]	@ (8006500 <TIM_Base_SetConfig+0x13c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d108      	bne.n	8006416 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800640a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4313      	orrs	r3, r2
 8006414:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a35      	ldr	r2, [pc, #212]	@ (80064f0 <TIM_Base_SetConfig+0x12c>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d02b      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006424:	d027      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a32      	ldr	r2, [pc, #200]	@ (80064f4 <TIM_Base_SetConfig+0x130>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d023      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a31      	ldr	r2, [pc, #196]	@ (80064f8 <TIM_Base_SetConfig+0x134>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d01f      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a30      	ldr	r2, [pc, #192]	@ (80064fc <TIM_Base_SetConfig+0x138>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d01b      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a2f      	ldr	r2, [pc, #188]	@ (8006500 <TIM_Base_SetConfig+0x13c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d017      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a2e      	ldr	r2, [pc, #184]	@ (8006504 <TIM_Base_SetConfig+0x140>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d013      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a2d      	ldr	r2, [pc, #180]	@ (8006508 <TIM_Base_SetConfig+0x144>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d00f      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a2c      	ldr	r2, [pc, #176]	@ (800650c <TIM_Base_SetConfig+0x148>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d00b      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a2b      	ldr	r2, [pc, #172]	@ (8006510 <TIM_Base_SetConfig+0x14c>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d007      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a2a      	ldr	r2, [pc, #168]	@ (8006514 <TIM_Base_SetConfig+0x150>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d003      	beq.n	8006476 <TIM_Base_SetConfig+0xb2>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a29      	ldr	r2, [pc, #164]	@ (8006518 <TIM_Base_SetConfig+0x154>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d108      	bne.n	8006488 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800647c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	4313      	orrs	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	4313      	orrs	r3, r2
 8006494:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	689a      	ldr	r2, [r3, #8]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a10      	ldr	r2, [pc, #64]	@ (80064f0 <TIM_Base_SetConfig+0x12c>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d003      	beq.n	80064bc <TIM_Base_SetConfig+0xf8>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a12      	ldr	r2, [pc, #72]	@ (8006500 <TIM_Base_SetConfig+0x13c>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d103      	bne.n	80064c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	691a      	ldr	r2, [r3, #16]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d105      	bne.n	80064e2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f023 0201 	bic.w	r2, r3, #1
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	611a      	str	r2, [r3, #16]
  }
}
 80064e2:	bf00      	nop
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	40010000 	.word	0x40010000
 80064f4:	40000400 	.word	0x40000400
 80064f8:	40000800 	.word	0x40000800
 80064fc:	40000c00 	.word	0x40000c00
 8006500:	40010400 	.word	0x40010400
 8006504:	40014000 	.word	0x40014000
 8006508:	40014400 	.word	0x40014400
 800650c:	40014800 	.word	0x40014800
 8006510:	40001800 	.word	0x40001800
 8006514:	40001c00 	.word	0x40001c00
 8006518:	40002000 	.word	0x40002000

0800651c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a1b      	ldr	r3, [r3, #32]
 8006530:	f023 0201 	bic.w	r2, r3, #1
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800654a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f023 0303 	bic.w	r3, r3, #3
 8006552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f023 0302 	bic.w	r3, r3, #2
 8006564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	4313      	orrs	r3, r2
 800656e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a20      	ldr	r2, [pc, #128]	@ (80065f4 <TIM_OC1_SetConfig+0xd8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_OC1_SetConfig+0x64>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a1f      	ldr	r2, [pc, #124]	@ (80065f8 <TIM_OC1_SetConfig+0xdc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d10c      	bne.n	800659a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f023 0308 	bic.w	r3, r3, #8
 8006586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	4313      	orrs	r3, r2
 8006590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f023 0304 	bic.w	r3, r3, #4
 8006598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a15      	ldr	r2, [pc, #84]	@ (80065f4 <TIM_OC1_SetConfig+0xd8>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d003      	beq.n	80065aa <TIM_OC1_SetConfig+0x8e>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a14      	ldr	r2, [pc, #80]	@ (80065f8 <TIM_OC1_SetConfig+0xdc>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d111      	bne.n	80065ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	621a      	str	r2, [r3, #32]
}
 80065e8:	bf00      	nop
 80065ea:	371c      	adds	r7, #28
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr
 80065f4:	40010000 	.word	0x40010000
 80065f8:	40010400 	.word	0x40010400

080065fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	f023 0210 	bic.w	r2, r3, #16
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800662a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	021b      	lsls	r3, r3, #8
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	4313      	orrs	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f023 0320 	bic.w	r3, r3, #32
 8006646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	011b      	lsls	r3, r3, #4
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a22      	ldr	r2, [pc, #136]	@ (80066e0 <TIM_OC2_SetConfig+0xe4>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d003      	beq.n	8006664 <TIM_OC2_SetConfig+0x68>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a21      	ldr	r2, [pc, #132]	@ (80066e4 <TIM_OC2_SetConfig+0xe8>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d10d      	bne.n	8006680 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800666a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	4313      	orrs	r3, r2
 8006676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800667e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a17      	ldr	r2, [pc, #92]	@ (80066e0 <TIM_OC2_SetConfig+0xe4>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_OC2_SetConfig+0x94>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a16      	ldr	r2, [pc, #88]	@ (80066e4 <TIM_OC2_SetConfig+0xe8>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d113      	bne.n	80066b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006696:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800669e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	621a      	str	r2, [r3, #32]
}
 80066d2:	bf00      	nop
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40010000 	.word	0x40010000
 80066e4:	40010400 	.word	0x40010400

080066e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0303 	bic.w	r3, r3, #3
 800671e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	021b      	lsls	r3, r3, #8
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	4313      	orrs	r3, r2
 800673c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a21      	ldr	r2, [pc, #132]	@ (80067c8 <TIM_OC3_SetConfig+0xe0>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d003      	beq.n	800674e <TIM_OC3_SetConfig+0x66>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a20      	ldr	r2, [pc, #128]	@ (80067cc <TIM_OC3_SetConfig+0xe4>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d10d      	bne.n	800676a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006754:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	021b      	lsls	r3, r3, #8
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	4313      	orrs	r3, r2
 8006760:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006768:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a16      	ldr	r2, [pc, #88]	@ (80067c8 <TIM_OC3_SetConfig+0xe0>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d003      	beq.n	800677a <TIM_OC3_SetConfig+0x92>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a15      	ldr	r2, [pc, #84]	@ (80067cc <TIM_OC3_SetConfig+0xe4>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d113      	bne.n	80067a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006780:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006788:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	011b      	lsls	r3, r3, #4
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	4313      	orrs	r3, r2
 8006794:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	4313      	orrs	r3, r2
 80067a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	621a      	str	r2, [r3, #32]
}
 80067bc:	bf00      	nop
 80067be:	371c      	adds	r7, #28
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	40010000 	.word	0x40010000
 80067cc:	40010400 	.word	0x40010400

080067d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b087      	sub	sp, #28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	69db      	ldr	r3, [r3, #28]
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006806:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	021b      	lsls	r3, r3, #8
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	4313      	orrs	r3, r2
 8006812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800681a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	031b      	lsls	r3, r3, #12
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a12      	ldr	r2, [pc, #72]	@ (8006874 <TIM_OC4_SetConfig+0xa4>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d003      	beq.n	8006838 <TIM_OC4_SetConfig+0x68>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a11      	ldr	r2, [pc, #68]	@ (8006878 <TIM_OC4_SetConfig+0xa8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d109      	bne.n	800684c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800683e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	019b      	lsls	r3, r3, #6
 8006846:	697a      	ldr	r2, [r7, #20]
 8006848:	4313      	orrs	r3, r2
 800684a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	621a      	str	r2, [r3, #32]
}
 8006866:	bf00      	nop
 8006868:	371c      	adds	r7, #28
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	40010000 	.word	0x40010000
 8006878:	40010400 	.word	0x40010400

0800687c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	f023 0201 	bic.w	r2, r3, #1
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4a28      	ldr	r2, [pc, #160]	@ (8006948 <TIM_TI1_SetConfig+0xcc>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d01b      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068b0:	d017      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4a25      	ldr	r2, [pc, #148]	@ (800694c <TIM_TI1_SetConfig+0xd0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d013      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	4a24      	ldr	r2, [pc, #144]	@ (8006950 <TIM_TI1_SetConfig+0xd4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d00f      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	4a23      	ldr	r2, [pc, #140]	@ (8006954 <TIM_TI1_SetConfig+0xd8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00b      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	4a22      	ldr	r2, [pc, #136]	@ (8006958 <TIM_TI1_SetConfig+0xdc>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d007      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	4a21      	ldr	r2, [pc, #132]	@ (800695c <TIM_TI1_SetConfig+0xe0>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d003      	beq.n	80068e2 <TIM_TI1_SetConfig+0x66>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	4a20      	ldr	r2, [pc, #128]	@ (8006960 <TIM_TI1_SetConfig+0xe4>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d101      	bne.n	80068e6 <TIM_TI1_SetConfig+0x6a>
 80068e2:	2301      	movs	r3, #1
 80068e4:	e000      	b.n	80068e8 <TIM_TI1_SetConfig+0x6c>
 80068e6:	2300      	movs	r3, #0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d008      	beq.n	80068fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	f023 0303 	bic.w	r3, r3, #3
 80068f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80068f4:	697a      	ldr	r2, [r7, #20]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	e003      	b.n	8006906 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f043 0301 	orr.w	r3, r3, #1
 8006904:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800690c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	011b      	lsls	r3, r3, #4
 8006912:	b2db      	uxtb	r3, r3
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	4313      	orrs	r3, r2
 8006918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f023 030a 	bic.w	r3, r3, #10
 8006920:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	f003 030a 	and.w	r3, r3, #10
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	621a      	str	r2, [r3, #32]
}
 800693a:	bf00      	nop
 800693c:	371c      	adds	r7, #28
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40010000 	.word	0x40010000
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	40000c00 	.word	0x40000c00
 8006958:	40010400 	.word	0x40010400
 800695c:	40014000 	.word	0x40014000
 8006960:	40001800 	.word	0x40001800

08006964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f023 0201 	bic.w	r2, r3, #1
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800698e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	011b      	lsls	r3, r3, #4
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4313      	orrs	r3, r2
 8006998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f023 030a 	bic.w	r3, r3, #10
 80069a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	621a      	str	r2, [r3, #32]
}
 80069b6:	bf00      	nop
 80069b8:	371c      	adds	r7, #28
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b087      	sub	sp, #28
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	60f8      	str	r0, [r7, #12]
 80069ca:	60b9      	str	r1, [r7, #8]
 80069cc:	607a      	str	r2, [r7, #4]
 80069ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	f023 0210 	bic.w	r2, r3, #16
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	031b      	lsls	r3, r3, #12
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	011b      	lsls	r3, r3, #4
 8006a1a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b087      	sub	sp, #28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f023 0210 	bic.w	r2, r3, #16
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	031b      	lsls	r3, r3, #12
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	011b      	lsls	r3, r3, #4
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	621a      	str	r2, [r3, #32]
}
 8006a90:	bf00      	nop
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
 8006aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	69db      	ldr	r3, [r3, #28]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f023 0303 	bic.w	r3, r3, #3
 8006ac8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ad8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	011b      	lsls	r3, r3, #4
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006aec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	621a      	str	r2, [r3, #32]
}
 8006b08:	bf00      	nop
 8006b0a:	371c      	adds	r7, #28
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b087      	sub	sp, #28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
 8006b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	69db      	ldr	r3, [r3, #28]
 8006b38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	021b      	lsls	r3, r3, #8
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	031b      	lsls	r3, r3, #12
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006b66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	031b      	lsls	r3, r3, #12
 8006b6c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	621a      	str	r2, [r3, #32]
}
 8006b82:	bf00      	nop
 8006b84:	371c      	adds	r7, #28
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b085      	sub	sp, #20
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ba4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ba6:	683a      	ldr	r2, [r7, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	f043 0307 	orr.w	r3, r3, #7
 8006bb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	609a      	str	r2, [r3, #8]
}
 8006bb8:	bf00      	nop
 8006bba:	3714      	adds	r7, #20
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
 8006bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	021a      	lsls	r2, r3, #8
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	431a      	orrs	r2, r3
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	609a      	str	r2, [r3, #8]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b087      	sub	sp, #28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	f003 031f 	and.w	r3, r3, #31
 8006c16:	2201      	movs	r2, #1
 8006c18:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a1a      	ldr	r2, [r3, #32]
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	43db      	mvns	r3, r3
 8006c26:	401a      	ands	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a1a      	ldr	r2, [r3, #32]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f003 031f 	and.w	r3, r3, #31
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	fa01 f303 	lsl.w	r3, r1, r3
 8006c3c:	431a      	orrs	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	621a      	str	r2, [r3, #32]
}
 8006c42:	bf00      	nop
 8006c44:	371c      	adds	r7, #28
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
	...

08006c50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d101      	bne.n	8006c68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c64:	2302      	movs	r3, #2
 8006c66:	e05a      	b.n	8006d1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a21      	ldr	r2, [pc, #132]	@ (8006d2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d022      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cb4:	d01d      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a1d      	ldr	r2, [pc, #116]	@ (8006d30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d018      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8006d34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d013      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a1a      	ldr	r2, [pc, #104]	@ (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00e      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a18      	ldr	r2, [pc, #96]	@ (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d009      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a17      	ldr	r2, [pc, #92]	@ (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d004      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a15      	ldr	r2, [pc, #84]	@ (8006d44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d10c      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40010000 	.word	0x40010000
 8006d30:	40000400 	.word	0x40000400
 8006d34:	40000800 	.word	0x40000800
 8006d38:	40000c00 	.word	0x40000c00
 8006d3c:	40010400 	.word	0x40010400
 8006d40:	40014000 	.word	0x40014000
 8006d44:	40001800 	.word	0x40001800

08006d48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b085      	sub	sp, #20
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d52:	2300      	movs	r3, #0
 8006d54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d101      	bne.n	8006d64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d60:	2302      	movs	r3, #2
 8006d62:	e03d      	b.n	8006de0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	695b      	ldr	r3, [r3, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	69db      	ldr	r3, [r3, #28]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e042      	b.n	8006eac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7fc f92c 	bl	8003098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2224      	movs	r2, #36	@ 0x24
 8006e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68da      	ldr	r2, [r3, #12]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fde9 	bl	8007a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	691a      	ldr	r2, [r3, #16]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	695a      	ldr	r2, [r3, #20]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68da      	ldr	r2, [r3, #12]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3708      	adds	r7, #8
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b08a      	sub	sp, #40	@ 0x28
 8006eb8:	af02      	add	r7, sp, #8
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b20      	cmp	r3, #32
 8006ed2:	d175      	bne.n	8006fc0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d002      	beq.n	8006ee0 <HAL_UART_Transmit+0x2c>
 8006eda:	88fb      	ldrh	r3, [r7, #6]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d101      	bne.n	8006ee4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e06e      	b.n	8006fc2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2221      	movs	r2, #33	@ 0x21
 8006eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ef2:	f7fc faeb 	bl	80034cc <HAL_GetTick>
 8006ef6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	88fa      	ldrh	r2, [r7, #6]
 8006efc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	88fa      	ldrh	r2, [r7, #6]
 8006f02:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f0c:	d108      	bne.n	8006f20 <HAL_UART_Transmit+0x6c>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d104      	bne.n	8006f20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f16:	2300      	movs	r3, #0
 8006f18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	61bb      	str	r3, [r7, #24]
 8006f1e:	e003      	b.n	8006f28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f24:	2300      	movs	r3, #0
 8006f26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f28:	e02e      	b.n	8006f88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	9300      	str	r3, [sp, #0]
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	2200      	movs	r2, #0
 8006f32:	2180      	movs	r1, #128	@ 0x80
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 fb4b 	bl	80075d0 <UART_WaitOnFlagUntilTimeout>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d005      	beq.n	8006f4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2220      	movs	r2, #32
 8006f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e03a      	b.n	8006fc2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10b      	bne.n	8006f6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f62:	69bb      	ldr	r3, [r7, #24]
 8006f64:	3302      	adds	r3, #2
 8006f66:	61bb      	str	r3, [r7, #24]
 8006f68:	e007      	b.n	8006f7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	781a      	ldrb	r2, [r3, #0]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	3301      	adds	r3, #1
 8006f78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1cb      	bne.n	8006f2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	2140      	movs	r1, #64	@ 0x40
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 fb17 	bl	80075d0 <UART_WaitOnFlagUntilTimeout>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e006      	b.n	8006fc2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2220      	movs	r2, #32
 8006fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	e000      	b.n	8006fc2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006fc0:	2302      	movs	r3, #2
  }
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3720      	adds	r7, #32
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b085      	sub	sp, #20
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	60f8      	str	r0, [r7, #12]
 8006fd2:	60b9      	str	r1, [r7, #8]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b20      	cmp	r3, #32
 8006fe2:	d121      	bne.n	8007028 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d002      	beq.n	8006ff0 <HAL_UART_Transmit_IT+0x26>
 8006fea:	88fb      	ldrh	r3, [r7, #6]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e01a      	b.n	800702a <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	88fa      	ldrh	r2, [r7, #6]
 8006ffe:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	88fa      	ldrh	r2, [r7, #6]
 8007004:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2221      	movs	r2, #33	@ 0x21
 8007010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007022:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007024:	2300      	movs	r3, #0
 8007026:	e000      	b.n	800702a <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8007028:	2302      	movs	r3, #2
  }
}
 800702a:	4618      	mov	r0, r3
 800702c:	3714      	adds	r7, #20
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr

08007036 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b084      	sub	sp, #16
 800703a:	af00      	add	r7, sp, #0
 800703c:	60f8      	str	r0, [r7, #12]
 800703e:	60b9      	str	r1, [r7, #8]
 8007040:	4613      	mov	r3, r2
 8007042:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b20      	cmp	r3, #32
 800704e:	d112      	bne.n	8007076 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d002      	beq.n	800705c <HAL_UART_Receive_IT+0x26>
 8007056:	88fb      	ldrh	r3, [r7, #6]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d101      	bne.n	8007060 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e00b      	b.n	8007078 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007066:	88fb      	ldrh	r3, [r7, #6]
 8007068:	461a      	mov	r2, r3
 800706a:	68b9      	ldr	r1, [r7, #8]
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 fb08 	bl	8007682 <UART_Start_Receive_IT>
 8007072:	4603      	mov	r3, r0
 8007074:	e000      	b.n	8007078 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007076:	2302      	movs	r3, #2
  }
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b0ba      	sub	sp, #232	@ 0xe8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	695b      	ldr	r3, [r3, #20]
 80070a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80070a6:	2300      	movs	r3, #0
 80070a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80070ac:	2300      	movs	r3, #0
 80070ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80070b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80070be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d10f      	bne.n	80070e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070ca:	f003 0320 	and.w	r3, r3, #32
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d009      	beq.n	80070e6 <HAL_UART_IRQHandler+0x66>
 80070d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 fbe8 	bl	80078b4 <UART_Receive_IT>
      return;
 80070e4:	e25b      	b.n	800759e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80070e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f000 80de 	beq.w	80072ac <HAL_UART_IRQHandler+0x22c>
 80070f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070f4:	f003 0301 	and.w	r3, r3, #1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d106      	bne.n	800710a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80070fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007100:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 80d1 	beq.w	80072ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800710a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00b      	beq.n	800712e <HAL_UART_IRQHandler+0xae>
 8007116:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800711a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007126:	f043 0201 	orr.w	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800712e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007132:	f003 0304 	and.w	r3, r3, #4
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00b      	beq.n	8007152 <HAL_UART_IRQHandler+0xd2>
 800713a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d005      	beq.n	8007152 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800714a:	f043 0202 	orr.w	r2, r3, #2
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007156:	f003 0302 	and.w	r3, r3, #2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00b      	beq.n	8007176 <HAL_UART_IRQHandler+0xf6>
 800715e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d005      	beq.n	8007176 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800716e:	f043 0204 	orr.w	r2, r3, #4
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800717a:	f003 0308 	and.w	r3, r3, #8
 800717e:	2b00      	cmp	r3, #0
 8007180:	d011      	beq.n	80071a6 <HAL_UART_IRQHandler+0x126>
 8007182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007186:	f003 0320 	and.w	r3, r3, #32
 800718a:	2b00      	cmp	r3, #0
 800718c:	d105      	bne.n	800719a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800718e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800719e:	f043 0208 	orr.w	r2, r3, #8
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 81f2 	beq.w	8007594 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071b4:	f003 0320 	and.w	r3, r3, #32
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d008      	beq.n	80071ce <HAL_UART_IRQHandler+0x14e>
 80071bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071c0:	f003 0320 	and.w	r3, r3, #32
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d002      	beq.n	80071ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fb73 	bl	80078b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	695b      	ldr	r3, [r3, #20]
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	bf0c      	ite	eq
 80071dc:	2301      	moveq	r3, #1
 80071de:	2300      	movne	r3, #0
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ea:	f003 0308 	and.w	r3, r3, #8
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <HAL_UART_IRQHandler+0x17a>
 80071f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d04f      	beq.n	800729a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fa7b 	bl	80076f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800720a:	2b40      	cmp	r3, #64	@ 0x40
 800720c:	d141      	bne.n	8007292 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3314      	adds	r3, #20
 8007214:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007218:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007224:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800722c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	3314      	adds	r3, #20
 8007236:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800723a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800723e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007242:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007246:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800724a:	e841 2300 	strex	r3, r2, [r1]
 800724e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007252:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1d9      	bne.n	800720e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800725e:	2b00      	cmp	r3, #0
 8007260:	d013      	beq.n	800728a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007266:	4a7e      	ldr	r2, [pc, #504]	@ (8007460 <HAL_UART_IRQHandler+0x3e0>)
 8007268:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800726e:	4618      	mov	r0, r3
 8007270:	f7fc fbc0 	bl	80039f4 <HAL_DMA_Abort_IT>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d016      	beq.n	80072a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800727e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007284:	4610      	mov	r0, r2
 8007286:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007288:	e00e      	b.n	80072a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f98a 	bl	80075a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007290:	e00a      	b.n	80072a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f986 	bl	80075a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007298:	e006      	b.n	80072a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f982 	bl	80075a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80072a6:	e175      	b.n	8007594 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072a8:	bf00      	nop
    return;
 80072aa:	e173      	b.n	8007594 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	f040 814f 	bne.w	8007554 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80072b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ba:	f003 0310 	and.w	r3, r3, #16
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 8148 	beq.w	8007554 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80072c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072c8:	f003 0310 	and.w	r3, r3, #16
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 8141 	beq.w	8007554 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072d2:	2300      	movs	r3, #0
 80072d4:	60bb      	str	r3, [r7, #8]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	60bb      	str	r3, [r7, #8]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	60bb      	str	r3, [r7, #8]
 80072e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	695b      	ldr	r3, [r3, #20]
 80072ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f2:	2b40      	cmp	r3, #64	@ 0x40
 80072f4:	f040 80b6 	bne.w	8007464 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007304:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 8145 	beq.w	8007598 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007316:	429a      	cmp	r2, r3
 8007318:	f080 813e 	bcs.w	8007598 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007322:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007328:	69db      	ldr	r3, [r3, #28]
 800732a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800732e:	f000 8088 	beq.w	8007442 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	330c      	adds	r3, #12
 8007338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007348:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800734c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007350:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	330c      	adds	r3, #12
 800735a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800735e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800736a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800736e:	e841 2300 	strex	r3, r2, [r1]
 8007372:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007376:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1d9      	bne.n	8007332 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	3314      	adds	r3, #20
 8007384:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007388:	e853 3f00 	ldrex	r3, [r3]
 800738c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800738e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007390:	f023 0301 	bic.w	r3, r3, #1
 8007394:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	3314      	adds	r3, #20
 800739e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80073a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80073a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80073aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80073b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e1      	bne.n	800737e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3314      	adds	r3, #20
 80073c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80073ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	3314      	adds	r3, #20
 80073da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80073de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80073e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e3      	bne.n	80073ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	330c      	adds	r3, #12
 8007406:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007410:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007412:	f023 0310 	bic.w	r3, r3, #16
 8007416:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	330c      	adds	r3, #12
 8007420:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007424:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007426:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800742a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e3      	bne.n	8007400 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800743c:	4618      	mov	r0, r3
 800743e:	f7fc fa69 	bl	8003914 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2202      	movs	r2, #2
 8007446:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007450:	b29b      	uxth	r3, r3
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	b29b      	uxth	r3, r3
 8007456:	4619      	mov	r1, r3
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f8ad 	bl	80075b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800745e:	e09b      	b.n	8007598 <HAL_UART_IRQHandler+0x518>
 8007460:	080077bd 	.word	0x080077bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800746c:	b29b      	uxth	r3, r3
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007478:	b29b      	uxth	r3, r3
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 808e 	beq.w	800759c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 8089 	beq.w	800759c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	330c      	adds	r3, #12
 8007490:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800749a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800749c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	330c      	adds	r3, #12
 80074aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80074ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80074b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074b6:	e841 2300 	strex	r3, r2, [r1]
 80074ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1e3      	bne.n	800748a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3314      	adds	r3, #20
 80074c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	623b      	str	r3, [r7, #32]
   return(result);
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	f023 0301 	bic.w	r3, r3, #1
 80074d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	3314      	adds	r3, #20
 80074e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80074e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80074e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e3      	bne.n	80074c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	330c      	adds	r3, #12
 800750e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	e853 3f00 	ldrex	r3, [r3]
 8007516:	60fb      	str	r3, [r7, #12]
   return(result);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f023 0310 	bic.w	r3, r3, #16
 800751e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	330c      	adds	r3, #12
 8007528:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800752c:	61fa      	str	r2, [r7, #28]
 800752e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007530:	69b9      	ldr	r1, [r7, #24]
 8007532:	69fa      	ldr	r2, [r7, #28]
 8007534:	e841 2300 	strex	r3, r2, [r1]
 8007538:	617b      	str	r3, [r7, #20]
   return(result);
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1e3      	bne.n	8007508 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2202      	movs	r2, #2
 8007544:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007546:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f833 	bl	80075b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007552:	e023      	b.n	800759c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800755c:	2b00      	cmp	r3, #0
 800755e:	d009      	beq.n	8007574 <HAL_UART_IRQHandler+0x4f4>
 8007560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007568:	2b00      	cmp	r3, #0
 800756a:	d003      	beq.n	8007574 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f939 	bl	80077e4 <UART_Transmit_IT>
    return;
 8007572:	e014      	b.n	800759e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00e      	beq.n	800759e <HAL_UART_IRQHandler+0x51e>
 8007580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d008      	beq.n	800759e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f979 	bl	8007884 <UART_EndTransmit_IT>
    return;
 8007592:	e004      	b.n	800759e <HAL_UART_IRQHandler+0x51e>
    return;
 8007594:	bf00      	nop
 8007596:	e002      	b.n	800759e <HAL_UART_IRQHandler+0x51e>
      return;
 8007598:	bf00      	nop
 800759a:	e000      	b.n	800759e <HAL_UART_IRQHandler+0x51e>
      return;
 800759c:	bf00      	nop
  }
}
 800759e:	37e8      	adds	r7, #232	@ 0xe8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80075ac:	bf00      	nop
 80075ae:	370c      	adds	r7, #12
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	460b      	mov	r3, r1
 80075c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	4613      	mov	r3, r2
 80075de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075e0:	e03b      	b.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075e8:	d037      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ea:	f7fb ff6f 	bl	80034cc <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	6a3a      	ldr	r2, [r7, #32]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d302      	bcc.n	8007600 <UART_WaitOnFlagUntilTimeout+0x30>
 80075fa:	6a3b      	ldr	r3, [r7, #32]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d101      	bne.n	8007604 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e03a      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	f003 0304 	and.w	r3, r3, #4
 800760e:	2b00      	cmp	r3, #0
 8007610:	d023      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2b80      	cmp	r3, #128	@ 0x80
 8007616:	d020      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2b40      	cmp	r3, #64	@ 0x40
 800761c:	d01d      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0308 	and.w	r3, r3, #8
 8007628:	2b08      	cmp	r3, #8
 800762a:	d116      	bne.n	800765a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800762c:	2300      	movs	r3, #0
 800762e:	617b      	str	r3, [r7, #20]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 f857 	bl	80076f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2208      	movs	r2, #8
 800764c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e00f      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4013      	ands	r3, r2
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	429a      	cmp	r2, r3
 8007668:	bf0c      	ite	eq
 800766a:	2301      	moveq	r3, #1
 800766c:	2300      	movne	r3, #0
 800766e:	b2db      	uxtb	r3, r3
 8007670:	461a      	mov	r2, r3
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	429a      	cmp	r2, r3
 8007676:	d0b4      	beq.n	80075e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007682:	b480      	push	{r7}
 8007684:	b085      	sub	sp, #20
 8007686:	af00      	add	r7, sp, #0
 8007688:	60f8      	str	r0, [r7, #12]
 800768a:	60b9      	str	r1, [r7, #8]
 800768c:	4613      	mov	r3, r2
 800768e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	88fa      	ldrh	r2, [r7, #6]
 800769a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	88fa      	ldrh	r2, [r7, #6]
 80076a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2200      	movs	r2, #0
 80076a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2222      	movs	r2, #34	@ 0x22
 80076ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d007      	beq.n	80076c8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076c6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	695a      	ldr	r2, [r3, #20]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f042 0201 	orr.w	r2, r2, #1
 80076d6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68da      	ldr	r2, [r3, #12]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f042 0220 	orr.w	r2, r2, #32
 80076e6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b095      	sub	sp, #84	@ 0x54
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	330c      	adds	r3, #12
 8007704:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007708:	e853 3f00 	ldrex	r3, [r3]
 800770c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800770e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	330c      	adds	r3, #12
 800771c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800771e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007722:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007724:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007726:	e841 2300 	strex	r3, r2, [r1]
 800772a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1e5      	bne.n	80076fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3314      	adds	r3, #20
 8007738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	e853 3f00 	ldrex	r3, [r3]
 8007740:	61fb      	str	r3, [r7, #28]
   return(result);
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	f023 0301 	bic.w	r3, r3, #1
 8007748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3314      	adds	r3, #20
 8007750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800775a:	e841 2300 	strex	r3, r2, [r1]
 800775e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1e5      	bne.n	8007732 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800776a:	2b01      	cmp	r3, #1
 800776c:	d119      	bne.n	80077a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	330c      	adds	r3, #12
 8007774:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	e853 3f00 	ldrex	r3, [r3]
 800777c:	60bb      	str	r3, [r7, #8]
   return(result);
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	f023 0310 	bic.w	r3, r3, #16
 8007784:	647b      	str	r3, [r7, #68]	@ 0x44
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	330c      	adds	r3, #12
 800778c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800778e:	61ba      	str	r2, [r7, #24]
 8007790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007792:	6979      	ldr	r1, [r7, #20]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	613b      	str	r3, [r7, #16]
   return(result);
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e5      	bne.n	800776e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2220      	movs	r2, #32
 80077a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80077b0:	bf00      	nop
 80077b2:	3754      	adds	r7, #84	@ 0x54
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f7ff fee4 	bl	80075a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077dc:	bf00      	nop
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	2b21      	cmp	r3, #33	@ 0x21
 80077f6:	d13e      	bne.n	8007876 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007800:	d114      	bne.n	800782c <UART_Transmit_IT+0x48>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d110      	bne.n	800782c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800781e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a1b      	ldr	r3, [r3, #32]
 8007824:	1c9a      	adds	r2, r3, #2
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	621a      	str	r2, [r3, #32]
 800782a:	e008      	b.n	800783e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	1c59      	adds	r1, r3, #1
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	6211      	str	r1, [r2, #32]
 8007836:	781a      	ldrb	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007842:	b29b      	uxth	r3, r3
 8007844:	3b01      	subs	r3, #1
 8007846:	b29b      	uxth	r3, r3
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	4619      	mov	r1, r3
 800784c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10f      	bne.n	8007872 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68da      	ldr	r2, [r3, #12]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007860:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68da      	ldr	r2, [r3, #12]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007870:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007872:	2300      	movs	r3, #0
 8007874:	e000      	b.n	8007878 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007876:	2302      	movs	r3, #2
  }
}
 8007878:	4618      	mov	r0, r3
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800789a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2220      	movs	r2, #32
 80078a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7f9 fd83 	bl	80013b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3708      	adds	r7, #8
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b08c      	sub	sp, #48	@ 0x30
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	2b22      	cmp	r3, #34	@ 0x22
 80078c6:	f040 80ae 	bne.w	8007a26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078d2:	d117      	bne.n	8007904 <UART_Receive_IT+0x50>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d113      	bne.n	8007904 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80078dc:	2300      	movs	r3, #0
 80078de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078fc:	1c9a      	adds	r2, r3, #2
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	629a      	str	r2, [r3, #40]	@ 0x28
 8007902:	e026      	b.n	8007952 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007908:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800790a:	2300      	movs	r3, #0
 800790c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007916:	d007      	beq.n	8007928 <UART_Receive_IT+0x74>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10a      	bne.n	8007936 <UART_Receive_IT+0x82>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d106      	bne.n	8007936 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	b2da      	uxtb	r2, r3
 8007930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007932:	701a      	strb	r2, [r3, #0]
 8007934:	e008      	b.n	8007948 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	b2db      	uxtb	r3, r3
 800793e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007942:	b2da      	uxtb	r2, r3
 8007944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007946:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007956:	b29b      	uxth	r3, r3
 8007958:	3b01      	subs	r3, #1
 800795a:	b29b      	uxth	r3, r3
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	4619      	mov	r1, r3
 8007960:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007962:	2b00      	cmp	r3, #0
 8007964:	d15d      	bne.n	8007a22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68da      	ldr	r2, [r3, #12]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 0220 	bic.w	r2, r2, #32
 8007974:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68da      	ldr	r2, [r3, #12]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007984:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	695a      	ldr	r2, [r3, #20]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0201 	bic.w	r2, r2, #1
 8007994:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2220      	movs	r2, #32
 800799a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d135      	bne.n	8007a18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	330c      	adds	r3, #12
 80079b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	613b      	str	r3, [r7, #16]
   return(result);
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f023 0310 	bic.w	r3, r3, #16
 80079c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	330c      	adds	r3, #12
 80079d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079d2:	623a      	str	r2, [r7, #32]
 80079d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	69f9      	ldr	r1, [r7, #28]
 80079d8:	6a3a      	ldr	r2, [r7, #32]
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	61bb      	str	r3, [r7, #24]
   return(result);
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1e5      	bne.n	80079b2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0310 	and.w	r3, r3, #16
 80079f0:	2b10      	cmp	r3, #16
 80079f2:	d10a      	bne.n	8007a0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079f4:	2300      	movs	r3, #0
 80079f6:	60fb      	str	r3, [r7, #12]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	60fb      	str	r3, [r7, #12]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	60fb      	str	r3, [r7, #12]
 8007a08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a0e:	4619      	mov	r1, r3
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff fdd1 	bl	80075b8 <HAL_UARTEx_RxEventCallback>
 8007a16:	e002      	b.n	8007a1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7f9 fcfd 	bl	8001418 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	e002      	b.n	8007a28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	e000      	b.n	8007a28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a26:	2302      	movs	r3, #2
  }
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3730      	adds	r7, #48	@ 0x30
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a34:	b0c0      	sub	sp, #256	@ 0x100
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a4c:	68d9      	ldr	r1, [r3, #12]
 8007a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	ea40 0301 	orr.w	r3, r0, r1
 8007a58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	431a      	orrs	r2, r3
 8007a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007a88:	f021 010c 	bic.w	r1, r1, #12
 8007a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007a96:	430b      	orrs	r3, r1
 8007a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aaa:	6999      	ldr	r1, [r3, #24]
 8007aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	ea40 0301 	orr.w	r3, r0, r1
 8007ab6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	4b8f      	ldr	r3, [pc, #572]	@ (8007cfc <UART_SetConfig+0x2cc>)
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d005      	beq.n	8007ad0 <UART_SetConfig+0xa0>
 8007ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	4b8d      	ldr	r3, [pc, #564]	@ (8007d00 <UART_SetConfig+0x2d0>)
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d104      	bne.n	8007ada <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ad0:	f7fc fd20 	bl	8004514 <HAL_RCC_GetPCLK2Freq>
 8007ad4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007ad8:	e003      	b.n	8007ae2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ada:	f7fc fd07 	bl	80044ec <HAL_RCC_GetPCLK1Freq>
 8007ade:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aec:	f040 810c 	bne.w	8007d08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007af4:	2200      	movs	r2, #0
 8007af6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007afa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007afe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b02:	4622      	mov	r2, r4
 8007b04:	462b      	mov	r3, r5
 8007b06:	1891      	adds	r1, r2, r2
 8007b08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b0a:	415b      	adcs	r3, r3
 8007b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b12:	4621      	mov	r1, r4
 8007b14:	eb12 0801 	adds.w	r8, r2, r1
 8007b18:	4629      	mov	r1, r5
 8007b1a:	eb43 0901 	adc.w	r9, r3, r1
 8007b1e:	f04f 0200 	mov.w	r2, #0
 8007b22:	f04f 0300 	mov.w	r3, #0
 8007b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b32:	4690      	mov	r8, r2
 8007b34:	4699      	mov	r9, r3
 8007b36:	4623      	mov	r3, r4
 8007b38:	eb18 0303 	adds.w	r3, r8, r3
 8007b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b40:	462b      	mov	r3, r5
 8007b42:	eb49 0303 	adc.w	r3, r9, r3
 8007b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007b5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007b5e:	460b      	mov	r3, r1
 8007b60:	18db      	adds	r3, r3, r3
 8007b62:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b64:	4613      	mov	r3, r2
 8007b66:	eb42 0303 	adc.w	r3, r2, r3
 8007b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007b70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007b74:	f7f9 f838 	bl	8000be8 <__aeabi_uldivmod>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4b61      	ldr	r3, [pc, #388]	@ (8007d04 <UART_SetConfig+0x2d4>)
 8007b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8007b82:	095b      	lsrs	r3, r3, #5
 8007b84:	011c      	lsls	r4, r3, #4
 8007b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007b94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007b98:	4642      	mov	r2, r8
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	1891      	adds	r1, r2, r2
 8007b9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007ba0:	415b      	adcs	r3, r3
 8007ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ba4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007ba8:	4641      	mov	r1, r8
 8007baa:	eb12 0a01 	adds.w	sl, r2, r1
 8007bae:	4649      	mov	r1, r9
 8007bb0:	eb43 0b01 	adc.w	fp, r3, r1
 8007bb4:	f04f 0200 	mov.w	r2, #0
 8007bb8:	f04f 0300 	mov.w	r3, #0
 8007bbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007bc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bc8:	4692      	mov	sl, r2
 8007bca:	469b      	mov	fp, r3
 8007bcc:	4643      	mov	r3, r8
 8007bce:	eb1a 0303 	adds.w	r3, sl, r3
 8007bd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	eb4b 0303 	adc.w	r3, fp, r3
 8007bdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007bf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	18db      	adds	r3, r3, r3
 8007bf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	eb42 0303 	adc.w	r3, r2, r3
 8007c00:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c0a:	f7f8 ffed 	bl	8000be8 <__aeabi_uldivmod>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4611      	mov	r1, r2
 8007c14:	4b3b      	ldr	r3, [pc, #236]	@ (8007d04 <UART_SetConfig+0x2d4>)
 8007c16:	fba3 2301 	umull	r2, r3, r3, r1
 8007c1a:	095b      	lsrs	r3, r3, #5
 8007c1c:	2264      	movs	r2, #100	@ 0x64
 8007c1e:	fb02 f303 	mul.w	r3, r2, r3
 8007c22:	1acb      	subs	r3, r1, r3
 8007c24:	00db      	lsls	r3, r3, #3
 8007c26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c2a:	4b36      	ldr	r3, [pc, #216]	@ (8007d04 <UART_SetConfig+0x2d4>)
 8007c2c:	fba3 2302 	umull	r2, r3, r3, r2
 8007c30:	095b      	lsrs	r3, r3, #5
 8007c32:	005b      	lsls	r3, r3, #1
 8007c34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c38:	441c      	add	r4, r3
 8007c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007c48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007c4c:	4642      	mov	r2, r8
 8007c4e:	464b      	mov	r3, r9
 8007c50:	1891      	adds	r1, r2, r2
 8007c52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c54:	415b      	adcs	r3, r3
 8007c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	1851      	adds	r1, r2, r1
 8007c60:	6339      	str	r1, [r7, #48]	@ 0x30
 8007c62:	4649      	mov	r1, r9
 8007c64:	414b      	adcs	r3, r1
 8007c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c68:	f04f 0200 	mov.w	r2, #0
 8007c6c:	f04f 0300 	mov.w	r3, #0
 8007c70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007c74:	4659      	mov	r1, fp
 8007c76:	00cb      	lsls	r3, r1, #3
 8007c78:	4651      	mov	r1, sl
 8007c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c7e:	4651      	mov	r1, sl
 8007c80:	00ca      	lsls	r2, r1, #3
 8007c82:	4610      	mov	r0, r2
 8007c84:	4619      	mov	r1, r3
 8007c86:	4603      	mov	r3, r0
 8007c88:	4642      	mov	r2, r8
 8007c8a:	189b      	adds	r3, r3, r2
 8007c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c90:	464b      	mov	r3, r9
 8007c92:	460a      	mov	r2, r1
 8007c94:	eb42 0303 	adc.w	r3, r2, r3
 8007c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ca8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007cac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	18db      	adds	r3, r3, r3
 8007cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	eb42 0303 	adc.w	r3, r2, r3
 8007cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007cc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007cc6:	f7f8 ff8f 	bl	8000be8 <__aeabi_uldivmod>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	460b      	mov	r3, r1
 8007cce:	4b0d      	ldr	r3, [pc, #52]	@ (8007d04 <UART_SetConfig+0x2d4>)
 8007cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8007cd4:	095b      	lsrs	r3, r3, #5
 8007cd6:	2164      	movs	r1, #100	@ 0x64
 8007cd8:	fb01 f303 	mul.w	r3, r1, r3
 8007cdc:	1ad3      	subs	r3, r2, r3
 8007cde:	00db      	lsls	r3, r3, #3
 8007ce0:	3332      	adds	r3, #50	@ 0x32
 8007ce2:	4a08      	ldr	r2, [pc, #32]	@ (8007d04 <UART_SetConfig+0x2d4>)
 8007ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce8:	095b      	lsrs	r3, r3, #5
 8007cea:	f003 0207 	and.w	r2, r3, #7
 8007cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4422      	add	r2, r4
 8007cf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cf8:	e106      	b.n	8007f08 <UART_SetConfig+0x4d8>
 8007cfa:	bf00      	nop
 8007cfc:	40011000 	.word	0x40011000
 8007d00:	40011400 	.word	0x40011400
 8007d04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d1a:	4642      	mov	r2, r8
 8007d1c:	464b      	mov	r3, r9
 8007d1e:	1891      	adds	r1, r2, r2
 8007d20:	6239      	str	r1, [r7, #32]
 8007d22:	415b      	adcs	r3, r3
 8007d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d2a:	4641      	mov	r1, r8
 8007d2c:	1854      	adds	r4, r2, r1
 8007d2e:	4649      	mov	r1, r9
 8007d30:	eb43 0501 	adc.w	r5, r3, r1
 8007d34:	f04f 0200 	mov.w	r2, #0
 8007d38:	f04f 0300 	mov.w	r3, #0
 8007d3c:	00eb      	lsls	r3, r5, #3
 8007d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d42:	00e2      	lsls	r2, r4, #3
 8007d44:	4614      	mov	r4, r2
 8007d46:	461d      	mov	r5, r3
 8007d48:	4643      	mov	r3, r8
 8007d4a:	18e3      	adds	r3, r4, r3
 8007d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d50:	464b      	mov	r3, r9
 8007d52:	eb45 0303 	adc.w	r3, r5, r3
 8007d56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d6a:	f04f 0200 	mov.w	r2, #0
 8007d6e:	f04f 0300 	mov.w	r3, #0
 8007d72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d76:	4629      	mov	r1, r5
 8007d78:	008b      	lsls	r3, r1, #2
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d80:	4621      	mov	r1, r4
 8007d82:	008a      	lsls	r2, r1, #2
 8007d84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007d88:	f7f8 ff2e 	bl	8000be8 <__aeabi_uldivmod>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4b60      	ldr	r3, [pc, #384]	@ (8007f14 <UART_SetConfig+0x4e4>)
 8007d92:	fba3 2302 	umull	r2, r3, r3, r2
 8007d96:	095b      	lsrs	r3, r3, #5
 8007d98:	011c      	lsls	r4, r3, #4
 8007d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007da4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007da8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007dac:	4642      	mov	r2, r8
 8007dae:	464b      	mov	r3, r9
 8007db0:	1891      	adds	r1, r2, r2
 8007db2:	61b9      	str	r1, [r7, #24]
 8007db4:	415b      	adcs	r3, r3
 8007db6:	61fb      	str	r3, [r7, #28]
 8007db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007dbc:	4641      	mov	r1, r8
 8007dbe:	1851      	adds	r1, r2, r1
 8007dc0:	6139      	str	r1, [r7, #16]
 8007dc2:	4649      	mov	r1, r9
 8007dc4:	414b      	adcs	r3, r1
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	f04f 0200 	mov.w	r2, #0
 8007dcc:	f04f 0300 	mov.w	r3, #0
 8007dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007dd4:	4659      	mov	r1, fp
 8007dd6:	00cb      	lsls	r3, r1, #3
 8007dd8:	4651      	mov	r1, sl
 8007dda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dde:	4651      	mov	r1, sl
 8007de0:	00ca      	lsls	r2, r1, #3
 8007de2:	4610      	mov	r0, r2
 8007de4:	4619      	mov	r1, r3
 8007de6:	4603      	mov	r3, r0
 8007de8:	4642      	mov	r2, r8
 8007dea:	189b      	adds	r3, r3, r2
 8007dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007df0:	464b      	mov	r3, r9
 8007df2:	460a      	mov	r2, r1
 8007df4:	eb42 0303 	adc.w	r3, r2, r3
 8007df8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e08:	f04f 0200 	mov.w	r2, #0
 8007e0c:	f04f 0300 	mov.w	r3, #0
 8007e10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e14:	4649      	mov	r1, r9
 8007e16:	008b      	lsls	r3, r1, #2
 8007e18:	4641      	mov	r1, r8
 8007e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e1e:	4641      	mov	r1, r8
 8007e20:	008a      	lsls	r2, r1, #2
 8007e22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e26:	f7f8 fedf 	bl	8000be8 <__aeabi_uldivmod>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4611      	mov	r1, r2
 8007e30:	4b38      	ldr	r3, [pc, #224]	@ (8007f14 <UART_SetConfig+0x4e4>)
 8007e32:	fba3 2301 	umull	r2, r3, r3, r1
 8007e36:	095b      	lsrs	r3, r3, #5
 8007e38:	2264      	movs	r2, #100	@ 0x64
 8007e3a:	fb02 f303 	mul.w	r3, r2, r3
 8007e3e:	1acb      	subs	r3, r1, r3
 8007e40:	011b      	lsls	r3, r3, #4
 8007e42:	3332      	adds	r3, #50	@ 0x32
 8007e44:	4a33      	ldr	r2, [pc, #204]	@ (8007f14 <UART_SetConfig+0x4e4>)
 8007e46:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4a:	095b      	lsrs	r3, r3, #5
 8007e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e50:	441c      	add	r4, r3
 8007e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e56:	2200      	movs	r2, #0
 8007e58:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007e60:	4642      	mov	r2, r8
 8007e62:	464b      	mov	r3, r9
 8007e64:	1891      	adds	r1, r2, r2
 8007e66:	60b9      	str	r1, [r7, #8]
 8007e68:	415b      	adcs	r3, r3
 8007e6a:	60fb      	str	r3, [r7, #12]
 8007e6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e70:	4641      	mov	r1, r8
 8007e72:	1851      	adds	r1, r2, r1
 8007e74:	6039      	str	r1, [r7, #0]
 8007e76:	4649      	mov	r1, r9
 8007e78:	414b      	adcs	r3, r1
 8007e7a:	607b      	str	r3, [r7, #4]
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	f04f 0300 	mov.w	r3, #0
 8007e84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e88:	4659      	mov	r1, fp
 8007e8a:	00cb      	lsls	r3, r1, #3
 8007e8c:	4651      	mov	r1, sl
 8007e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e92:	4651      	mov	r1, sl
 8007e94:	00ca      	lsls	r2, r1, #3
 8007e96:	4610      	mov	r0, r2
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	4642      	mov	r2, r8
 8007e9e:	189b      	adds	r3, r3, r2
 8007ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ea2:	464b      	mov	r3, r9
 8007ea4:	460a      	mov	r2, r1
 8007ea6:	eb42 0303 	adc.w	r3, r2, r3
 8007eaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007eb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8007eb8:	f04f 0200 	mov.w	r2, #0
 8007ebc:	f04f 0300 	mov.w	r3, #0
 8007ec0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ec4:	4649      	mov	r1, r9
 8007ec6:	008b      	lsls	r3, r1, #2
 8007ec8:	4641      	mov	r1, r8
 8007eca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ece:	4641      	mov	r1, r8
 8007ed0:	008a      	lsls	r2, r1, #2
 8007ed2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007ed6:	f7f8 fe87 	bl	8000be8 <__aeabi_uldivmod>
 8007eda:	4602      	mov	r2, r0
 8007edc:	460b      	mov	r3, r1
 8007ede:	4b0d      	ldr	r3, [pc, #52]	@ (8007f14 <UART_SetConfig+0x4e4>)
 8007ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ee4:	095b      	lsrs	r3, r3, #5
 8007ee6:	2164      	movs	r1, #100	@ 0x64
 8007ee8:	fb01 f303 	mul.w	r3, r1, r3
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	3332      	adds	r3, #50	@ 0x32
 8007ef2:	4a08      	ldr	r2, [pc, #32]	@ (8007f14 <UART_SetConfig+0x4e4>)
 8007ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef8:	095b      	lsrs	r3, r3, #5
 8007efa:	f003 020f 	and.w	r2, r3, #15
 8007efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4422      	add	r2, r4
 8007f06:	609a      	str	r2, [r3, #8]
}
 8007f08:	bf00      	nop
 8007f0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f14:	51eb851f 	.word	0x51eb851f

08007f18 <__cvt>:
 8007f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f1c:	ec57 6b10 	vmov	r6, r7, d0
 8007f20:	2f00      	cmp	r7, #0
 8007f22:	460c      	mov	r4, r1
 8007f24:	4619      	mov	r1, r3
 8007f26:	463b      	mov	r3, r7
 8007f28:	bfbb      	ittet	lt
 8007f2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007f2e:	461f      	movlt	r7, r3
 8007f30:	2300      	movge	r3, #0
 8007f32:	232d      	movlt	r3, #45	@ 0x2d
 8007f34:	700b      	strb	r3, [r1, #0]
 8007f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007f3c:	4691      	mov	r9, r2
 8007f3e:	f023 0820 	bic.w	r8, r3, #32
 8007f42:	bfbc      	itt	lt
 8007f44:	4632      	movlt	r2, r6
 8007f46:	4616      	movlt	r6, r2
 8007f48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f4c:	d005      	beq.n	8007f5a <__cvt+0x42>
 8007f4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f52:	d100      	bne.n	8007f56 <__cvt+0x3e>
 8007f54:	3401      	adds	r4, #1
 8007f56:	2102      	movs	r1, #2
 8007f58:	e000      	b.n	8007f5c <__cvt+0x44>
 8007f5a:	2103      	movs	r1, #3
 8007f5c:	ab03      	add	r3, sp, #12
 8007f5e:	9301      	str	r3, [sp, #4]
 8007f60:	ab02      	add	r3, sp, #8
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	ec47 6b10 	vmov	d0, r6, r7
 8007f68:	4653      	mov	r3, sl
 8007f6a:	4622      	mov	r2, r4
 8007f6c:	f000 fe8c 	bl	8008c88 <_dtoa_r>
 8007f70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007f74:	4605      	mov	r5, r0
 8007f76:	d119      	bne.n	8007fac <__cvt+0x94>
 8007f78:	f019 0f01 	tst.w	r9, #1
 8007f7c:	d00e      	beq.n	8007f9c <__cvt+0x84>
 8007f7e:	eb00 0904 	add.w	r9, r0, r4
 8007f82:	2200      	movs	r2, #0
 8007f84:	2300      	movs	r3, #0
 8007f86:	4630      	mov	r0, r6
 8007f88:	4639      	mov	r1, r7
 8007f8a:	f7f8 fdbd 	bl	8000b08 <__aeabi_dcmpeq>
 8007f8e:	b108      	cbz	r0, 8007f94 <__cvt+0x7c>
 8007f90:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f94:	2230      	movs	r2, #48	@ 0x30
 8007f96:	9b03      	ldr	r3, [sp, #12]
 8007f98:	454b      	cmp	r3, r9
 8007f9a:	d31e      	bcc.n	8007fda <__cvt+0xc2>
 8007f9c:	9b03      	ldr	r3, [sp, #12]
 8007f9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fa0:	1b5b      	subs	r3, r3, r5
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	6013      	str	r3, [r2, #0]
 8007fa6:	b004      	add	sp, #16
 8007fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fb0:	eb00 0904 	add.w	r9, r0, r4
 8007fb4:	d1e5      	bne.n	8007f82 <__cvt+0x6a>
 8007fb6:	7803      	ldrb	r3, [r0, #0]
 8007fb8:	2b30      	cmp	r3, #48	@ 0x30
 8007fba:	d10a      	bne.n	8007fd2 <__cvt+0xba>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	f7f8 fda0 	bl	8000b08 <__aeabi_dcmpeq>
 8007fc8:	b918      	cbnz	r0, 8007fd2 <__cvt+0xba>
 8007fca:	f1c4 0401 	rsb	r4, r4, #1
 8007fce:	f8ca 4000 	str.w	r4, [sl]
 8007fd2:	f8da 3000 	ldr.w	r3, [sl]
 8007fd6:	4499      	add	r9, r3
 8007fd8:	e7d3      	b.n	8007f82 <__cvt+0x6a>
 8007fda:	1c59      	adds	r1, r3, #1
 8007fdc:	9103      	str	r1, [sp, #12]
 8007fde:	701a      	strb	r2, [r3, #0]
 8007fe0:	e7d9      	b.n	8007f96 <__cvt+0x7e>

08007fe2 <__exponent>:
 8007fe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fe4:	2900      	cmp	r1, #0
 8007fe6:	bfba      	itte	lt
 8007fe8:	4249      	neglt	r1, r1
 8007fea:	232d      	movlt	r3, #45	@ 0x2d
 8007fec:	232b      	movge	r3, #43	@ 0x2b
 8007fee:	2909      	cmp	r1, #9
 8007ff0:	7002      	strb	r2, [r0, #0]
 8007ff2:	7043      	strb	r3, [r0, #1]
 8007ff4:	dd29      	ble.n	800804a <__exponent+0x68>
 8007ff6:	f10d 0307 	add.w	r3, sp, #7
 8007ffa:	461d      	mov	r5, r3
 8007ffc:	270a      	movs	r7, #10
 8007ffe:	461a      	mov	r2, r3
 8008000:	fbb1 f6f7 	udiv	r6, r1, r7
 8008004:	fb07 1416 	mls	r4, r7, r6, r1
 8008008:	3430      	adds	r4, #48	@ 0x30
 800800a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800800e:	460c      	mov	r4, r1
 8008010:	2c63      	cmp	r4, #99	@ 0x63
 8008012:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008016:	4631      	mov	r1, r6
 8008018:	dcf1      	bgt.n	8007ffe <__exponent+0x1c>
 800801a:	3130      	adds	r1, #48	@ 0x30
 800801c:	1e94      	subs	r4, r2, #2
 800801e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008022:	1c41      	adds	r1, r0, #1
 8008024:	4623      	mov	r3, r4
 8008026:	42ab      	cmp	r3, r5
 8008028:	d30a      	bcc.n	8008040 <__exponent+0x5e>
 800802a:	f10d 0309 	add.w	r3, sp, #9
 800802e:	1a9b      	subs	r3, r3, r2
 8008030:	42ac      	cmp	r4, r5
 8008032:	bf88      	it	hi
 8008034:	2300      	movhi	r3, #0
 8008036:	3302      	adds	r3, #2
 8008038:	4403      	add	r3, r0
 800803a:	1a18      	subs	r0, r3, r0
 800803c:	b003      	add	sp, #12
 800803e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008040:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008044:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008048:	e7ed      	b.n	8008026 <__exponent+0x44>
 800804a:	2330      	movs	r3, #48	@ 0x30
 800804c:	3130      	adds	r1, #48	@ 0x30
 800804e:	7083      	strb	r3, [r0, #2]
 8008050:	70c1      	strb	r1, [r0, #3]
 8008052:	1d03      	adds	r3, r0, #4
 8008054:	e7f1      	b.n	800803a <__exponent+0x58>
	...

08008058 <_printf_float>:
 8008058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805c:	b08d      	sub	sp, #52	@ 0x34
 800805e:	460c      	mov	r4, r1
 8008060:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008064:	4616      	mov	r6, r2
 8008066:	461f      	mov	r7, r3
 8008068:	4605      	mov	r5, r0
 800806a:	f000 fcff 	bl	8008a6c <_localeconv_r>
 800806e:	6803      	ldr	r3, [r0, #0]
 8008070:	9304      	str	r3, [sp, #16]
 8008072:	4618      	mov	r0, r3
 8008074:	f7f8 f91c 	bl	80002b0 <strlen>
 8008078:	2300      	movs	r3, #0
 800807a:	930a      	str	r3, [sp, #40]	@ 0x28
 800807c:	f8d8 3000 	ldr.w	r3, [r8]
 8008080:	9005      	str	r0, [sp, #20]
 8008082:	3307      	adds	r3, #7
 8008084:	f023 0307 	bic.w	r3, r3, #7
 8008088:	f103 0208 	add.w	r2, r3, #8
 800808c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008090:	f8d4 b000 	ldr.w	fp, [r4]
 8008094:	f8c8 2000 	str.w	r2, [r8]
 8008098:	e9d3 8900 	ldrd	r8, r9, [r3]
 800809c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80080a0:	9307      	str	r3, [sp, #28]
 80080a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80080a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80080aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008320 <_printf_float+0x2c8>)
 80080b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80080b4:	f7f8 fd5a 	bl	8000b6c <__aeabi_dcmpun>
 80080b8:	bb70      	cbnz	r0, 8008118 <_printf_float+0xc0>
 80080ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080be:	4b98      	ldr	r3, [pc, #608]	@ (8008320 <_printf_float+0x2c8>)
 80080c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80080c4:	f7f8 fd34 	bl	8000b30 <__aeabi_dcmple>
 80080c8:	bb30      	cbnz	r0, 8008118 <_printf_float+0xc0>
 80080ca:	2200      	movs	r2, #0
 80080cc:	2300      	movs	r3, #0
 80080ce:	4640      	mov	r0, r8
 80080d0:	4649      	mov	r1, r9
 80080d2:	f7f8 fd23 	bl	8000b1c <__aeabi_dcmplt>
 80080d6:	b110      	cbz	r0, 80080de <_printf_float+0x86>
 80080d8:	232d      	movs	r3, #45	@ 0x2d
 80080da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080de:	4a91      	ldr	r2, [pc, #580]	@ (8008324 <_printf_float+0x2cc>)
 80080e0:	4b91      	ldr	r3, [pc, #580]	@ (8008328 <_printf_float+0x2d0>)
 80080e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80080e6:	bf94      	ite	ls
 80080e8:	4690      	movls	r8, r2
 80080ea:	4698      	movhi	r8, r3
 80080ec:	2303      	movs	r3, #3
 80080ee:	6123      	str	r3, [r4, #16]
 80080f0:	f02b 0304 	bic.w	r3, fp, #4
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	f04f 0900 	mov.w	r9, #0
 80080fa:	9700      	str	r7, [sp, #0]
 80080fc:	4633      	mov	r3, r6
 80080fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008100:	4621      	mov	r1, r4
 8008102:	4628      	mov	r0, r5
 8008104:	f000 f9d2 	bl	80084ac <_printf_common>
 8008108:	3001      	adds	r0, #1
 800810a:	f040 808d 	bne.w	8008228 <_printf_float+0x1d0>
 800810e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008112:	b00d      	add	sp, #52	@ 0x34
 8008114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008118:	4642      	mov	r2, r8
 800811a:	464b      	mov	r3, r9
 800811c:	4640      	mov	r0, r8
 800811e:	4649      	mov	r1, r9
 8008120:	f7f8 fd24 	bl	8000b6c <__aeabi_dcmpun>
 8008124:	b140      	cbz	r0, 8008138 <_printf_float+0xe0>
 8008126:	464b      	mov	r3, r9
 8008128:	2b00      	cmp	r3, #0
 800812a:	bfbc      	itt	lt
 800812c:	232d      	movlt	r3, #45	@ 0x2d
 800812e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008132:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <_printf_float+0x2d4>)
 8008134:	4b7e      	ldr	r3, [pc, #504]	@ (8008330 <_printf_float+0x2d8>)
 8008136:	e7d4      	b.n	80080e2 <_printf_float+0x8a>
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800813e:	9206      	str	r2, [sp, #24]
 8008140:	1c5a      	adds	r2, r3, #1
 8008142:	d13b      	bne.n	80081bc <_printf_float+0x164>
 8008144:	2306      	movs	r3, #6
 8008146:	6063      	str	r3, [r4, #4]
 8008148:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800814c:	2300      	movs	r3, #0
 800814e:	6022      	str	r2, [r4, #0]
 8008150:	9303      	str	r3, [sp, #12]
 8008152:	ab0a      	add	r3, sp, #40	@ 0x28
 8008154:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008158:	ab09      	add	r3, sp, #36	@ 0x24
 800815a:	9300      	str	r3, [sp, #0]
 800815c:	6861      	ldr	r1, [r4, #4]
 800815e:	ec49 8b10 	vmov	d0, r8, r9
 8008162:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008166:	4628      	mov	r0, r5
 8008168:	f7ff fed6 	bl	8007f18 <__cvt>
 800816c:	9b06      	ldr	r3, [sp, #24]
 800816e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008170:	2b47      	cmp	r3, #71	@ 0x47
 8008172:	4680      	mov	r8, r0
 8008174:	d129      	bne.n	80081ca <_printf_float+0x172>
 8008176:	1cc8      	adds	r0, r1, #3
 8008178:	db02      	blt.n	8008180 <_printf_float+0x128>
 800817a:	6863      	ldr	r3, [r4, #4]
 800817c:	4299      	cmp	r1, r3
 800817e:	dd41      	ble.n	8008204 <_printf_float+0x1ac>
 8008180:	f1aa 0a02 	sub.w	sl, sl, #2
 8008184:	fa5f fa8a 	uxtb.w	sl, sl
 8008188:	3901      	subs	r1, #1
 800818a:	4652      	mov	r2, sl
 800818c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008190:	9109      	str	r1, [sp, #36]	@ 0x24
 8008192:	f7ff ff26 	bl	8007fe2 <__exponent>
 8008196:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008198:	1813      	adds	r3, r2, r0
 800819a:	2a01      	cmp	r2, #1
 800819c:	4681      	mov	r9, r0
 800819e:	6123      	str	r3, [r4, #16]
 80081a0:	dc02      	bgt.n	80081a8 <_printf_float+0x150>
 80081a2:	6822      	ldr	r2, [r4, #0]
 80081a4:	07d2      	lsls	r2, r2, #31
 80081a6:	d501      	bpl.n	80081ac <_printf_float+0x154>
 80081a8:	3301      	adds	r3, #1
 80081aa:	6123      	str	r3, [r4, #16]
 80081ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d0a2      	beq.n	80080fa <_printf_float+0xa2>
 80081b4:	232d      	movs	r3, #45	@ 0x2d
 80081b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081ba:	e79e      	b.n	80080fa <_printf_float+0xa2>
 80081bc:	9a06      	ldr	r2, [sp, #24]
 80081be:	2a47      	cmp	r2, #71	@ 0x47
 80081c0:	d1c2      	bne.n	8008148 <_printf_float+0xf0>
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1c0      	bne.n	8008148 <_printf_float+0xf0>
 80081c6:	2301      	movs	r3, #1
 80081c8:	e7bd      	b.n	8008146 <_printf_float+0xee>
 80081ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081ce:	d9db      	bls.n	8008188 <_printf_float+0x130>
 80081d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80081d4:	d118      	bne.n	8008208 <_printf_float+0x1b0>
 80081d6:	2900      	cmp	r1, #0
 80081d8:	6863      	ldr	r3, [r4, #4]
 80081da:	dd0b      	ble.n	80081f4 <_printf_float+0x19c>
 80081dc:	6121      	str	r1, [r4, #16]
 80081de:	b913      	cbnz	r3, 80081e6 <_printf_float+0x18e>
 80081e0:	6822      	ldr	r2, [r4, #0]
 80081e2:	07d0      	lsls	r0, r2, #31
 80081e4:	d502      	bpl.n	80081ec <_printf_float+0x194>
 80081e6:	3301      	adds	r3, #1
 80081e8:	440b      	add	r3, r1
 80081ea:	6123      	str	r3, [r4, #16]
 80081ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80081ee:	f04f 0900 	mov.w	r9, #0
 80081f2:	e7db      	b.n	80081ac <_printf_float+0x154>
 80081f4:	b913      	cbnz	r3, 80081fc <_printf_float+0x1a4>
 80081f6:	6822      	ldr	r2, [r4, #0]
 80081f8:	07d2      	lsls	r2, r2, #31
 80081fa:	d501      	bpl.n	8008200 <_printf_float+0x1a8>
 80081fc:	3302      	adds	r3, #2
 80081fe:	e7f4      	b.n	80081ea <_printf_float+0x192>
 8008200:	2301      	movs	r3, #1
 8008202:	e7f2      	b.n	80081ea <_printf_float+0x192>
 8008204:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800820a:	4299      	cmp	r1, r3
 800820c:	db05      	blt.n	800821a <_printf_float+0x1c2>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	6121      	str	r1, [r4, #16]
 8008212:	07d8      	lsls	r0, r3, #31
 8008214:	d5ea      	bpl.n	80081ec <_printf_float+0x194>
 8008216:	1c4b      	adds	r3, r1, #1
 8008218:	e7e7      	b.n	80081ea <_printf_float+0x192>
 800821a:	2900      	cmp	r1, #0
 800821c:	bfd4      	ite	le
 800821e:	f1c1 0202 	rsble	r2, r1, #2
 8008222:	2201      	movgt	r2, #1
 8008224:	4413      	add	r3, r2
 8008226:	e7e0      	b.n	80081ea <_printf_float+0x192>
 8008228:	6823      	ldr	r3, [r4, #0]
 800822a:	055a      	lsls	r2, r3, #21
 800822c:	d407      	bmi.n	800823e <_printf_float+0x1e6>
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	4642      	mov	r2, r8
 8008232:	4631      	mov	r1, r6
 8008234:	4628      	mov	r0, r5
 8008236:	47b8      	blx	r7
 8008238:	3001      	adds	r0, #1
 800823a:	d12b      	bne.n	8008294 <_printf_float+0x23c>
 800823c:	e767      	b.n	800810e <_printf_float+0xb6>
 800823e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008242:	f240 80dd 	bls.w	8008400 <_printf_float+0x3a8>
 8008246:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800824a:	2200      	movs	r2, #0
 800824c:	2300      	movs	r3, #0
 800824e:	f7f8 fc5b 	bl	8000b08 <__aeabi_dcmpeq>
 8008252:	2800      	cmp	r0, #0
 8008254:	d033      	beq.n	80082be <_printf_float+0x266>
 8008256:	4a37      	ldr	r2, [pc, #220]	@ (8008334 <_printf_float+0x2dc>)
 8008258:	2301      	movs	r3, #1
 800825a:	4631      	mov	r1, r6
 800825c:	4628      	mov	r0, r5
 800825e:	47b8      	blx	r7
 8008260:	3001      	adds	r0, #1
 8008262:	f43f af54 	beq.w	800810e <_printf_float+0xb6>
 8008266:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800826a:	4543      	cmp	r3, r8
 800826c:	db02      	blt.n	8008274 <_printf_float+0x21c>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	07d8      	lsls	r0, r3, #31
 8008272:	d50f      	bpl.n	8008294 <_printf_float+0x23c>
 8008274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	f43f af45 	beq.w	800810e <_printf_float+0xb6>
 8008284:	f04f 0900 	mov.w	r9, #0
 8008288:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800828c:	f104 0a1a 	add.w	sl, r4, #26
 8008290:	45c8      	cmp	r8, r9
 8008292:	dc09      	bgt.n	80082a8 <_printf_float+0x250>
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	079b      	lsls	r3, r3, #30
 8008298:	f100 8103 	bmi.w	80084a2 <_printf_float+0x44a>
 800829c:	68e0      	ldr	r0, [r4, #12]
 800829e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082a0:	4298      	cmp	r0, r3
 80082a2:	bfb8      	it	lt
 80082a4:	4618      	movlt	r0, r3
 80082a6:	e734      	b.n	8008112 <_printf_float+0xba>
 80082a8:	2301      	movs	r3, #1
 80082aa:	4652      	mov	r2, sl
 80082ac:	4631      	mov	r1, r6
 80082ae:	4628      	mov	r0, r5
 80082b0:	47b8      	blx	r7
 80082b2:	3001      	adds	r0, #1
 80082b4:	f43f af2b 	beq.w	800810e <_printf_float+0xb6>
 80082b8:	f109 0901 	add.w	r9, r9, #1
 80082bc:	e7e8      	b.n	8008290 <_printf_float+0x238>
 80082be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	dc39      	bgt.n	8008338 <_printf_float+0x2e0>
 80082c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008334 <_printf_float+0x2dc>)
 80082c6:	2301      	movs	r3, #1
 80082c8:	4631      	mov	r1, r6
 80082ca:	4628      	mov	r0, r5
 80082cc:	47b8      	blx	r7
 80082ce:	3001      	adds	r0, #1
 80082d0:	f43f af1d 	beq.w	800810e <_printf_float+0xb6>
 80082d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80082d8:	ea59 0303 	orrs.w	r3, r9, r3
 80082dc:	d102      	bne.n	80082e4 <_printf_float+0x28c>
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	07d9      	lsls	r1, r3, #31
 80082e2:	d5d7      	bpl.n	8008294 <_printf_float+0x23c>
 80082e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082e8:	4631      	mov	r1, r6
 80082ea:	4628      	mov	r0, r5
 80082ec:	47b8      	blx	r7
 80082ee:	3001      	adds	r0, #1
 80082f0:	f43f af0d 	beq.w	800810e <_printf_float+0xb6>
 80082f4:	f04f 0a00 	mov.w	sl, #0
 80082f8:	f104 0b1a 	add.w	fp, r4, #26
 80082fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082fe:	425b      	negs	r3, r3
 8008300:	4553      	cmp	r3, sl
 8008302:	dc01      	bgt.n	8008308 <_printf_float+0x2b0>
 8008304:	464b      	mov	r3, r9
 8008306:	e793      	b.n	8008230 <_printf_float+0x1d8>
 8008308:	2301      	movs	r3, #1
 800830a:	465a      	mov	r2, fp
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	f43f aefb 	beq.w	800810e <_printf_float+0xb6>
 8008318:	f10a 0a01 	add.w	sl, sl, #1
 800831c:	e7ee      	b.n	80082fc <_printf_float+0x2a4>
 800831e:	bf00      	nop
 8008320:	7fefffff 	.word	0x7fefffff
 8008324:	0800aec9 	.word	0x0800aec9
 8008328:	0800aecd 	.word	0x0800aecd
 800832c:	0800aed1 	.word	0x0800aed1
 8008330:	0800aed5 	.word	0x0800aed5
 8008334:	0800aed9 	.word	0x0800aed9
 8008338:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800833a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800833e:	4553      	cmp	r3, sl
 8008340:	bfa8      	it	ge
 8008342:	4653      	movge	r3, sl
 8008344:	2b00      	cmp	r3, #0
 8008346:	4699      	mov	r9, r3
 8008348:	dc36      	bgt.n	80083b8 <_printf_float+0x360>
 800834a:	f04f 0b00 	mov.w	fp, #0
 800834e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008352:	f104 021a 	add.w	r2, r4, #26
 8008356:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008358:	9306      	str	r3, [sp, #24]
 800835a:	eba3 0309 	sub.w	r3, r3, r9
 800835e:	455b      	cmp	r3, fp
 8008360:	dc31      	bgt.n	80083c6 <_printf_float+0x36e>
 8008362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008364:	459a      	cmp	sl, r3
 8008366:	dc3a      	bgt.n	80083de <_printf_float+0x386>
 8008368:	6823      	ldr	r3, [r4, #0]
 800836a:	07da      	lsls	r2, r3, #31
 800836c:	d437      	bmi.n	80083de <_printf_float+0x386>
 800836e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008370:	ebaa 0903 	sub.w	r9, sl, r3
 8008374:	9b06      	ldr	r3, [sp, #24]
 8008376:	ebaa 0303 	sub.w	r3, sl, r3
 800837a:	4599      	cmp	r9, r3
 800837c:	bfa8      	it	ge
 800837e:	4699      	movge	r9, r3
 8008380:	f1b9 0f00 	cmp.w	r9, #0
 8008384:	dc33      	bgt.n	80083ee <_printf_float+0x396>
 8008386:	f04f 0800 	mov.w	r8, #0
 800838a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800838e:	f104 0b1a 	add.w	fp, r4, #26
 8008392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008394:	ebaa 0303 	sub.w	r3, sl, r3
 8008398:	eba3 0309 	sub.w	r3, r3, r9
 800839c:	4543      	cmp	r3, r8
 800839e:	f77f af79 	ble.w	8008294 <_printf_float+0x23c>
 80083a2:	2301      	movs	r3, #1
 80083a4:	465a      	mov	r2, fp
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	f43f aeae 	beq.w	800810e <_printf_float+0xb6>
 80083b2:	f108 0801 	add.w	r8, r8, #1
 80083b6:	e7ec      	b.n	8008392 <_printf_float+0x33a>
 80083b8:	4642      	mov	r2, r8
 80083ba:	4631      	mov	r1, r6
 80083bc:	4628      	mov	r0, r5
 80083be:	47b8      	blx	r7
 80083c0:	3001      	adds	r0, #1
 80083c2:	d1c2      	bne.n	800834a <_printf_float+0x2f2>
 80083c4:	e6a3      	b.n	800810e <_printf_float+0xb6>
 80083c6:	2301      	movs	r3, #1
 80083c8:	4631      	mov	r1, r6
 80083ca:	4628      	mov	r0, r5
 80083cc:	9206      	str	r2, [sp, #24]
 80083ce:	47b8      	blx	r7
 80083d0:	3001      	adds	r0, #1
 80083d2:	f43f ae9c 	beq.w	800810e <_printf_float+0xb6>
 80083d6:	9a06      	ldr	r2, [sp, #24]
 80083d8:	f10b 0b01 	add.w	fp, fp, #1
 80083dc:	e7bb      	b.n	8008356 <_printf_float+0x2fe>
 80083de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e2:	4631      	mov	r1, r6
 80083e4:	4628      	mov	r0, r5
 80083e6:	47b8      	blx	r7
 80083e8:	3001      	adds	r0, #1
 80083ea:	d1c0      	bne.n	800836e <_printf_float+0x316>
 80083ec:	e68f      	b.n	800810e <_printf_float+0xb6>
 80083ee:	9a06      	ldr	r2, [sp, #24]
 80083f0:	464b      	mov	r3, r9
 80083f2:	4442      	add	r2, r8
 80083f4:	4631      	mov	r1, r6
 80083f6:	4628      	mov	r0, r5
 80083f8:	47b8      	blx	r7
 80083fa:	3001      	adds	r0, #1
 80083fc:	d1c3      	bne.n	8008386 <_printf_float+0x32e>
 80083fe:	e686      	b.n	800810e <_printf_float+0xb6>
 8008400:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008404:	f1ba 0f01 	cmp.w	sl, #1
 8008408:	dc01      	bgt.n	800840e <_printf_float+0x3b6>
 800840a:	07db      	lsls	r3, r3, #31
 800840c:	d536      	bpl.n	800847c <_printf_float+0x424>
 800840e:	2301      	movs	r3, #1
 8008410:	4642      	mov	r2, r8
 8008412:	4631      	mov	r1, r6
 8008414:	4628      	mov	r0, r5
 8008416:	47b8      	blx	r7
 8008418:	3001      	adds	r0, #1
 800841a:	f43f ae78 	beq.w	800810e <_printf_float+0xb6>
 800841e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008422:	4631      	mov	r1, r6
 8008424:	4628      	mov	r0, r5
 8008426:	47b8      	blx	r7
 8008428:	3001      	adds	r0, #1
 800842a:	f43f ae70 	beq.w	800810e <_printf_float+0xb6>
 800842e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008432:	2200      	movs	r2, #0
 8008434:	2300      	movs	r3, #0
 8008436:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800843a:	f7f8 fb65 	bl	8000b08 <__aeabi_dcmpeq>
 800843e:	b9c0      	cbnz	r0, 8008472 <_printf_float+0x41a>
 8008440:	4653      	mov	r3, sl
 8008442:	f108 0201 	add.w	r2, r8, #1
 8008446:	4631      	mov	r1, r6
 8008448:	4628      	mov	r0, r5
 800844a:	47b8      	blx	r7
 800844c:	3001      	adds	r0, #1
 800844e:	d10c      	bne.n	800846a <_printf_float+0x412>
 8008450:	e65d      	b.n	800810e <_printf_float+0xb6>
 8008452:	2301      	movs	r3, #1
 8008454:	465a      	mov	r2, fp
 8008456:	4631      	mov	r1, r6
 8008458:	4628      	mov	r0, r5
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	f43f ae56 	beq.w	800810e <_printf_float+0xb6>
 8008462:	f108 0801 	add.w	r8, r8, #1
 8008466:	45d0      	cmp	r8, sl
 8008468:	dbf3      	blt.n	8008452 <_printf_float+0x3fa>
 800846a:	464b      	mov	r3, r9
 800846c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008470:	e6df      	b.n	8008232 <_printf_float+0x1da>
 8008472:	f04f 0800 	mov.w	r8, #0
 8008476:	f104 0b1a 	add.w	fp, r4, #26
 800847a:	e7f4      	b.n	8008466 <_printf_float+0x40e>
 800847c:	2301      	movs	r3, #1
 800847e:	4642      	mov	r2, r8
 8008480:	e7e1      	b.n	8008446 <_printf_float+0x3ee>
 8008482:	2301      	movs	r3, #1
 8008484:	464a      	mov	r2, r9
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	f43f ae3e 	beq.w	800810e <_printf_float+0xb6>
 8008492:	f108 0801 	add.w	r8, r8, #1
 8008496:	68e3      	ldr	r3, [r4, #12]
 8008498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800849a:	1a5b      	subs	r3, r3, r1
 800849c:	4543      	cmp	r3, r8
 800849e:	dcf0      	bgt.n	8008482 <_printf_float+0x42a>
 80084a0:	e6fc      	b.n	800829c <_printf_float+0x244>
 80084a2:	f04f 0800 	mov.w	r8, #0
 80084a6:	f104 0919 	add.w	r9, r4, #25
 80084aa:	e7f4      	b.n	8008496 <_printf_float+0x43e>

080084ac <_printf_common>:
 80084ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	4616      	mov	r6, r2
 80084b2:	4698      	mov	r8, r3
 80084b4:	688a      	ldr	r2, [r1, #8]
 80084b6:	690b      	ldr	r3, [r1, #16]
 80084b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084bc:	4293      	cmp	r3, r2
 80084be:	bfb8      	it	lt
 80084c0:	4613      	movlt	r3, r2
 80084c2:	6033      	str	r3, [r6, #0]
 80084c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084c8:	4607      	mov	r7, r0
 80084ca:	460c      	mov	r4, r1
 80084cc:	b10a      	cbz	r2, 80084d2 <_printf_common+0x26>
 80084ce:	3301      	adds	r3, #1
 80084d0:	6033      	str	r3, [r6, #0]
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	0699      	lsls	r1, r3, #26
 80084d6:	bf42      	ittt	mi
 80084d8:	6833      	ldrmi	r3, [r6, #0]
 80084da:	3302      	addmi	r3, #2
 80084dc:	6033      	strmi	r3, [r6, #0]
 80084de:	6825      	ldr	r5, [r4, #0]
 80084e0:	f015 0506 	ands.w	r5, r5, #6
 80084e4:	d106      	bne.n	80084f4 <_printf_common+0x48>
 80084e6:	f104 0a19 	add.w	sl, r4, #25
 80084ea:	68e3      	ldr	r3, [r4, #12]
 80084ec:	6832      	ldr	r2, [r6, #0]
 80084ee:	1a9b      	subs	r3, r3, r2
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	dc26      	bgt.n	8008542 <_printf_common+0x96>
 80084f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	3b00      	subs	r3, #0
 80084fc:	bf18      	it	ne
 80084fe:	2301      	movne	r3, #1
 8008500:	0692      	lsls	r2, r2, #26
 8008502:	d42b      	bmi.n	800855c <_printf_common+0xb0>
 8008504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008508:	4641      	mov	r1, r8
 800850a:	4638      	mov	r0, r7
 800850c:	47c8      	blx	r9
 800850e:	3001      	adds	r0, #1
 8008510:	d01e      	beq.n	8008550 <_printf_common+0xa4>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	6922      	ldr	r2, [r4, #16]
 8008516:	f003 0306 	and.w	r3, r3, #6
 800851a:	2b04      	cmp	r3, #4
 800851c:	bf02      	ittt	eq
 800851e:	68e5      	ldreq	r5, [r4, #12]
 8008520:	6833      	ldreq	r3, [r6, #0]
 8008522:	1aed      	subeq	r5, r5, r3
 8008524:	68a3      	ldr	r3, [r4, #8]
 8008526:	bf0c      	ite	eq
 8008528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800852c:	2500      	movne	r5, #0
 800852e:	4293      	cmp	r3, r2
 8008530:	bfc4      	itt	gt
 8008532:	1a9b      	subgt	r3, r3, r2
 8008534:	18ed      	addgt	r5, r5, r3
 8008536:	2600      	movs	r6, #0
 8008538:	341a      	adds	r4, #26
 800853a:	42b5      	cmp	r5, r6
 800853c:	d11a      	bne.n	8008574 <_printf_common+0xc8>
 800853e:	2000      	movs	r0, #0
 8008540:	e008      	b.n	8008554 <_printf_common+0xa8>
 8008542:	2301      	movs	r3, #1
 8008544:	4652      	mov	r2, sl
 8008546:	4641      	mov	r1, r8
 8008548:	4638      	mov	r0, r7
 800854a:	47c8      	blx	r9
 800854c:	3001      	adds	r0, #1
 800854e:	d103      	bne.n	8008558 <_printf_common+0xac>
 8008550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008558:	3501      	adds	r5, #1
 800855a:	e7c6      	b.n	80084ea <_printf_common+0x3e>
 800855c:	18e1      	adds	r1, r4, r3
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	2030      	movs	r0, #48	@ 0x30
 8008562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008566:	4422      	add	r2, r4
 8008568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800856c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008570:	3302      	adds	r3, #2
 8008572:	e7c7      	b.n	8008504 <_printf_common+0x58>
 8008574:	2301      	movs	r3, #1
 8008576:	4622      	mov	r2, r4
 8008578:	4641      	mov	r1, r8
 800857a:	4638      	mov	r0, r7
 800857c:	47c8      	blx	r9
 800857e:	3001      	adds	r0, #1
 8008580:	d0e6      	beq.n	8008550 <_printf_common+0xa4>
 8008582:	3601      	adds	r6, #1
 8008584:	e7d9      	b.n	800853a <_printf_common+0x8e>
	...

08008588 <_printf_i>:
 8008588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	7e0f      	ldrb	r7, [r1, #24]
 800858e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008590:	2f78      	cmp	r7, #120	@ 0x78
 8008592:	4691      	mov	r9, r2
 8008594:	4680      	mov	r8, r0
 8008596:	460c      	mov	r4, r1
 8008598:	469a      	mov	sl, r3
 800859a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800859e:	d807      	bhi.n	80085b0 <_printf_i+0x28>
 80085a0:	2f62      	cmp	r7, #98	@ 0x62
 80085a2:	d80a      	bhi.n	80085ba <_printf_i+0x32>
 80085a4:	2f00      	cmp	r7, #0
 80085a6:	f000 80d2 	beq.w	800874e <_printf_i+0x1c6>
 80085aa:	2f58      	cmp	r7, #88	@ 0x58
 80085ac:	f000 80b9 	beq.w	8008722 <_printf_i+0x19a>
 80085b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80085b8:	e03a      	b.n	8008630 <_printf_i+0xa8>
 80085ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80085be:	2b15      	cmp	r3, #21
 80085c0:	d8f6      	bhi.n	80085b0 <_printf_i+0x28>
 80085c2:	a101      	add	r1, pc, #4	@ (adr r1, 80085c8 <_printf_i+0x40>)
 80085c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085c8:	08008621 	.word	0x08008621
 80085cc:	08008635 	.word	0x08008635
 80085d0:	080085b1 	.word	0x080085b1
 80085d4:	080085b1 	.word	0x080085b1
 80085d8:	080085b1 	.word	0x080085b1
 80085dc:	080085b1 	.word	0x080085b1
 80085e0:	08008635 	.word	0x08008635
 80085e4:	080085b1 	.word	0x080085b1
 80085e8:	080085b1 	.word	0x080085b1
 80085ec:	080085b1 	.word	0x080085b1
 80085f0:	080085b1 	.word	0x080085b1
 80085f4:	08008735 	.word	0x08008735
 80085f8:	0800865f 	.word	0x0800865f
 80085fc:	080086ef 	.word	0x080086ef
 8008600:	080085b1 	.word	0x080085b1
 8008604:	080085b1 	.word	0x080085b1
 8008608:	08008757 	.word	0x08008757
 800860c:	080085b1 	.word	0x080085b1
 8008610:	0800865f 	.word	0x0800865f
 8008614:	080085b1 	.word	0x080085b1
 8008618:	080085b1 	.word	0x080085b1
 800861c:	080086f7 	.word	0x080086f7
 8008620:	6833      	ldr	r3, [r6, #0]
 8008622:	1d1a      	adds	r2, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6032      	str	r2, [r6, #0]
 8008628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800862c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008630:	2301      	movs	r3, #1
 8008632:	e09d      	b.n	8008770 <_printf_i+0x1e8>
 8008634:	6833      	ldr	r3, [r6, #0]
 8008636:	6820      	ldr	r0, [r4, #0]
 8008638:	1d19      	adds	r1, r3, #4
 800863a:	6031      	str	r1, [r6, #0]
 800863c:	0606      	lsls	r6, r0, #24
 800863e:	d501      	bpl.n	8008644 <_printf_i+0xbc>
 8008640:	681d      	ldr	r5, [r3, #0]
 8008642:	e003      	b.n	800864c <_printf_i+0xc4>
 8008644:	0645      	lsls	r5, r0, #25
 8008646:	d5fb      	bpl.n	8008640 <_printf_i+0xb8>
 8008648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800864c:	2d00      	cmp	r5, #0
 800864e:	da03      	bge.n	8008658 <_printf_i+0xd0>
 8008650:	232d      	movs	r3, #45	@ 0x2d
 8008652:	426d      	negs	r5, r5
 8008654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008658:	4859      	ldr	r0, [pc, #356]	@ (80087c0 <_printf_i+0x238>)
 800865a:	230a      	movs	r3, #10
 800865c:	e011      	b.n	8008682 <_printf_i+0xfa>
 800865e:	6821      	ldr	r1, [r4, #0]
 8008660:	6833      	ldr	r3, [r6, #0]
 8008662:	0608      	lsls	r0, r1, #24
 8008664:	f853 5b04 	ldr.w	r5, [r3], #4
 8008668:	d402      	bmi.n	8008670 <_printf_i+0xe8>
 800866a:	0649      	lsls	r1, r1, #25
 800866c:	bf48      	it	mi
 800866e:	b2ad      	uxthmi	r5, r5
 8008670:	2f6f      	cmp	r7, #111	@ 0x6f
 8008672:	4853      	ldr	r0, [pc, #332]	@ (80087c0 <_printf_i+0x238>)
 8008674:	6033      	str	r3, [r6, #0]
 8008676:	bf14      	ite	ne
 8008678:	230a      	movne	r3, #10
 800867a:	2308      	moveq	r3, #8
 800867c:	2100      	movs	r1, #0
 800867e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008682:	6866      	ldr	r6, [r4, #4]
 8008684:	60a6      	str	r6, [r4, #8]
 8008686:	2e00      	cmp	r6, #0
 8008688:	bfa2      	ittt	ge
 800868a:	6821      	ldrge	r1, [r4, #0]
 800868c:	f021 0104 	bicge.w	r1, r1, #4
 8008690:	6021      	strge	r1, [r4, #0]
 8008692:	b90d      	cbnz	r5, 8008698 <_printf_i+0x110>
 8008694:	2e00      	cmp	r6, #0
 8008696:	d04b      	beq.n	8008730 <_printf_i+0x1a8>
 8008698:	4616      	mov	r6, r2
 800869a:	fbb5 f1f3 	udiv	r1, r5, r3
 800869e:	fb03 5711 	mls	r7, r3, r1, r5
 80086a2:	5dc7      	ldrb	r7, [r0, r7]
 80086a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086a8:	462f      	mov	r7, r5
 80086aa:	42bb      	cmp	r3, r7
 80086ac:	460d      	mov	r5, r1
 80086ae:	d9f4      	bls.n	800869a <_printf_i+0x112>
 80086b0:	2b08      	cmp	r3, #8
 80086b2:	d10b      	bne.n	80086cc <_printf_i+0x144>
 80086b4:	6823      	ldr	r3, [r4, #0]
 80086b6:	07df      	lsls	r7, r3, #31
 80086b8:	d508      	bpl.n	80086cc <_printf_i+0x144>
 80086ba:	6923      	ldr	r3, [r4, #16]
 80086bc:	6861      	ldr	r1, [r4, #4]
 80086be:	4299      	cmp	r1, r3
 80086c0:	bfde      	ittt	le
 80086c2:	2330      	movle	r3, #48	@ 0x30
 80086c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086c8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80086cc:	1b92      	subs	r2, r2, r6
 80086ce:	6122      	str	r2, [r4, #16]
 80086d0:	f8cd a000 	str.w	sl, [sp]
 80086d4:	464b      	mov	r3, r9
 80086d6:	aa03      	add	r2, sp, #12
 80086d8:	4621      	mov	r1, r4
 80086da:	4640      	mov	r0, r8
 80086dc:	f7ff fee6 	bl	80084ac <_printf_common>
 80086e0:	3001      	adds	r0, #1
 80086e2:	d14a      	bne.n	800877a <_printf_i+0x1f2>
 80086e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086e8:	b004      	add	sp, #16
 80086ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	f043 0320 	orr.w	r3, r3, #32
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	4833      	ldr	r0, [pc, #204]	@ (80087c4 <_printf_i+0x23c>)
 80086f8:	2778      	movs	r7, #120	@ 0x78
 80086fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	6831      	ldr	r1, [r6, #0]
 8008702:	061f      	lsls	r7, r3, #24
 8008704:	f851 5b04 	ldr.w	r5, [r1], #4
 8008708:	d402      	bmi.n	8008710 <_printf_i+0x188>
 800870a:	065f      	lsls	r7, r3, #25
 800870c:	bf48      	it	mi
 800870e:	b2ad      	uxthmi	r5, r5
 8008710:	6031      	str	r1, [r6, #0]
 8008712:	07d9      	lsls	r1, r3, #31
 8008714:	bf44      	itt	mi
 8008716:	f043 0320 	orrmi.w	r3, r3, #32
 800871a:	6023      	strmi	r3, [r4, #0]
 800871c:	b11d      	cbz	r5, 8008726 <_printf_i+0x19e>
 800871e:	2310      	movs	r3, #16
 8008720:	e7ac      	b.n	800867c <_printf_i+0xf4>
 8008722:	4827      	ldr	r0, [pc, #156]	@ (80087c0 <_printf_i+0x238>)
 8008724:	e7e9      	b.n	80086fa <_printf_i+0x172>
 8008726:	6823      	ldr	r3, [r4, #0]
 8008728:	f023 0320 	bic.w	r3, r3, #32
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	e7f6      	b.n	800871e <_printf_i+0x196>
 8008730:	4616      	mov	r6, r2
 8008732:	e7bd      	b.n	80086b0 <_printf_i+0x128>
 8008734:	6833      	ldr	r3, [r6, #0]
 8008736:	6825      	ldr	r5, [r4, #0]
 8008738:	6961      	ldr	r1, [r4, #20]
 800873a:	1d18      	adds	r0, r3, #4
 800873c:	6030      	str	r0, [r6, #0]
 800873e:	062e      	lsls	r6, r5, #24
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	d501      	bpl.n	8008748 <_printf_i+0x1c0>
 8008744:	6019      	str	r1, [r3, #0]
 8008746:	e002      	b.n	800874e <_printf_i+0x1c6>
 8008748:	0668      	lsls	r0, r5, #25
 800874a:	d5fb      	bpl.n	8008744 <_printf_i+0x1bc>
 800874c:	8019      	strh	r1, [r3, #0]
 800874e:	2300      	movs	r3, #0
 8008750:	6123      	str	r3, [r4, #16]
 8008752:	4616      	mov	r6, r2
 8008754:	e7bc      	b.n	80086d0 <_printf_i+0x148>
 8008756:	6833      	ldr	r3, [r6, #0]
 8008758:	1d1a      	adds	r2, r3, #4
 800875a:	6032      	str	r2, [r6, #0]
 800875c:	681e      	ldr	r6, [r3, #0]
 800875e:	6862      	ldr	r2, [r4, #4]
 8008760:	2100      	movs	r1, #0
 8008762:	4630      	mov	r0, r6
 8008764:	f7f7 fd54 	bl	8000210 <memchr>
 8008768:	b108      	cbz	r0, 800876e <_printf_i+0x1e6>
 800876a:	1b80      	subs	r0, r0, r6
 800876c:	6060      	str	r0, [r4, #4]
 800876e:	6863      	ldr	r3, [r4, #4]
 8008770:	6123      	str	r3, [r4, #16]
 8008772:	2300      	movs	r3, #0
 8008774:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008778:	e7aa      	b.n	80086d0 <_printf_i+0x148>
 800877a:	6923      	ldr	r3, [r4, #16]
 800877c:	4632      	mov	r2, r6
 800877e:	4649      	mov	r1, r9
 8008780:	4640      	mov	r0, r8
 8008782:	47d0      	blx	sl
 8008784:	3001      	adds	r0, #1
 8008786:	d0ad      	beq.n	80086e4 <_printf_i+0x15c>
 8008788:	6823      	ldr	r3, [r4, #0]
 800878a:	079b      	lsls	r3, r3, #30
 800878c:	d413      	bmi.n	80087b6 <_printf_i+0x22e>
 800878e:	68e0      	ldr	r0, [r4, #12]
 8008790:	9b03      	ldr	r3, [sp, #12]
 8008792:	4298      	cmp	r0, r3
 8008794:	bfb8      	it	lt
 8008796:	4618      	movlt	r0, r3
 8008798:	e7a6      	b.n	80086e8 <_printf_i+0x160>
 800879a:	2301      	movs	r3, #1
 800879c:	4632      	mov	r2, r6
 800879e:	4649      	mov	r1, r9
 80087a0:	4640      	mov	r0, r8
 80087a2:	47d0      	blx	sl
 80087a4:	3001      	adds	r0, #1
 80087a6:	d09d      	beq.n	80086e4 <_printf_i+0x15c>
 80087a8:	3501      	adds	r5, #1
 80087aa:	68e3      	ldr	r3, [r4, #12]
 80087ac:	9903      	ldr	r1, [sp, #12]
 80087ae:	1a5b      	subs	r3, r3, r1
 80087b0:	42ab      	cmp	r3, r5
 80087b2:	dcf2      	bgt.n	800879a <_printf_i+0x212>
 80087b4:	e7eb      	b.n	800878e <_printf_i+0x206>
 80087b6:	2500      	movs	r5, #0
 80087b8:	f104 0619 	add.w	r6, r4, #25
 80087bc:	e7f5      	b.n	80087aa <_printf_i+0x222>
 80087be:	bf00      	nop
 80087c0:	0800aedb 	.word	0x0800aedb
 80087c4:	0800aeec 	.word	0x0800aeec

080087c8 <std>:
 80087c8:	2300      	movs	r3, #0
 80087ca:	b510      	push	{r4, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	e9c0 3300 	strd	r3, r3, [r0]
 80087d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087d6:	6083      	str	r3, [r0, #8]
 80087d8:	8181      	strh	r1, [r0, #12]
 80087da:	6643      	str	r3, [r0, #100]	@ 0x64
 80087dc:	81c2      	strh	r2, [r0, #14]
 80087de:	6183      	str	r3, [r0, #24]
 80087e0:	4619      	mov	r1, r3
 80087e2:	2208      	movs	r2, #8
 80087e4:	305c      	adds	r0, #92	@ 0x5c
 80087e6:	f000 f938 	bl	8008a5a <memset>
 80087ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008820 <std+0x58>)
 80087ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80087ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008824 <std+0x5c>)
 80087f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80087f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008828 <std+0x60>)
 80087f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80087f6:	4b0d      	ldr	r3, [pc, #52]	@ (800882c <std+0x64>)
 80087f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80087fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008830 <std+0x68>)
 80087fc:	6224      	str	r4, [r4, #32]
 80087fe:	429c      	cmp	r4, r3
 8008800:	d006      	beq.n	8008810 <std+0x48>
 8008802:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008806:	4294      	cmp	r4, r2
 8008808:	d002      	beq.n	8008810 <std+0x48>
 800880a:	33d0      	adds	r3, #208	@ 0xd0
 800880c:	429c      	cmp	r4, r3
 800880e:	d105      	bne.n	800881c <std+0x54>
 8008810:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008818:	f000 b99c 	b.w	8008b54 <__retarget_lock_init_recursive>
 800881c:	bd10      	pop	{r4, pc}
 800881e:	bf00      	nop
 8008820:	080089b5 	.word	0x080089b5
 8008824:	080089d7 	.word	0x080089d7
 8008828:	08008a0f 	.word	0x08008a0f
 800882c:	08008a33 	.word	0x08008a33
 8008830:	200050f0 	.word	0x200050f0

08008834 <stdio_exit_handler>:
 8008834:	4a02      	ldr	r2, [pc, #8]	@ (8008840 <stdio_exit_handler+0xc>)
 8008836:	4903      	ldr	r1, [pc, #12]	@ (8008844 <stdio_exit_handler+0x10>)
 8008838:	4803      	ldr	r0, [pc, #12]	@ (8008848 <stdio_exit_handler+0x14>)
 800883a:	f000 b869 	b.w	8008910 <_fwalk_sglue>
 800883e:	bf00      	nop
 8008840:	2000000c 	.word	0x2000000c
 8008844:	0800a4cd 	.word	0x0800a4cd
 8008848:	2000001c 	.word	0x2000001c

0800884c <cleanup_stdio>:
 800884c:	6841      	ldr	r1, [r0, #4]
 800884e:	4b0c      	ldr	r3, [pc, #48]	@ (8008880 <cleanup_stdio+0x34>)
 8008850:	4299      	cmp	r1, r3
 8008852:	b510      	push	{r4, lr}
 8008854:	4604      	mov	r4, r0
 8008856:	d001      	beq.n	800885c <cleanup_stdio+0x10>
 8008858:	f001 fe38 	bl	800a4cc <_fflush_r>
 800885c:	68a1      	ldr	r1, [r4, #8]
 800885e:	4b09      	ldr	r3, [pc, #36]	@ (8008884 <cleanup_stdio+0x38>)
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <cleanup_stdio+0x1e>
 8008864:	4620      	mov	r0, r4
 8008866:	f001 fe31 	bl	800a4cc <_fflush_r>
 800886a:	68e1      	ldr	r1, [r4, #12]
 800886c:	4b06      	ldr	r3, [pc, #24]	@ (8008888 <cleanup_stdio+0x3c>)
 800886e:	4299      	cmp	r1, r3
 8008870:	d004      	beq.n	800887c <cleanup_stdio+0x30>
 8008872:	4620      	mov	r0, r4
 8008874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008878:	f001 be28 	b.w	800a4cc <_fflush_r>
 800887c:	bd10      	pop	{r4, pc}
 800887e:	bf00      	nop
 8008880:	200050f0 	.word	0x200050f0
 8008884:	20005158 	.word	0x20005158
 8008888:	200051c0 	.word	0x200051c0

0800888c <global_stdio_init.part.0>:
 800888c:	b510      	push	{r4, lr}
 800888e:	4b0b      	ldr	r3, [pc, #44]	@ (80088bc <global_stdio_init.part.0+0x30>)
 8008890:	4c0b      	ldr	r4, [pc, #44]	@ (80088c0 <global_stdio_init.part.0+0x34>)
 8008892:	4a0c      	ldr	r2, [pc, #48]	@ (80088c4 <global_stdio_init.part.0+0x38>)
 8008894:	601a      	str	r2, [r3, #0]
 8008896:	4620      	mov	r0, r4
 8008898:	2200      	movs	r2, #0
 800889a:	2104      	movs	r1, #4
 800889c:	f7ff ff94 	bl	80087c8 <std>
 80088a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088a4:	2201      	movs	r2, #1
 80088a6:	2109      	movs	r1, #9
 80088a8:	f7ff ff8e 	bl	80087c8 <std>
 80088ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088b0:	2202      	movs	r2, #2
 80088b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088b6:	2112      	movs	r1, #18
 80088b8:	f7ff bf86 	b.w	80087c8 <std>
 80088bc:	20005228 	.word	0x20005228
 80088c0:	200050f0 	.word	0x200050f0
 80088c4:	08008835 	.word	0x08008835

080088c8 <__sfp_lock_acquire>:
 80088c8:	4801      	ldr	r0, [pc, #4]	@ (80088d0 <__sfp_lock_acquire+0x8>)
 80088ca:	f000 b944 	b.w	8008b56 <__retarget_lock_acquire_recursive>
 80088ce:	bf00      	nop
 80088d0:	20005231 	.word	0x20005231

080088d4 <__sfp_lock_release>:
 80088d4:	4801      	ldr	r0, [pc, #4]	@ (80088dc <__sfp_lock_release+0x8>)
 80088d6:	f000 b93f 	b.w	8008b58 <__retarget_lock_release_recursive>
 80088da:	bf00      	nop
 80088dc:	20005231 	.word	0x20005231

080088e0 <__sinit>:
 80088e0:	b510      	push	{r4, lr}
 80088e2:	4604      	mov	r4, r0
 80088e4:	f7ff fff0 	bl	80088c8 <__sfp_lock_acquire>
 80088e8:	6a23      	ldr	r3, [r4, #32]
 80088ea:	b11b      	cbz	r3, 80088f4 <__sinit+0x14>
 80088ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f0:	f7ff bff0 	b.w	80088d4 <__sfp_lock_release>
 80088f4:	4b04      	ldr	r3, [pc, #16]	@ (8008908 <__sinit+0x28>)
 80088f6:	6223      	str	r3, [r4, #32]
 80088f8:	4b04      	ldr	r3, [pc, #16]	@ (800890c <__sinit+0x2c>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1f5      	bne.n	80088ec <__sinit+0xc>
 8008900:	f7ff ffc4 	bl	800888c <global_stdio_init.part.0>
 8008904:	e7f2      	b.n	80088ec <__sinit+0xc>
 8008906:	bf00      	nop
 8008908:	0800884d 	.word	0x0800884d
 800890c:	20005228 	.word	0x20005228

08008910 <_fwalk_sglue>:
 8008910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008914:	4607      	mov	r7, r0
 8008916:	4688      	mov	r8, r1
 8008918:	4614      	mov	r4, r2
 800891a:	2600      	movs	r6, #0
 800891c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008920:	f1b9 0901 	subs.w	r9, r9, #1
 8008924:	d505      	bpl.n	8008932 <_fwalk_sglue+0x22>
 8008926:	6824      	ldr	r4, [r4, #0]
 8008928:	2c00      	cmp	r4, #0
 800892a:	d1f7      	bne.n	800891c <_fwalk_sglue+0xc>
 800892c:	4630      	mov	r0, r6
 800892e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d907      	bls.n	8008948 <_fwalk_sglue+0x38>
 8008938:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800893c:	3301      	adds	r3, #1
 800893e:	d003      	beq.n	8008948 <_fwalk_sglue+0x38>
 8008940:	4629      	mov	r1, r5
 8008942:	4638      	mov	r0, r7
 8008944:	47c0      	blx	r8
 8008946:	4306      	orrs	r6, r0
 8008948:	3568      	adds	r5, #104	@ 0x68
 800894a:	e7e9      	b.n	8008920 <_fwalk_sglue+0x10>

0800894c <sniprintf>:
 800894c:	b40c      	push	{r2, r3}
 800894e:	b530      	push	{r4, r5, lr}
 8008950:	4b17      	ldr	r3, [pc, #92]	@ (80089b0 <sniprintf+0x64>)
 8008952:	1e0c      	subs	r4, r1, #0
 8008954:	681d      	ldr	r5, [r3, #0]
 8008956:	b09d      	sub	sp, #116	@ 0x74
 8008958:	da08      	bge.n	800896c <sniprintf+0x20>
 800895a:	238b      	movs	r3, #139	@ 0x8b
 800895c:	602b      	str	r3, [r5, #0]
 800895e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008962:	b01d      	add	sp, #116	@ 0x74
 8008964:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008968:	b002      	add	sp, #8
 800896a:	4770      	bx	lr
 800896c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008970:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008974:	bf14      	ite	ne
 8008976:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800897a:	4623      	moveq	r3, r4
 800897c:	9304      	str	r3, [sp, #16]
 800897e:	9307      	str	r3, [sp, #28]
 8008980:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008984:	9002      	str	r0, [sp, #8]
 8008986:	9006      	str	r0, [sp, #24]
 8008988:	f8ad 3016 	strh.w	r3, [sp, #22]
 800898c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800898e:	ab21      	add	r3, sp, #132	@ 0x84
 8008990:	a902      	add	r1, sp, #8
 8008992:	4628      	mov	r0, r5
 8008994:	9301      	str	r3, [sp, #4]
 8008996:	f001 fc19 	bl	800a1cc <_svfiprintf_r>
 800899a:	1c43      	adds	r3, r0, #1
 800899c:	bfbc      	itt	lt
 800899e:	238b      	movlt	r3, #139	@ 0x8b
 80089a0:	602b      	strlt	r3, [r5, #0]
 80089a2:	2c00      	cmp	r4, #0
 80089a4:	d0dd      	beq.n	8008962 <sniprintf+0x16>
 80089a6:	9b02      	ldr	r3, [sp, #8]
 80089a8:	2200      	movs	r2, #0
 80089aa:	701a      	strb	r2, [r3, #0]
 80089ac:	e7d9      	b.n	8008962 <sniprintf+0x16>
 80089ae:	bf00      	nop
 80089b0:	20000018 	.word	0x20000018

080089b4 <__sread>:
 80089b4:	b510      	push	{r4, lr}
 80089b6:	460c      	mov	r4, r1
 80089b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089bc:	f000 f87c 	bl	8008ab8 <_read_r>
 80089c0:	2800      	cmp	r0, #0
 80089c2:	bfab      	itete	ge
 80089c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80089c6:	89a3      	ldrhlt	r3, [r4, #12]
 80089c8:	181b      	addge	r3, r3, r0
 80089ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80089ce:	bfac      	ite	ge
 80089d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80089d2:	81a3      	strhlt	r3, [r4, #12]
 80089d4:	bd10      	pop	{r4, pc}

080089d6 <__swrite>:
 80089d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089da:	461f      	mov	r7, r3
 80089dc:	898b      	ldrh	r3, [r1, #12]
 80089de:	05db      	lsls	r3, r3, #23
 80089e0:	4605      	mov	r5, r0
 80089e2:	460c      	mov	r4, r1
 80089e4:	4616      	mov	r6, r2
 80089e6:	d505      	bpl.n	80089f4 <__swrite+0x1e>
 80089e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ec:	2302      	movs	r3, #2
 80089ee:	2200      	movs	r2, #0
 80089f0:	f000 f850 	bl	8008a94 <_lseek_r>
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089fe:	81a3      	strh	r3, [r4, #12]
 8008a00:	4632      	mov	r2, r6
 8008a02:	463b      	mov	r3, r7
 8008a04:	4628      	mov	r0, r5
 8008a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a0a:	f000 b867 	b.w	8008adc <_write_r>

08008a0e <__sseek>:
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	460c      	mov	r4, r1
 8008a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a16:	f000 f83d 	bl	8008a94 <_lseek_r>
 8008a1a:	1c43      	adds	r3, r0, #1
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	bf15      	itete	ne
 8008a20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a2a:	81a3      	strheq	r3, [r4, #12]
 8008a2c:	bf18      	it	ne
 8008a2e:	81a3      	strhne	r3, [r4, #12]
 8008a30:	bd10      	pop	{r4, pc}

08008a32 <__sclose>:
 8008a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a36:	f000 b81d 	b.w	8008a74 <_close_r>

08008a3a <memcmp>:
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	3901      	subs	r1, #1
 8008a3e:	4402      	add	r2, r0
 8008a40:	4290      	cmp	r0, r2
 8008a42:	d101      	bne.n	8008a48 <memcmp+0xe>
 8008a44:	2000      	movs	r0, #0
 8008a46:	e005      	b.n	8008a54 <memcmp+0x1a>
 8008a48:	7803      	ldrb	r3, [r0, #0]
 8008a4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008a4e:	42a3      	cmp	r3, r4
 8008a50:	d001      	beq.n	8008a56 <memcmp+0x1c>
 8008a52:	1b18      	subs	r0, r3, r4
 8008a54:	bd10      	pop	{r4, pc}
 8008a56:	3001      	adds	r0, #1
 8008a58:	e7f2      	b.n	8008a40 <memcmp+0x6>

08008a5a <memset>:
 8008a5a:	4402      	add	r2, r0
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d100      	bne.n	8008a64 <memset+0xa>
 8008a62:	4770      	bx	lr
 8008a64:	f803 1b01 	strb.w	r1, [r3], #1
 8008a68:	e7f9      	b.n	8008a5e <memset+0x4>
	...

08008a6c <_localeconv_r>:
 8008a6c:	4800      	ldr	r0, [pc, #0]	@ (8008a70 <_localeconv_r+0x4>)
 8008a6e:	4770      	bx	lr
 8008a70:	20000158 	.word	0x20000158

08008a74 <_close_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d06      	ldr	r5, [pc, #24]	@ (8008a90 <_close_r+0x1c>)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	602b      	str	r3, [r5, #0]
 8008a80:	f7fa fc18 	bl	80032b4 <_close>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_close_r+0x1a>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_close_r+0x1a>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	2000522c 	.word	0x2000522c

08008a94 <_lseek_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	4d07      	ldr	r5, [pc, #28]	@ (8008ab4 <_lseek_r+0x20>)
 8008a98:	4604      	mov	r4, r0
 8008a9a:	4608      	mov	r0, r1
 8008a9c:	4611      	mov	r1, r2
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	602a      	str	r2, [r5, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f7fa fc2d 	bl	8003302 <_lseek>
 8008aa8:	1c43      	adds	r3, r0, #1
 8008aaa:	d102      	bne.n	8008ab2 <_lseek_r+0x1e>
 8008aac:	682b      	ldr	r3, [r5, #0]
 8008aae:	b103      	cbz	r3, 8008ab2 <_lseek_r+0x1e>
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	bd38      	pop	{r3, r4, r5, pc}
 8008ab4:	2000522c 	.word	0x2000522c

08008ab8 <_read_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	4d07      	ldr	r5, [pc, #28]	@ (8008ad8 <_read_r+0x20>)
 8008abc:	4604      	mov	r4, r0
 8008abe:	4608      	mov	r0, r1
 8008ac0:	4611      	mov	r1, r2
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	602a      	str	r2, [r5, #0]
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	f7fa fbbb 	bl	8003242 <_read>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d102      	bne.n	8008ad6 <_read_r+0x1e>
 8008ad0:	682b      	ldr	r3, [r5, #0]
 8008ad2:	b103      	cbz	r3, 8008ad6 <_read_r+0x1e>
 8008ad4:	6023      	str	r3, [r4, #0]
 8008ad6:	bd38      	pop	{r3, r4, r5, pc}
 8008ad8:	2000522c 	.word	0x2000522c

08008adc <_write_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d07      	ldr	r5, [pc, #28]	@ (8008afc <_write_r+0x20>)
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	4608      	mov	r0, r1
 8008ae4:	4611      	mov	r1, r2
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	602a      	str	r2, [r5, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	f7fa fbc6 	bl	800327c <_write>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_write_r+0x1e>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_write_r+0x1e>
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	2000522c 	.word	0x2000522c

08008b00 <__errno>:
 8008b00:	4b01      	ldr	r3, [pc, #4]	@ (8008b08 <__errno+0x8>)
 8008b02:	6818      	ldr	r0, [r3, #0]
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	20000018 	.word	0x20000018

08008b0c <__libc_init_array>:
 8008b0c:	b570      	push	{r4, r5, r6, lr}
 8008b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8008b44 <__libc_init_array+0x38>)
 8008b10:	4c0d      	ldr	r4, [pc, #52]	@ (8008b48 <__libc_init_array+0x3c>)
 8008b12:	1b64      	subs	r4, r4, r5
 8008b14:	10a4      	asrs	r4, r4, #2
 8008b16:	2600      	movs	r6, #0
 8008b18:	42a6      	cmp	r6, r4
 8008b1a:	d109      	bne.n	8008b30 <__libc_init_array+0x24>
 8008b1c:	4d0b      	ldr	r5, [pc, #44]	@ (8008b4c <__libc_init_array+0x40>)
 8008b1e:	4c0c      	ldr	r4, [pc, #48]	@ (8008b50 <__libc_init_array+0x44>)
 8008b20:	f002 f888 	bl	800ac34 <_init>
 8008b24:	1b64      	subs	r4, r4, r5
 8008b26:	10a4      	asrs	r4, r4, #2
 8008b28:	2600      	movs	r6, #0
 8008b2a:	42a6      	cmp	r6, r4
 8008b2c:	d105      	bne.n	8008b3a <__libc_init_array+0x2e>
 8008b2e:	bd70      	pop	{r4, r5, r6, pc}
 8008b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b34:	4798      	blx	r3
 8008b36:	3601      	adds	r6, #1
 8008b38:	e7ee      	b.n	8008b18 <__libc_init_array+0xc>
 8008b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b3e:	4798      	blx	r3
 8008b40:	3601      	adds	r6, #1
 8008b42:	e7f2      	b.n	8008b2a <__libc_init_array+0x1e>
 8008b44:	0800b140 	.word	0x0800b140
 8008b48:	0800b140 	.word	0x0800b140
 8008b4c:	0800b140 	.word	0x0800b140
 8008b50:	0800b144 	.word	0x0800b144

08008b54 <__retarget_lock_init_recursive>:
 8008b54:	4770      	bx	lr

08008b56 <__retarget_lock_acquire_recursive>:
 8008b56:	4770      	bx	lr

08008b58 <__retarget_lock_release_recursive>:
 8008b58:	4770      	bx	lr

08008b5a <memcpy>:
 8008b5a:	440a      	add	r2, r1
 8008b5c:	4291      	cmp	r1, r2
 8008b5e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008b62:	d100      	bne.n	8008b66 <memcpy+0xc>
 8008b64:	4770      	bx	lr
 8008b66:	b510      	push	{r4, lr}
 8008b68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b70:	4291      	cmp	r1, r2
 8008b72:	d1f9      	bne.n	8008b68 <memcpy+0xe>
 8008b74:	bd10      	pop	{r4, pc}

08008b76 <quorem>:
 8008b76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7a:	6903      	ldr	r3, [r0, #16]
 8008b7c:	690c      	ldr	r4, [r1, #16]
 8008b7e:	42a3      	cmp	r3, r4
 8008b80:	4607      	mov	r7, r0
 8008b82:	db7e      	blt.n	8008c82 <quorem+0x10c>
 8008b84:	3c01      	subs	r4, #1
 8008b86:	f101 0814 	add.w	r8, r1, #20
 8008b8a:	00a3      	lsls	r3, r4, #2
 8008b8c:	f100 0514 	add.w	r5, r0, #20
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b96:	9301      	str	r3, [sp, #4]
 8008b98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ba8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008bac:	d32e      	bcc.n	8008c0c <quorem+0x96>
 8008bae:	f04f 0a00 	mov.w	sl, #0
 8008bb2:	46c4      	mov	ip, r8
 8008bb4:	46ae      	mov	lr, r5
 8008bb6:	46d3      	mov	fp, sl
 8008bb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008bbc:	b298      	uxth	r0, r3
 8008bbe:	fb06 a000 	mla	r0, r6, r0, sl
 8008bc2:	0c02      	lsrs	r2, r0, #16
 8008bc4:	0c1b      	lsrs	r3, r3, #16
 8008bc6:	fb06 2303 	mla	r3, r6, r3, r2
 8008bca:	f8de 2000 	ldr.w	r2, [lr]
 8008bce:	b280      	uxth	r0, r0
 8008bd0:	b292      	uxth	r2, r2
 8008bd2:	1a12      	subs	r2, r2, r0
 8008bd4:	445a      	add	r2, fp
 8008bd6:	f8de 0000 	ldr.w	r0, [lr]
 8008bda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008be4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008be8:	b292      	uxth	r2, r2
 8008bea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008bee:	45e1      	cmp	r9, ip
 8008bf0:	f84e 2b04 	str.w	r2, [lr], #4
 8008bf4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008bf8:	d2de      	bcs.n	8008bb8 <quorem+0x42>
 8008bfa:	9b00      	ldr	r3, [sp, #0]
 8008bfc:	58eb      	ldr	r3, [r5, r3]
 8008bfe:	b92b      	cbnz	r3, 8008c0c <quorem+0x96>
 8008c00:	9b01      	ldr	r3, [sp, #4]
 8008c02:	3b04      	subs	r3, #4
 8008c04:	429d      	cmp	r5, r3
 8008c06:	461a      	mov	r2, r3
 8008c08:	d32f      	bcc.n	8008c6a <quorem+0xf4>
 8008c0a:	613c      	str	r4, [r7, #16]
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	f001 f979 	bl	8009f04 <__mcmp>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	db25      	blt.n	8008c62 <quorem+0xec>
 8008c16:	4629      	mov	r1, r5
 8008c18:	2000      	movs	r0, #0
 8008c1a:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c1e:	f8d1 c000 	ldr.w	ip, [r1]
 8008c22:	fa1f fe82 	uxth.w	lr, r2
 8008c26:	fa1f f38c 	uxth.w	r3, ip
 8008c2a:	eba3 030e 	sub.w	r3, r3, lr
 8008c2e:	4403      	add	r3, r0
 8008c30:	0c12      	lsrs	r2, r2, #16
 8008c32:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c36:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c40:	45c1      	cmp	r9, r8
 8008c42:	f841 3b04 	str.w	r3, [r1], #4
 8008c46:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c4a:	d2e6      	bcs.n	8008c1a <quorem+0xa4>
 8008c4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c54:	b922      	cbnz	r2, 8008c60 <quorem+0xea>
 8008c56:	3b04      	subs	r3, #4
 8008c58:	429d      	cmp	r5, r3
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	d30b      	bcc.n	8008c76 <quorem+0x100>
 8008c5e:	613c      	str	r4, [r7, #16]
 8008c60:	3601      	adds	r6, #1
 8008c62:	4630      	mov	r0, r6
 8008c64:	b003      	add	sp, #12
 8008c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6a:	6812      	ldr	r2, [r2, #0]
 8008c6c:	3b04      	subs	r3, #4
 8008c6e:	2a00      	cmp	r2, #0
 8008c70:	d1cb      	bne.n	8008c0a <quorem+0x94>
 8008c72:	3c01      	subs	r4, #1
 8008c74:	e7c6      	b.n	8008c04 <quorem+0x8e>
 8008c76:	6812      	ldr	r2, [r2, #0]
 8008c78:	3b04      	subs	r3, #4
 8008c7a:	2a00      	cmp	r2, #0
 8008c7c:	d1ef      	bne.n	8008c5e <quorem+0xe8>
 8008c7e:	3c01      	subs	r4, #1
 8008c80:	e7ea      	b.n	8008c58 <quorem+0xe2>
 8008c82:	2000      	movs	r0, #0
 8008c84:	e7ee      	b.n	8008c64 <quorem+0xee>
	...

08008c88 <_dtoa_r>:
 8008c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8c:	69c7      	ldr	r7, [r0, #28]
 8008c8e:	b099      	sub	sp, #100	@ 0x64
 8008c90:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c94:	ec55 4b10 	vmov	r4, r5, d0
 8008c98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008c9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c9c:	4683      	mov	fp, r0
 8008c9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ca0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ca2:	b97f      	cbnz	r7, 8008cc4 <_dtoa_r+0x3c>
 8008ca4:	2010      	movs	r0, #16
 8008ca6:	f000 fdfd 	bl	80098a4 <malloc>
 8008caa:	4602      	mov	r2, r0
 8008cac:	f8cb 001c 	str.w	r0, [fp, #28]
 8008cb0:	b920      	cbnz	r0, 8008cbc <_dtoa_r+0x34>
 8008cb2:	4ba7      	ldr	r3, [pc, #668]	@ (8008f50 <_dtoa_r+0x2c8>)
 8008cb4:	21ef      	movs	r1, #239	@ 0xef
 8008cb6:	48a7      	ldr	r0, [pc, #668]	@ (8008f54 <_dtoa_r+0x2cc>)
 8008cb8:	f001 fc5a 	bl	800a570 <__assert_func>
 8008cbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008cc0:	6007      	str	r7, [r0, #0]
 8008cc2:	60c7      	str	r7, [r0, #12]
 8008cc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008cc8:	6819      	ldr	r1, [r3, #0]
 8008cca:	b159      	cbz	r1, 8008ce4 <_dtoa_r+0x5c>
 8008ccc:	685a      	ldr	r2, [r3, #4]
 8008cce:	604a      	str	r2, [r1, #4]
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	4093      	lsls	r3, r2
 8008cd4:	608b      	str	r3, [r1, #8]
 8008cd6:	4658      	mov	r0, fp
 8008cd8:	f000 feda 	bl	8009a90 <_Bfree>
 8008cdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	601a      	str	r2, [r3, #0]
 8008ce4:	1e2b      	subs	r3, r5, #0
 8008ce6:	bfb9      	ittee	lt
 8008ce8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008cec:	9303      	strlt	r3, [sp, #12]
 8008cee:	2300      	movge	r3, #0
 8008cf0:	6033      	strge	r3, [r6, #0]
 8008cf2:	9f03      	ldr	r7, [sp, #12]
 8008cf4:	4b98      	ldr	r3, [pc, #608]	@ (8008f58 <_dtoa_r+0x2d0>)
 8008cf6:	bfbc      	itt	lt
 8008cf8:	2201      	movlt	r2, #1
 8008cfa:	6032      	strlt	r2, [r6, #0]
 8008cfc:	43bb      	bics	r3, r7
 8008cfe:	d112      	bne.n	8008d26 <_dtoa_r+0x9e>
 8008d00:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008d02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008d06:	6013      	str	r3, [r2, #0]
 8008d08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d0c:	4323      	orrs	r3, r4
 8008d0e:	f000 854d 	beq.w	80097ac <_dtoa_r+0xb24>
 8008d12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d14:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008f6c <_dtoa_r+0x2e4>
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 854f 	beq.w	80097bc <_dtoa_r+0xb34>
 8008d1e:	f10a 0303 	add.w	r3, sl, #3
 8008d22:	f000 bd49 	b.w	80097b8 <_dtoa_r+0xb30>
 8008d26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	ec51 0b17 	vmov	r0, r1, d7
 8008d30:	2300      	movs	r3, #0
 8008d32:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008d36:	f7f7 fee7 	bl	8000b08 <__aeabi_dcmpeq>
 8008d3a:	4680      	mov	r8, r0
 8008d3c:	b158      	cbz	r0, 8008d56 <_dtoa_r+0xce>
 8008d3e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008d40:	2301      	movs	r3, #1
 8008d42:	6013      	str	r3, [r2, #0]
 8008d44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d46:	b113      	cbz	r3, 8008d4e <_dtoa_r+0xc6>
 8008d48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d4a:	4b84      	ldr	r3, [pc, #528]	@ (8008f5c <_dtoa_r+0x2d4>)
 8008d4c:	6013      	str	r3, [r2, #0]
 8008d4e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008f70 <_dtoa_r+0x2e8>
 8008d52:	f000 bd33 	b.w	80097bc <_dtoa_r+0xb34>
 8008d56:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d5a:	aa16      	add	r2, sp, #88	@ 0x58
 8008d5c:	a917      	add	r1, sp, #92	@ 0x5c
 8008d5e:	4658      	mov	r0, fp
 8008d60:	f001 f980 	bl	800a064 <__d2b>
 8008d64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008d68:	4681      	mov	r9, r0
 8008d6a:	2e00      	cmp	r6, #0
 8008d6c:	d077      	beq.n	8008e5e <_dtoa_r+0x1d6>
 8008d6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d70:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008d80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008d84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008d88:	4619      	mov	r1, r3
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	4b74      	ldr	r3, [pc, #464]	@ (8008f60 <_dtoa_r+0x2d8>)
 8008d8e:	f7f7 fa9b 	bl	80002c8 <__aeabi_dsub>
 8008d92:	a369      	add	r3, pc, #420	@ (adr r3, 8008f38 <_dtoa_r+0x2b0>)
 8008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d98:	f7f7 fc4e 	bl	8000638 <__aeabi_dmul>
 8008d9c:	a368      	add	r3, pc, #416	@ (adr r3, 8008f40 <_dtoa_r+0x2b8>)
 8008d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da2:	f7f7 fa93 	bl	80002cc <__adddf3>
 8008da6:	4604      	mov	r4, r0
 8008da8:	4630      	mov	r0, r6
 8008daa:	460d      	mov	r5, r1
 8008dac:	f7f7 fbda 	bl	8000564 <__aeabi_i2d>
 8008db0:	a365      	add	r3, pc, #404	@ (adr r3, 8008f48 <_dtoa_r+0x2c0>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	f7f7 fc3f 	bl	8000638 <__aeabi_dmul>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	f7f7 fa83 	bl	80002cc <__adddf3>
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	460d      	mov	r5, r1
 8008dca:	f7f7 fee5 	bl	8000b98 <__aeabi_d2iz>
 8008dce:	2200      	movs	r2, #0
 8008dd0:	4607      	mov	r7, r0
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	f7f7 fea0 	bl	8000b1c <__aeabi_dcmplt>
 8008ddc:	b140      	cbz	r0, 8008df0 <_dtoa_r+0x168>
 8008dde:	4638      	mov	r0, r7
 8008de0:	f7f7 fbc0 	bl	8000564 <__aeabi_i2d>
 8008de4:	4622      	mov	r2, r4
 8008de6:	462b      	mov	r3, r5
 8008de8:	f7f7 fe8e 	bl	8000b08 <__aeabi_dcmpeq>
 8008dec:	b900      	cbnz	r0, 8008df0 <_dtoa_r+0x168>
 8008dee:	3f01      	subs	r7, #1
 8008df0:	2f16      	cmp	r7, #22
 8008df2:	d851      	bhi.n	8008e98 <_dtoa_r+0x210>
 8008df4:	4b5b      	ldr	r3, [pc, #364]	@ (8008f64 <_dtoa_r+0x2dc>)
 8008df6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e02:	f7f7 fe8b 	bl	8000b1c <__aeabi_dcmplt>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d048      	beq.n	8008e9c <_dtoa_r+0x214>
 8008e0a:	3f01      	subs	r7, #1
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e10:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e12:	1b9b      	subs	r3, r3, r6
 8008e14:	1e5a      	subs	r2, r3, #1
 8008e16:	bf44      	itt	mi
 8008e18:	f1c3 0801 	rsbmi	r8, r3, #1
 8008e1c:	2300      	movmi	r3, #0
 8008e1e:	9208      	str	r2, [sp, #32]
 8008e20:	bf54      	ite	pl
 8008e22:	f04f 0800 	movpl.w	r8, #0
 8008e26:	9308      	strmi	r3, [sp, #32]
 8008e28:	2f00      	cmp	r7, #0
 8008e2a:	db39      	blt.n	8008ea0 <_dtoa_r+0x218>
 8008e2c:	9b08      	ldr	r3, [sp, #32]
 8008e2e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008e30:	443b      	add	r3, r7
 8008e32:	9308      	str	r3, [sp, #32]
 8008e34:	2300      	movs	r3, #0
 8008e36:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e3a:	2b09      	cmp	r3, #9
 8008e3c:	d864      	bhi.n	8008f08 <_dtoa_r+0x280>
 8008e3e:	2b05      	cmp	r3, #5
 8008e40:	bfc4      	itt	gt
 8008e42:	3b04      	subgt	r3, #4
 8008e44:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e48:	f1a3 0302 	sub.w	r3, r3, #2
 8008e4c:	bfcc      	ite	gt
 8008e4e:	2400      	movgt	r4, #0
 8008e50:	2401      	movle	r4, #1
 8008e52:	2b03      	cmp	r3, #3
 8008e54:	d863      	bhi.n	8008f1e <_dtoa_r+0x296>
 8008e56:	e8df f003 	tbb	[pc, r3]
 8008e5a:	372a      	.short	0x372a
 8008e5c:	5535      	.short	0x5535
 8008e5e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008e62:	441e      	add	r6, r3
 8008e64:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008e68:	2b20      	cmp	r3, #32
 8008e6a:	bfc1      	itttt	gt
 8008e6c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e70:	409f      	lslgt	r7, r3
 8008e72:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e76:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e7a:	bfd6      	itet	le
 8008e7c:	f1c3 0320 	rsble	r3, r3, #32
 8008e80:	ea47 0003 	orrgt.w	r0, r7, r3
 8008e84:	fa04 f003 	lslle.w	r0, r4, r3
 8008e88:	f7f7 fb5c 	bl	8000544 <__aeabi_ui2d>
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e92:	3e01      	subs	r6, #1
 8008e94:	9214      	str	r2, [sp, #80]	@ 0x50
 8008e96:	e777      	b.n	8008d88 <_dtoa_r+0x100>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e7b8      	b.n	8008e0e <_dtoa_r+0x186>
 8008e9c:	9012      	str	r0, [sp, #72]	@ 0x48
 8008e9e:	e7b7      	b.n	8008e10 <_dtoa_r+0x188>
 8008ea0:	427b      	negs	r3, r7
 8008ea2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	eba8 0807 	sub.w	r8, r8, r7
 8008eaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008eac:	e7c4      	b.n	8008e38 <_dtoa_r+0x1b0>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008eb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	dc35      	bgt.n	8008f24 <_dtoa_r+0x29c>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	9300      	str	r3, [sp, #0]
 8008ebc:	9307      	str	r3, [sp, #28]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ec2:	e00b      	b.n	8008edc <_dtoa_r+0x254>
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e7f3      	b.n	8008eb0 <_dtoa_r+0x228>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ecc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ece:	18fb      	adds	r3, r7, r3
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	9307      	str	r3, [sp, #28]
 8008ed8:	bfb8      	it	lt
 8008eda:	2301      	movlt	r3, #1
 8008edc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008ee0:	2100      	movs	r1, #0
 8008ee2:	2204      	movs	r2, #4
 8008ee4:	f102 0514 	add.w	r5, r2, #20
 8008ee8:	429d      	cmp	r5, r3
 8008eea:	d91f      	bls.n	8008f2c <_dtoa_r+0x2a4>
 8008eec:	6041      	str	r1, [r0, #4]
 8008eee:	4658      	mov	r0, fp
 8008ef0:	f000 fd8e 	bl	8009a10 <_Balloc>
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	d13c      	bne.n	8008f74 <_dtoa_r+0x2ec>
 8008efa:	4b1b      	ldr	r3, [pc, #108]	@ (8008f68 <_dtoa_r+0x2e0>)
 8008efc:	4602      	mov	r2, r0
 8008efe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f02:	e6d8      	b.n	8008cb6 <_dtoa_r+0x2e>
 8008f04:	2301      	movs	r3, #1
 8008f06:	e7e0      	b.n	8008eca <_dtoa_r+0x242>
 8008f08:	2401      	movs	r4, #1
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f0e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	9307      	str	r3, [sp, #28]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	2312      	movs	r3, #18
 8008f1c:	e7d0      	b.n	8008ec0 <_dtoa_r+0x238>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f22:	e7f5      	b.n	8008f10 <_dtoa_r+0x288>
 8008f24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f26:	9300      	str	r3, [sp, #0]
 8008f28:	9307      	str	r3, [sp, #28]
 8008f2a:	e7d7      	b.n	8008edc <_dtoa_r+0x254>
 8008f2c:	3101      	adds	r1, #1
 8008f2e:	0052      	lsls	r2, r2, #1
 8008f30:	e7d8      	b.n	8008ee4 <_dtoa_r+0x25c>
 8008f32:	bf00      	nop
 8008f34:	f3af 8000 	nop.w
 8008f38:	636f4361 	.word	0x636f4361
 8008f3c:	3fd287a7 	.word	0x3fd287a7
 8008f40:	8b60c8b3 	.word	0x8b60c8b3
 8008f44:	3fc68a28 	.word	0x3fc68a28
 8008f48:	509f79fb 	.word	0x509f79fb
 8008f4c:	3fd34413 	.word	0x3fd34413
 8008f50:	0800af0a 	.word	0x0800af0a
 8008f54:	0800af21 	.word	0x0800af21
 8008f58:	7ff00000 	.word	0x7ff00000
 8008f5c:	0800aeda 	.word	0x0800aeda
 8008f60:	3ff80000 	.word	0x3ff80000
 8008f64:	0800b018 	.word	0x0800b018
 8008f68:	0800af79 	.word	0x0800af79
 8008f6c:	0800af06 	.word	0x0800af06
 8008f70:	0800aed9 	.word	0x0800aed9
 8008f74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008f78:	6018      	str	r0, [r3, #0]
 8008f7a:	9b07      	ldr	r3, [sp, #28]
 8008f7c:	2b0e      	cmp	r3, #14
 8008f7e:	f200 80a4 	bhi.w	80090ca <_dtoa_r+0x442>
 8008f82:	2c00      	cmp	r4, #0
 8008f84:	f000 80a1 	beq.w	80090ca <_dtoa_r+0x442>
 8008f88:	2f00      	cmp	r7, #0
 8008f8a:	dd33      	ble.n	8008ff4 <_dtoa_r+0x36c>
 8008f8c:	4bad      	ldr	r3, [pc, #692]	@ (8009244 <_dtoa_r+0x5bc>)
 8008f8e:	f007 020f 	and.w	r2, r7, #15
 8008f92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f96:	ed93 7b00 	vldr	d7, [r3]
 8008f9a:	05f8      	lsls	r0, r7, #23
 8008f9c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008fa0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008fa4:	d516      	bpl.n	8008fd4 <_dtoa_r+0x34c>
 8008fa6:	4ba8      	ldr	r3, [pc, #672]	@ (8009248 <_dtoa_r+0x5c0>)
 8008fa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fb0:	f7f7 fc6c 	bl	800088c <__aeabi_ddiv>
 8008fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fb8:	f004 040f 	and.w	r4, r4, #15
 8008fbc:	2603      	movs	r6, #3
 8008fbe:	4da2      	ldr	r5, [pc, #648]	@ (8009248 <_dtoa_r+0x5c0>)
 8008fc0:	b954      	cbnz	r4, 8008fd8 <_dtoa_r+0x350>
 8008fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fca:	f7f7 fc5f 	bl	800088c <__aeabi_ddiv>
 8008fce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fd2:	e028      	b.n	8009026 <_dtoa_r+0x39e>
 8008fd4:	2602      	movs	r6, #2
 8008fd6:	e7f2      	b.n	8008fbe <_dtoa_r+0x336>
 8008fd8:	07e1      	lsls	r1, r4, #31
 8008fda:	d508      	bpl.n	8008fee <_dtoa_r+0x366>
 8008fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fe0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fe4:	f7f7 fb28 	bl	8000638 <__aeabi_dmul>
 8008fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fec:	3601      	adds	r6, #1
 8008fee:	1064      	asrs	r4, r4, #1
 8008ff0:	3508      	adds	r5, #8
 8008ff2:	e7e5      	b.n	8008fc0 <_dtoa_r+0x338>
 8008ff4:	f000 80d2 	beq.w	800919c <_dtoa_r+0x514>
 8008ff8:	427c      	negs	r4, r7
 8008ffa:	4b92      	ldr	r3, [pc, #584]	@ (8009244 <_dtoa_r+0x5bc>)
 8008ffc:	4d92      	ldr	r5, [pc, #584]	@ (8009248 <_dtoa_r+0x5c0>)
 8008ffe:	f004 020f 	and.w	r2, r4, #15
 8009002:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800900e:	f7f7 fb13 	bl	8000638 <__aeabi_dmul>
 8009012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009016:	1124      	asrs	r4, r4, #4
 8009018:	2300      	movs	r3, #0
 800901a:	2602      	movs	r6, #2
 800901c:	2c00      	cmp	r4, #0
 800901e:	f040 80b2 	bne.w	8009186 <_dtoa_r+0x4fe>
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1d3      	bne.n	8008fce <_dtoa_r+0x346>
 8009026:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009028:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f000 80b7 	beq.w	80091a0 <_dtoa_r+0x518>
 8009032:	4b86      	ldr	r3, [pc, #536]	@ (800924c <_dtoa_r+0x5c4>)
 8009034:	2200      	movs	r2, #0
 8009036:	4620      	mov	r0, r4
 8009038:	4629      	mov	r1, r5
 800903a:	f7f7 fd6f 	bl	8000b1c <__aeabi_dcmplt>
 800903e:	2800      	cmp	r0, #0
 8009040:	f000 80ae 	beq.w	80091a0 <_dtoa_r+0x518>
 8009044:	9b07      	ldr	r3, [sp, #28]
 8009046:	2b00      	cmp	r3, #0
 8009048:	f000 80aa 	beq.w	80091a0 <_dtoa_r+0x518>
 800904c:	9b00      	ldr	r3, [sp, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	dd37      	ble.n	80090c2 <_dtoa_r+0x43a>
 8009052:	1e7b      	subs	r3, r7, #1
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	4620      	mov	r0, r4
 8009058:	4b7d      	ldr	r3, [pc, #500]	@ (8009250 <_dtoa_r+0x5c8>)
 800905a:	2200      	movs	r2, #0
 800905c:	4629      	mov	r1, r5
 800905e:	f7f7 faeb 	bl	8000638 <__aeabi_dmul>
 8009062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009066:	9c00      	ldr	r4, [sp, #0]
 8009068:	3601      	adds	r6, #1
 800906a:	4630      	mov	r0, r6
 800906c:	f7f7 fa7a 	bl	8000564 <__aeabi_i2d>
 8009070:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009074:	f7f7 fae0 	bl	8000638 <__aeabi_dmul>
 8009078:	4b76      	ldr	r3, [pc, #472]	@ (8009254 <_dtoa_r+0x5cc>)
 800907a:	2200      	movs	r2, #0
 800907c:	f7f7 f926 	bl	80002cc <__adddf3>
 8009080:	4605      	mov	r5, r0
 8009082:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009086:	2c00      	cmp	r4, #0
 8009088:	f040 808d 	bne.w	80091a6 <_dtoa_r+0x51e>
 800908c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009090:	4b71      	ldr	r3, [pc, #452]	@ (8009258 <_dtoa_r+0x5d0>)
 8009092:	2200      	movs	r2, #0
 8009094:	f7f7 f918 	bl	80002c8 <__aeabi_dsub>
 8009098:	4602      	mov	r2, r0
 800909a:	460b      	mov	r3, r1
 800909c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090a0:	462a      	mov	r2, r5
 80090a2:	4633      	mov	r3, r6
 80090a4:	f7f7 fd58 	bl	8000b58 <__aeabi_dcmpgt>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	f040 828b 	bne.w	80095c4 <_dtoa_r+0x93c>
 80090ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090b2:	462a      	mov	r2, r5
 80090b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80090b8:	f7f7 fd30 	bl	8000b1c <__aeabi_dcmplt>
 80090bc:	2800      	cmp	r0, #0
 80090be:	f040 8128 	bne.w	8009312 <_dtoa_r+0x68a>
 80090c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80090c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80090ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f2c0 815a 	blt.w	8009386 <_dtoa_r+0x6fe>
 80090d2:	2f0e      	cmp	r7, #14
 80090d4:	f300 8157 	bgt.w	8009386 <_dtoa_r+0x6fe>
 80090d8:	4b5a      	ldr	r3, [pc, #360]	@ (8009244 <_dtoa_r+0x5bc>)
 80090da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80090de:	ed93 7b00 	vldr	d7, [r3]
 80090e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	ed8d 7b00 	vstr	d7, [sp]
 80090ea:	da03      	bge.n	80090f4 <_dtoa_r+0x46c>
 80090ec:	9b07      	ldr	r3, [sp, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f340 8101 	ble.w	80092f6 <_dtoa_r+0x66e>
 80090f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80090f8:	4656      	mov	r6, sl
 80090fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090fe:	4620      	mov	r0, r4
 8009100:	4629      	mov	r1, r5
 8009102:	f7f7 fbc3 	bl	800088c <__aeabi_ddiv>
 8009106:	f7f7 fd47 	bl	8000b98 <__aeabi_d2iz>
 800910a:	4680      	mov	r8, r0
 800910c:	f7f7 fa2a 	bl	8000564 <__aeabi_i2d>
 8009110:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009114:	f7f7 fa90 	bl	8000638 <__aeabi_dmul>
 8009118:	4602      	mov	r2, r0
 800911a:	460b      	mov	r3, r1
 800911c:	4620      	mov	r0, r4
 800911e:	4629      	mov	r1, r5
 8009120:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009124:	f7f7 f8d0 	bl	80002c8 <__aeabi_dsub>
 8009128:	f806 4b01 	strb.w	r4, [r6], #1
 800912c:	9d07      	ldr	r5, [sp, #28]
 800912e:	eba6 040a 	sub.w	r4, r6, sl
 8009132:	42a5      	cmp	r5, r4
 8009134:	4602      	mov	r2, r0
 8009136:	460b      	mov	r3, r1
 8009138:	f040 8117 	bne.w	800936a <_dtoa_r+0x6e2>
 800913c:	f7f7 f8c6 	bl	80002cc <__adddf3>
 8009140:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009144:	4604      	mov	r4, r0
 8009146:	460d      	mov	r5, r1
 8009148:	f7f7 fd06 	bl	8000b58 <__aeabi_dcmpgt>
 800914c:	2800      	cmp	r0, #0
 800914e:	f040 80f9 	bne.w	8009344 <_dtoa_r+0x6bc>
 8009152:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009156:	4620      	mov	r0, r4
 8009158:	4629      	mov	r1, r5
 800915a:	f7f7 fcd5 	bl	8000b08 <__aeabi_dcmpeq>
 800915e:	b118      	cbz	r0, 8009168 <_dtoa_r+0x4e0>
 8009160:	f018 0f01 	tst.w	r8, #1
 8009164:	f040 80ee 	bne.w	8009344 <_dtoa_r+0x6bc>
 8009168:	4649      	mov	r1, r9
 800916a:	4658      	mov	r0, fp
 800916c:	f000 fc90 	bl	8009a90 <_Bfree>
 8009170:	2300      	movs	r3, #0
 8009172:	7033      	strb	r3, [r6, #0]
 8009174:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009176:	3701      	adds	r7, #1
 8009178:	601f      	str	r7, [r3, #0]
 800917a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 831d 	beq.w	80097bc <_dtoa_r+0xb34>
 8009182:	601e      	str	r6, [r3, #0]
 8009184:	e31a      	b.n	80097bc <_dtoa_r+0xb34>
 8009186:	07e2      	lsls	r2, r4, #31
 8009188:	d505      	bpl.n	8009196 <_dtoa_r+0x50e>
 800918a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800918e:	f7f7 fa53 	bl	8000638 <__aeabi_dmul>
 8009192:	3601      	adds	r6, #1
 8009194:	2301      	movs	r3, #1
 8009196:	1064      	asrs	r4, r4, #1
 8009198:	3508      	adds	r5, #8
 800919a:	e73f      	b.n	800901c <_dtoa_r+0x394>
 800919c:	2602      	movs	r6, #2
 800919e:	e742      	b.n	8009026 <_dtoa_r+0x39e>
 80091a0:	9c07      	ldr	r4, [sp, #28]
 80091a2:	9704      	str	r7, [sp, #16]
 80091a4:	e761      	b.n	800906a <_dtoa_r+0x3e2>
 80091a6:	4b27      	ldr	r3, [pc, #156]	@ (8009244 <_dtoa_r+0x5bc>)
 80091a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80091ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80091b2:	4454      	add	r4, sl
 80091b4:	2900      	cmp	r1, #0
 80091b6:	d053      	beq.n	8009260 <_dtoa_r+0x5d8>
 80091b8:	4928      	ldr	r1, [pc, #160]	@ (800925c <_dtoa_r+0x5d4>)
 80091ba:	2000      	movs	r0, #0
 80091bc:	f7f7 fb66 	bl	800088c <__aeabi_ddiv>
 80091c0:	4633      	mov	r3, r6
 80091c2:	462a      	mov	r2, r5
 80091c4:	f7f7 f880 	bl	80002c8 <__aeabi_dsub>
 80091c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091cc:	4656      	mov	r6, sl
 80091ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091d2:	f7f7 fce1 	bl	8000b98 <__aeabi_d2iz>
 80091d6:	4605      	mov	r5, r0
 80091d8:	f7f7 f9c4 	bl	8000564 <__aeabi_i2d>
 80091dc:	4602      	mov	r2, r0
 80091de:	460b      	mov	r3, r1
 80091e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091e4:	f7f7 f870 	bl	80002c8 <__aeabi_dsub>
 80091e8:	3530      	adds	r5, #48	@ 0x30
 80091ea:	4602      	mov	r2, r0
 80091ec:	460b      	mov	r3, r1
 80091ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091f2:	f806 5b01 	strb.w	r5, [r6], #1
 80091f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091fa:	f7f7 fc8f 	bl	8000b1c <__aeabi_dcmplt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d171      	bne.n	80092e6 <_dtoa_r+0x65e>
 8009202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009206:	4911      	ldr	r1, [pc, #68]	@ (800924c <_dtoa_r+0x5c4>)
 8009208:	2000      	movs	r0, #0
 800920a:	f7f7 f85d 	bl	80002c8 <__aeabi_dsub>
 800920e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009212:	f7f7 fc83 	bl	8000b1c <__aeabi_dcmplt>
 8009216:	2800      	cmp	r0, #0
 8009218:	f040 8095 	bne.w	8009346 <_dtoa_r+0x6be>
 800921c:	42a6      	cmp	r6, r4
 800921e:	f43f af50 	beq.w	80090c2 <_dtoa_r+0x43a>
 8009222:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009226:	4b0a      	ldr	r3, [pc, #40]	@ (8009250 <_dtoa_r+0x5c8>)
 8009228:	2200      	movs	r2, #0
 800922a:	f7f7 fa05 	bl	8000638 <__aeabi_dmul>
 800922e:	4b08      	ldr	r3, [pc, #32]	@ (8009250 <_dtoa_r+0x5c8>)
 8009230:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009234:	2200      	movs	r2, #0
 8009236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800923a:	f7f7 f9fd 	bl	8000638 <__aeabi_dmul>
 800923e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009242:	e7c4      	b.n	80091ce <_dtoa_r+0x546>
 8009244:	0800b018 	.word	0x0800b018
 8009248:	0800aff0 	.word	0x0800aff0
 800924c:	3ff00000 	.word	0x3ff00000
 8009250:	40240000 	.word	0x40240000
 8009254:	401c0000 	.word	0x401c0000
 8009258:	40140000 	.word	0x40140000
 800925c:	3fe00000 	.word	0x3fe00000
 8009260:	4631      	mov	r1, r6
 8009262:	4628      	mov	r0, r5
 8009264:	f7f7 f9e8 	bl	8000638 <__aeabi_dmul>
 8009268:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800926c:	9415      	str	r4, [sp, #84]	@ 0x54
 800926e:	4656      	mov	r6, sl
 8009270:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009274:	f7f7 fc90 	bl	8000b98 <__aeabi_d2iz>
 8009278:	4605      	mov	r5, r0
 800927a:	f7f7 f973 	bl	8000564 <__aeabi_i2d>
 800927e:	4602      	mov	r2, r0
 8009280:	460b      	mov	r3, r1
 8009282:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009286:	f7f7 f81f 	bl	80002c8 <__aeabi_dsub>
 800928a:	3530      	adds	r5, #48	@ 0x30
 800928c:	f806 5b01 	strb.w	r5, [r6], #1
 8009290:	4602      	mov	r2, r0
 8009292:	460b      	mov	r3, r1
 8009294:	42a6      	cmp	r6, r4
 8009296:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800929a:	f04f 0200 	mov.w	r2, #0
 800929e:	d124      	bne.n	80092ea <_dtoa_r+0x662>
 80092a0:	4bac      	ldr	r3, [pc, #688]	@ (8009554 <_dtoa_r+0x8cc>)
 80092a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80092a6:	f7f7 f811 	bl	80002cc <__adddf3>
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092b2:	f7f7 fc51 	bl	8000b58 <__aeabi_dcmpgt>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d145      	bne.n	8009346 <_dtoa_r+0x6be>
 80092ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80092be:	49a5      	ldr	r1, [pc, #660]	@ (8009554 <_dtoa_r+0x8cc>)
 80092c0:	2000      	movs	r0, #0
 80092c2:	f7f7 f801 	bl	80002c8 <__aeabi_dsub>
 80092c6:	4602      	mov	r2, r0
 80092c8:	460b      	mov	r3, r1
 80092ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092ce:	f7f7 fc25 	bl	8000b1c <__aeabi_dcmplt>
 80092d2:	2800      	cmp	r0, #0
 80092d4:	f43f aef5 	beq.w	80090c2 <_dtoa_r+0x43a>
 80092d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80092da:	1e73      	subs	r3, r6, #1
 80092dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80092de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80092e2:	2b30      	cmp	r3, #48	@ 0x30
 80092e4:	d0f8      	beq.n	80092d8 <_dtoa_r+0x650>
 80092e6:	9f04      	ldr	r7, [sp, #16]
 80092e8:	e73e      	b.n	8009168 <_dtoa_r+0x4e0>
 80092ea:	4b9b      	ldr	r3, [pc, #620]	@ (8009558 <_dtoa_r+0x8d0>)
 80092ec:	f7f7 f9a4 	bl	8000638 <__aeabi_dmul>
 80092f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092f4:	e7bc      	b.n	8009270 <_dtoa_r+0x5e8>
 80092f6:	d10c      	bne.n	8009312 <_dtoa_r+0x68a>
 80092f8:	4b98      	ldr	r3, [pc, #608]	@ (800955c <_dtoa_r+0x8d4>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009300:	f7f7 f99a 	bl	8000638 <__aeabi_dmul>
 8009304:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009308:	f7f7 fc1c 	bl	8000b44 <__aeabi_dcmpge>
 800930c:	2800      	cmp	r0, #0
 800930e:	f000 8157 	beq.w	80095c0 <_dtoa_r+0x938>
 8009312:	2400      	movs	r4, #0
 8009314:	4625      	mov	r5, r4
 8009316:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009318:	43db      	mvns	r3, r3
 800931a:	9304      	str	r3, [sp, #16]
 800931c:	4656      	mov	r6, sl
 800931e:	2700      	movs	r7, #0
 8009320:	4621      	mov	r1, r4
 8009322:	4658      	mov	r0, fp
 8009324:	f000 fbb4 	bl	8009a90 <_Bfree>
 8009328:	2d00      	cmp	r5, #0
 800932a:	d0dc      	beq.n	80092e6 <_dtoa_r+0x65e>
 800932c:	b12f      	cbz	r7, 800933a <_dtoa_r+0x6b2>
 800932e:	42af      	cmp	r7, r5
 8009330:	d003      	beq.n	800933a <_dtoa_r+0x6b2>
 8009332:	4639      	mov	r1, r7
 8009334:	4658      	mov	r0, fp
 8009336:	f000 fbab 	bl	8009a90 <_Bfree>
 800933a:	4629      	mov	r1, r5
 800933c:	4658      	mov	r0, fp
 800933e:	f000 fba7 	bl	8009a90 <_Bfree>
 8009342:	e7d0      	b.n	80092e6 <_dtoa_r+0x65e>
 8009344:	9704      	str	r7, [sp, #16]
 8009346:	4633      	mov	r3, r6
 8009348:	461e      	mov	r6, r3
 800934a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800934e:	2a39      	cmp	r2, #57	@ 0x39
 8009350:	d107      	bne.n	8009362 <_dtoa_r+0x6da>
 8009352:	459a      	cmp	sl, r3
 8009354:	d1f8      	bne.n	8009348 <_dtoa_r+0x6c0>
 8009356:	9a04      	ldr	r2, [sp, #16]
 8009358:	3201      	adds	r2, #1
 800935a:	9204      	str	r2, [sp, #16]
 800935c:	2230      	movs	r2, #48	@ 0x30
 800935e:	f88a 2000 	strb.w	r2, [sl]
 8009362:	781a      	ldrb	r2, [r3, #0]
 8009364:	3201      	adds	r2, #1
 8009366:	701a      	strb	r2, [r3, #0]
 8009368:	e7bd      	b.n	80092e6 <_dtoa_r+0x65e>
 800936a:	4b7b      	ldr	r3, [pc, #492]	@ (8009558 <_dtoa_r+0x8d0>)
 800936c:	2200      	movs	r2, #0
 800936e:	f7f7 f963 	bl	8000638 <__aeabi_dmul>
 8009372:	2200      	movs	r2, #0
 8009374:	2300      	movs	r3, #0
 8009376:	4604      	mov	r4, r0
 8009378:	460d      	mov	r5, r1
 800937a:	f7f7 fbc5 	bl	8000b08 <__aeabi_dcmpeq>
 800937e:	2800      	cmp	r0, #0
 8009380:	f43f aebb 	beq.w	80090fa <_dtoa_r+0x472>
 8009384:	e6f0      	b.n	8009168 <_dtoa_r+0x4e0>
 8009386:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009388:	2a00      	cmp	r2, #0
 800938a:	f000 80db 	beq.w	8009544 <_dtoa_r+0x8bc>
 800938e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009390:	2a01      	cmp	r2, #1
 8009392:	f300 80bf 	bgt.w	8009514 <_dtoa_r+0x88c>
 8009396:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009398:	2a00      	cmp	r2, #0
 800939a:	f000 80b7 	beq.w	800950c <_dtoa_r+0x884>
 800939e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80093a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80093a4:	4646      	mov	r6, r8
 80093a6:	9a08      	ldr	r2, [sp, #32]
 80093a8:	2101      	movs	r1, #1
 80093aa:	441a      	add	r2, r3
 80093ac:	4658      	mov	r0, fp
 80093ae:	4498      	add	r8, r3
 80093b0:	9208      	str	r2, [sp, #32]
 80093b2:	f000 fc21 	bl	8009bf8 <__i2b>
 80093b6:	4605      	mov	r5, r0
 80093b8:	b15e      	cbz	r6, 80093d2 <_dtoa_r+0x74a>
 80093ba:	9b08      	ldr	r3, [sp, #32]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	dd08      	ble.n	80093d2 <_dtoa_r+0x74a>
 80093c0:	42b3      	cmp	r3, r6
 80093c2:	9a08      	ldr	r2, [sp, #32]
 80093c4:	bfa8      	it	ge
 80093c6:	4633      	movge	r3, r6
 80093c8:	eba8 0803 	sub.w	r8, r8, r3
 80093cc:	1af6      	subs	r6, r6, r3
 80093ce:	1ad3      	subs	r3, r2, r3
 80093d0:	9308      	str	r3, [sp, #32]
 80093d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093d4:	b1f3      	cbz	r3, 8009414 <_dtoa_r+0x78c>
 80093d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093d8:	2b00      	cmp	r3, #0
 80093da:	f000 80b7 	beq.w	800954c <_dtoa_r+0x8c4>
 80093de:	b18c      	cbz	r4, 8009404 <_dtoa_r+0x77c>
 80093e0:	4629      	mov	r1, r5
 80093e2:	4622      	mov	r2, r4
 80093e4:	4658      	mov	r0, fp
 80093e6:	f000 fcc7 	bl	8009d78 <__pow5mult>
 80093ea:	464a      	mov	r2, r9
 80093ec:	4601      	mov	r1, r0
 80093ee:	4605      	mov	r5, r0
 80093f0:	4658      	mov	r0, fp
 80093f2:	f000 fc17 	bl	8009c24 <__multiply>
 80093f6:	4649      	mov	r1, r9
 80093f8:	9004      	str	r0, [sp, #16]
 80093fa:	4658      	mov	r0, fp
 80093fc:	f000 fb48 	bl	8009a90 <_Bfree>
 8009400:	9b04      	ldr	r3, [sp, #16]
 8009402:	4699      	mov	r9, r3
 8009404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009406:	1b1a      	subs	r2, r3, r4
 8009408:	d004      	beq.n	8009414 <_dtoa_r+0x78c>
 800940a:	4649      	mov	r1, r9
 800940c:	4658      	mov	r0, fp
 800940e:	f000 fcb3 	bl	8009d78 <__pow5mult>
 8009412:	4681      	mov	r9, r0
 8009414:	2101      	movs	r1, #1
 8009416:	4658      	mov	r0, fp
 8009418:	f000 fbee 	bl	8009bf8 <__i2b>
 800941c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941e:	4604      	mov	r4, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	f000 81cf 	beq.w	80097c4 <_dtoa_r+0xb3c>
 8009426:	461a      	mov	r2, r3
 8009428:	4601      	mov	r1, r0
 800942a:	4658      	mov	r0, fp
 800942c:	f000 fca4 	bl	8009d78 <__pow5mult>
 8009430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009432:	2b01      	cmp	r3, #1
 8009434:	4604      	mov	r4, r0
 8009436:	f300 8095 	bgt.w	8009564 <_dtoa_r+0x8dc>
 800943a:	9b02      	ldr	r3, [sp, #8]
 800943c:	2b00      	cmp	r3, #0
 800943e:	f040 8087 	bne.w	8009550 <_dtoa_r+0x8c8>
 8009442:	9b03      	ldr	r3, [sp, #12]
 8009444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009448:	2b00      	cmp	r3, #0
 800944a:	f040 8089 	bne.w	8009560 <_dtoa_r+0x8d8>
 800944e:	9b03      	ldr	r3, [sp, #12]
 8009450:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009454:	0d1b      	lsrs	r3, r3, #20
 8009456:	051b      	lsls	r3, r3, #20
 8009458:	b12b      	cbz	r3, 8009466 <_dtoa_r+0x7de>
 800945a:	9b08      	ldr	r3, [sp, #32]
 800945c:	3301      	adds	r3, #1
 800945e:	9308      	str	r3, [sp, #32]
 8009460:	f108 0801 	add.w	r8, r8, #1
 8009464:	2301      	movs	r3, #1
 8009466:	930a      	str	r3, [sp, #40]	@ 0x28
 8009468:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 81b0 	beq.w	80097d0 <_dtoa_r+0xb48>
 8009470:	6923      	ldr	r3, [r4, #16]
 8009472:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009476:	6918      	ldr	r0, [r3, #16]
 8009478:	f000 fb72 	bl	8009b60 <__hi0bits>
 800947c:	f1c0 0020 	rsb	r0, r0, #32
 8009480:	9b08      	ldr	r3, [sp, #32]
 8009482:	4418      	add	r0, r3
 8009484:	f010 001f 	ands.w	r0, r0, #31
 8009488:	d077      	beq.n	800957a <_dtoa_r+0x8f2>
 800948a:	f1c0 0320 	rsb	r3, r0, #32
 800948e:	2b04      	cmp	r3, #4
 8009490:	dd6b      	ble.n	800956a <_dtoa_r+0x8e2>
 8009492:	9b08      	ldr	r3, [sp, #32]
 8009494:	f1c0 001c 	rsb	r0, r0, #28
 8009498:	4403      	add	r3, r0
 800949a:	4480      	add	r8, r0
 800949c:	4406      	add	r6, r0
 800949e:	9308      	str	r3, [sp, #32]
 80094a0:	f1b8 0f00 	cmp.w	r8, #0
 80094a4:	dd05      	ble.n	80094b2 <_dtoa_r+0x82a>
 80094a6:	4649      	mov	r1, r9
 80094a8:	4642      	mov	r2, r8
 80094aa:	4658      	mov	r0, fp
 80094ac:	f000 fcbe 	bl	8009e2c <__lshift>
 80094b0:	4681      	mov	r9, r0
 80094b2:	9b08      	ldr	r3, [sp, #32]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dd05      	ble.n	80094c4 <_dtoa_r+0x83c>
 80094b8:	4621      	mov	r1, r4
 80094ba:	461a      	mov	r2, r3
 80094bc:	4658      	mov	r0, fp
 80094be:	f000 fcb5 	bl	8009e2c <__lshift>
 80094c2:	4604      	mov	r4, r0
 80094c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d059      	beq.n	800957e <_dtoa_r+0x8f6>
 80094ca:	4621      	mov	r1, r4
 80094cc:	4648      	mov	r0, r9
 80094ce:	f000 fd19 	bl	8009f04 <__mcmp>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	da53      	bge.n	800957e <_dtoa_r+0x8f6>
 80094d6:	1e7b      	subs	r3, r7, #1
 80094d8:	9304      	str	r3, [sp, #16]
 80094da:	4649      	mov	r1, r9
 80094dc:	2300      	movs	r3, #0
 80094de:	220a      	movs	r2, #10
 80094e0:	4658      	mov	r0, fp
 80094e2:	f000 faf7 	bl	8009ad4 <__multadd>
 80094e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e8:	4681      	mov	r9, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f000 8172 	beq.w	80097d4 <_dtoa_r+0xb4c>
 80094f0:	2300      	movs	r3, #0
 80094f2:	4629      	mov	r1, r5
 80094f4:	220a      	movs	r2, #10
 80094f6:	4658      	mov	r0, fp
 80094f8:	f000 faec 	bl	8009ad4 <__multadd>
 80094fc:	9b00      	ldr	r3, [sp, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	4605      	mov	r5, r0
 8009502:	dc67      	bgt.n	80095d4 <_dtoa_r+0x94c>
 8009504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009506:	2b02      	cmp	r3, #2
 8009508:	dc41      	bgt.n	800958e <_dtoa_r+0x906>
 800950a:	e063      	b.n	80095d4 <_dtoa_r+0x94c>
 800950c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800950e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009512:	e746      	b.n	80093a2 <_dtoa_r+0x71a>
 8009514:	9b07      	ldr	r3, [sp, #28]
 8009516:	1e5c      	subs	r4, r3, #1
 8009518:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800951a:	42a3      	cmp	r3, r4
 800951c:	bfbf      	itttt	lt
 800951e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009520:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009522:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009524:	1ae3      	sublt	r3, r4, r3
 8009526:	bfb4      	ite	lt
 8009528:	18d2      	addlt	r2, r2, r3
 800952a:	1b1c      	subge	r4, r3, r4
 800952c:	9b07      	ldr	r3, [sp, #28]
 800952e:	bfbc      	itt	lt
 8009530:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009532:	2400      	movlt	r4, #0
 8009534:	2b00      	cmp	r3, #0
 8009536:	bfb5      	itete	lt
 8009538:	eba8 0603 	sublt.w	r6, r8, r3
 800953c:	9b07      	ldrge	r3, [sp, #28]
 800953e:	2300      	movlt	r3, #0
 8009540:	4646      	movge	r6, r8
 8009542:	e730      	b.n	80093a6 <_dtoa_r+0x71e>
 8009544:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009546:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009548:	4646      	mov	r6, r8
 800954a:	e735      	b.n	80093b8 <_dtoa_r+0x730>
 800954c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800954e:	e75c      	b.n	800940a <_dtoa_r+0x782>
 8009550:	2300      	movs	r3, #0
 8009552:	e788      	b.n	8009466 <_dtoa_r+0x7de>
 8009554:	3fe00000 	.word	0x3fe00000
 8009558:	40240000 	.word	0x40240000
 800955c:	40140000 	.word	0x40140000
 8009560:	9b02      	ldr	r3, [sp, #8]
 8009562:	e780      	b.n	8009466 <_dtoa_r+0x7de>
 8009564:	2300      	movs	r3, #0
 8009566:	930a      	str	r3, [sp, #40]	@ 0x28
 8009568:	e782      	b.n	8009470 <_dtoa_r+0x7e8>
 800956a:	d099      	beq.n	80094a0 <_dtoa_r+0x818>
 800956c:	9a08      	ldr	r2, [sp, #32]
 800956e:	331c      	adds	r3, #28
 8009570:	441a      	add	r2, r3
 8009572:	4498      	add	r8, r3
 8009574:	441e      	add	r6, r3
 8009576:	9208      	str	r2, [sp, #32]
 8009578:	e792      	b.n	80094a0 <_dtoa_r+0x818>
 800957a:	4603      	mov	r3, r0
 800957c:	e7f6      	b.n	800956c <_dtoa_r+0x8e4>
 800957e:	9b07      	ldr	r3, [sp, #28]
 8009580:	9704      	str	r7, [sp, #16]
 8009582:	2b00      	cmp	r3, #0
 8009584:	dc20      	bgt.n	80095c8 <_dtoa_r+0x940>
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958a:	2b02      	cmp	r3, #2
 800958c:	dd1e      	ble.n	80095cc <_dtoa_r+0x944>
 800958e:	9b00      	ldr	r3, [sp, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	f47f aec0 	bne.w	8009316 <_dtoa_r+0x68e>
 8009596:	4621      	mov	r1, r4
 8009598:	2205      	movs	r2, #5
 800959a:	4658      	mov	r0, fp
 800959c:	f000 fa9a 	bl	8009ad4 <__multadd>
 80095a0:	4601      	mov	r1, r0
 80095a2:	4604      	mov	r4, r0
 80095a4:	4648      	mov	r0, r9
 80095a6:	f000 fcad 	bl	8009f04 <__mcmp>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	f77f aeb3 	ble.w	8009316 <_dtoa_r+0x68e>
 80095b0:	4656      	mov	r6, sl
 80095b2:	2331      	movs	r3, #49	@ 0x31
 80095b4:	f806 3b01 	strb.w	r3, [r6], #1
 80095b8:	9b04      	ldr	r3, [sp, #16]
 80095ba:	3301      	adds	r3, #1
 80095bc:	9304      	str	r3, [sp, #16]
 80095be:	e6ae      	b.n	800931e <_dtoa_r+0x696>
 80095c0:	9c07      	ldr	r4, [sp, #28]
 80095c2:	9704      	str	r7, [sp, #16]
 80095c4:	4625      	mov	r5, r4
 80095c6:	e7f3      	b.n	80095b0 <_dtoa_r+0x928>
 80095c8:	9b07      	ldr	r3, [sp, #28]
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f000 8104 	beq.w	80097dc <_dtoa_r+0xb54>
 80095d4:	2e00      	cmp	r6, #0
 80095d6:	dd05      	ble.n	80095e4 <_dtoa_r+0x95c>
 80095d8:	4629      	mov	r1, r5
 80095da:	4632      	mov	r2, r6
 80095dc:	4658      	mov	r0, fp
 80095de:	f000 fc25 	bl	8009e2c <__lshift>
 80095e2:	4605      	mov	r5, r0
 80095e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d05a      	beq.n	80096a0 <_dtoa_r+0xa18>
 80095ea:	6869      	ldr	r1, [r5, #4]
 80095ec:	4658      	mov	r0, fp
 80095ee:	f000 fa0f 	bl	8009a10 <_Balloc>
 80095f2:	4606      	mov	r6, r0
 80095f4:	b928      	cbnz	r0, 8009602 <_dtoa_r+0x97a>
 80095f6:	4b84      	ldr	r3, [pc, #528]	@ (8009808 <_dtoa_r+0xb80>)
 80095f8:	4602      	mov	r2, r0
 80095fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095fe:	f7ff bb5a 	b.w	8008cb6 <_dtoa_r+0x2e>
 8009602:	692a      	ldr	r2, [r5, #16]
 8009604:	3202      	adds	r2, #2
 8009606:	0092      	lsls	r2, r2, #2
 8009608:	f105 010c 	add.w	r1, r5, #12
 800960c:	300c      	adds	r0, #12
 800960e:	f7ff faa4 	bl	8008b5a <memcpy>
 8009612:	2201      	movs	r2, #1
 8009614:	4631      	mov	r1, r6
 8009616:	4658      	mov	r0, fp
 8009618:	f000 fc08 	bl	8009e2c <__lshift>
 800961c:	f10a 0301 	add.w	r3, sl, #1
 8009620:	9307      	str	r3, [sp, #28]
 8009622:	9b00      	ldr	r3, [sp, #0]
 8009624:	4453      	add	r3, sl
 8009626:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009628:	9b02      	ldr	r3, [sp, #8]
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	462f      	mov	r7, r5
 8009630:	930a      	str	r3, [sp, #40]	@ 0x28
 8009632:	4605      	mov	r5, r0
 8009634:	9b07      	ldr	r3, [sp, #28]
 8009636:	4621      	mov	r1, r4
 8009638:	3b01      	subs	r3, #1
 800963a:	4648      	mov	r0, r9
 800963c:	9300      	str	r3, [sp, #0]
 800963e:	f7ff fa9a 	bl	8008b76 <quorem>
 8009642:	4639      	mov	r1, r7
 8009644:	9002      	str	r0, [sp, #8]
 8009646:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800964a:	4648      	mov	r0, r9
 800964c:	f000 fc5a 	bl	8009f04 <__mcmp>
 8009650:	462a      	mov	r2, r5
 8009652:	9008      	str	r0, [sp, #32]
 8009654:	4621      	mov	r1, r4
 8009656:	4658      	mov	r0, fp
 8009658:	f000 fc70 	bl	8009f3c <__mdiff>
 800965c:	68c2      	ldr	r2, [r0, #12]
 800965e:	4606      	mov	r6, r0
 8009660:	bb02      	cbnz	r2, 80096a4 <_dtoa_r+0xa1c>
 8009662:	4601      	mov	r1, r0
 8009664:	4648      	mov	r0, r9
 8009666:	f000 fc4d 	bl	8009f04 <__mcmp>
 800966a:	4602      	mov	r2, r0
 800966c:	4631      	mov	r1, r6
 800966e:	4658      	mov	r0, fp
 8009670:	920e      	str	r2, [sp, #56]	@ 0x38
 8009672:	f000 fa0d 	bl	8009a90 <_Bfree>
 8009676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009678:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800967a:	9e07      	ldr	r6, [sp, #28]
 800967c:	ea43 0102 	orr.w	r1, r3, r2
 8009680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009682:	4319      	orrs	r1, r3
 8009684:	d110      	bne.n	80096a8 <_dtoa_r+0xa20>
 8009686:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800968a:	d029      	beq.n	80096e0 <_dtoa_r+0xa58>
 800968c:	9b08      	ldr	r3, [sp, #32]
 800968e:	2b00      	cmp	r3, #0
 8009690:	dd02      	ble.n	8009698 <_dtoa_r+0xa10>
 8009692:	9b02      	ldr	r3, [sp, #8]
 8009694:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009698:	9b00      	ldr	r3, [sp, #0]
 800969a:	f883 8000 	strb.w	r8, [r3]
 800969e:	e63f      	b.n	8009320 <_dtoa_r+0x698>
 80096a0:	4628      	mov	r0, r5
 80096a2:	e7bb      	b.n	800961c <_dtoa_r+0x994>
 80096a4:	2201      	movs	r2, #1
 80096a6:	e7e1      	b.n	800966c <_dtoa_r+0x9e4>
 80096a8:	9b08      	ldr	r3, [sp, #32]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	db04      	blt.n	80096b8 <_dtoa_r+0xa30>
 80096ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096b0:	430b      	orrs	r3, r1
 80096b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096b4:	430b      	orrs	r3, r1
 80096b6:	d120      	bne.n	80096fa <_dtoa_r+0xa72>
 80096b8:	2a00      	cmp	r2, #0
 80096ba:	dded      	ble.n	8009698 <_dtoa_r+0xa10>
 80096bc:	4649      	mov	r1, r9
 80096be:	2201      	movs	r2, #1
 80096c0:	4658      	mov	r0, fp
 80096c2:	f000 fbb3 	bl	8009e2c <__lshift>
 80096c6:	4621      	mov	r1, r4
 80096c8:	4681      	mov	r9, r0
 80096ca:	f000 fc1b 	bl	8009f04 <__mcmp>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	dc03      	bgt.n	80096da <_dtoa_r+0xa52>
 80096d2:	d1e1      	bne.n	8009698 <_dtoa_r+0xa10>
 80096d4:	f018 0f01 	tst.w	r8, #1
 80096d8:	d0de      	beq.n	8009698 <_dtoa_r+0xa10>
 80096da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80096de:	d1d8      	bne.n	8009692 <_dtoa_r+0xa0a>
 80096e0:	9a00      	ldr	r2, [sp, #0]
 80096e2:	2339      	movs	r3, #57	@ 0x39
 80096e4:	7013      	strb	r3, [r2, #0]
 80096e6:	4633      	mov	r3, r6
 80096e8:	461e      	mov	r6, r3
 80096ea:	3b01      	subs	r3, #1
 80096ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096f0:	2a39      	cmp	r2, #57	@ 0x39
 80096f2:	d052      	beq.n	800979a <_dtoa_r+0xb12>
 80096f4:	3201      	adds	r2, #1
 80096f6:	701a      	strb	r2, [r3, #0]
 80096f8:	e612      	b.n	8009320 <_dtoa_r+0x698>
 80096fa:	2a00      	cmp	r2, #0
 80096fc:	dd07      	ble.n	800970e <_dtoa_r+0xa86>
 80096fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009702:	d0ed      	beq.n	80096e0 <_dtoa_r+0xa58>
 8009704:	9a00      	ldr	r2, [sp, #0]
 8009706:	f108 0301 	add.w	r3, r8, #1
 800970a:	7013      	strb	r3, [r2, #0]
 800970c:	e608      	b.n	8009320 <_dtoa_r+0x698>
 800970e:	9b07      	ldr	r3, [sp, #28]
 8009710:	9a07      	ldr	r2, [sp, #28]
 8009712:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009716:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009718:	4293      	cmp	r3, r2
 800971a:	d028      	beq.n	800976e <_dtoa_r+0xae6>
 800971c:	4649      	mov	r1, r9
 800971e:	2300      	movs	r3, #0
 8009720:	220a      	movs	r2, #10
 8009722:	4658      	mov	r0, fp
 8009724:	f000 f9d6 	bl	8009ad4 <__multadd>
 8009728:	42af      	cmp	r7, r5
 800972a:	4681      	mov	r9, r0
 800972c:	f04f 0300 	mov.w	r3, #0
 8009730:	f04f 020a 	mov.w	r2, #10
 8009734:	4639      	mov	r1, r7
 8009736:	4658      	mov	r0, fp
 8009738:	d107      	bne.n	800974a <_dtoa_r+0xac2>
 800973a:	f000 f9cb 	bl	8009ad4 <__multadd>
 800973e:	4607      	mov	r7, r0
 8009740:	4605      	mov	r5, r0
 8009742:	9b07      	ldr	r3, [sp, #28]
 8009744:	3301      	adds	r3, #1
 8009746:	9307      	str	r3, [sp, #28]
 8009748:	e774      	b.n	8009634 <_dtoa_r+0x9ac>
 800974a:	f000 f9c3 	bl	8009ad4 <__multadd>
 800974e:	4629      	mov	r1, r5
 8009750:	4607      	mov	r7, r0
 8009752:	2300      	movs	r3, #0
 8009754:	220a      	movs	r2, #10
 8009756:	4658      	mov	r0, fp
 8009758:	f000 f9bc 	bl	8009ad4 <__multadd>
 800975c:	4605      	mov	r5, r0
 800975e:	e7f0      	b.n	8009742 <_dtoa_r+0xaba>
 8009760:	9b00      	ldr	r3, [sp, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	bfcc      	ite	gt
 8009766:	461e      	movgt	r6, r3
 8009768:	2601      	movle	r6, #1
 800976a:	4456      	add	r6, sl
 800976c:	2700      	movs	r7, #0
 800976e:	4649      	mov	r1, r9
 8009770:	2201      	movs	r2, #1
 8009772:	4658      	mov	r0, fp
 8009774:	f000 fb5a 	bl	8009e2c <__lshift>
 8009778:	4621      	mov	r1, r4
 800977a:	4681      	mov	r9, r0
 800977c:	f000 fbc2 	bl	8009f04 <__mcmp>
 8009780:	2800      	cmp	r0, #0
 8009782:	dcb0      	bgt.n	80096e6 <_dtoa_r+0xa5e>
 8009784:	d102      	bne.n	800978c <_dtoa_r+0xb04>
 8009786:	f018 0f01 	tst.w	r8, #1
 800978a:	d1ac      	bne.n	80096e6 <_dtoa_r+0xa5e>
 800978c:	4633      	mov	r3, r6
 800978e:	461e      	mov	r6, r3
 8009790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009794:	2a30      	cmp	r2, #48	@ 0x30
 8009796:	d0fa      	beq.n	800978e <_dtoa_r+0xb06>
 8009798:	e5c2      	b.n	8009320 <_dtoa_r+0x698>
 800979a:	459a      	cmp	sl, r3
 800979c:	d1a4      	bne.n	80096e8 <_dtoa_r+0xa60>
 800979e:	9b04      	ldr	r3, [sp, #16]
 80097a0:	3301      	adds	r3, #1
 80097a2:	9304      	str	r3, [sp, #16]
 80097a4:	2331      	movs	r3, #49	@ 0x31
 80097a6:	f88a 3000 	strb.w	r3, [sl]
 80097aa:	e5b9      	b.n	8009320 <_dtoa_r+0x698>
 80097ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800980c <_dtoa_r+0xb84>
 80097b2:	b11b      	cbz	r3, 80097bc <_dtoa_r+0xb34>
 80097b4:	f10a 0308 	add.w	r3, sl, #8
 80097b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	4650      	mov	r0, sl
 80097be:	b019      	add	sp, #100	@ 0x64
 80097c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	f77f ae37 	ble.w	800943a <_dtoa_r+0x7b2>
 80097cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80097d0:	2001      	movs	r0, #1
 80097d2:	e655      	b.n	8009480 <_dtoa_r+0x7f8>
 80097d4:	9b00      	ldr	r3, [sp, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	f77f aed6 	ble.w	8009588 <_dtoa_r+0x900>
 80097dc:	4656      	mov	r6, sl
 80097de:	4621      	mov	r1, r4
 80097e0:	4648      	mov	r0, r9
 80097e2:	f7ff f9c8 	bl	8008b76 <quorem>
 80097e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80097ea:	f806 8b01 	strb.w	r8, [r6], #1
 80097ee:	9b00      	ldr	r3, [sp, #0]
 80097f0:	eba6 020a 	sub.w	r2, r6, sl
 80097f4:	4293      	cmp	r3, r2
 80097f6:	ddb3      	ble.n	8009760 <_dtoa_r+0xad8>
 80097f8:	4649      	mov	r1, r9
 80097fa:	2300      	movs	r3, #0
 80097fc:	220a      	movs	r2, #10
 80097fe:	4658      	mov	r0, fp
 8009800:	f000 f968 	bl	8009ad4 <__multadd>
 8009804:	4681      	mov	r9, r0
 8009806:	e7ea      	b.n	80097de <_dtoa_r+0xb56>
 8009808:	0800af79 	.word	0x0800af79
 800980c:	0800aefd 	.word	0x0800aefd

08009810 <_free_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	4605      	mov	r5, r0
 8009814:	2900      	cmp	r1, #0
 8009816:	d041      	beq.n	800989c <_free_r+0x8c>
 8009818:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800981c:	1f0c      	subs	r4, r1, #4
 800981e:	2b00      	cmp	r3, #0
 8009820:	bfb8      	it	lt
 8009822:	18e4      	addlt	r4, r4, r3
 8009824:	f000 f8e8 	bl	80099f8 <__malloc_lock>
 8009828:	4a1d      	ldr	r2, [pc, #116]	@ (80098a0 <_free_r+0x90>)
 800982a:	6813      	ldr	r3, [r2, #0]
 800982c:	b933      	cbnz	r3, 800983c <_free_r+0x2c>
 800982e:	6063      	str	r3, [r4, #4]
 8009830:	6014      	str	r4, [r2, #0]
 8009832:	4628      	mov	r0, r5
 8009834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009838:	f000 b8e4 	b.w	8009a04 <__malloc_unlock>
 800983c:	42a3      	cmp	r3, r4
 800983e:	d908      	bls.n	8009852 <_free_r+0x42>
 8009840:	6820      	ldr	r0, [r4, #0]
 8009842:	1821      	adds	r1, r4, r0
 8009844:	428b      	cmp	r3, r1
 8009846:	bf01      	itttt	eq
 8009848:	6819      	ldreq	r1, [r3, #0]
 800984a:	685b      	ldreq	r3, [r3, #4]
 800984c:	1809      	addeq	r1, r1, r0
 800984e:	6021      	streq	r1, [r4, #0]
 8009850:	e7ed      	b.n	800982e <_free_r+0x1e>
 8009852:	461a      	mov	r2, r3
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	b10b      	cbz	r3, 800985c <_free_r+0x4c>
 8009858:	42a3      	cmp	r3, r4
 800985a:	d9fa      	bls.n	8009852 <_free_r+0x42>
 800985c:	6811      	ldr	r1, [r2, #0]
 800985e:	1850      	adds	r0, r2, r1
 8009860:	42a0      	cmp	r0, r4
 8009862:	d10b      	bne.n	800987c <_free_r+0x6c>
 8009864:	6820      	ldr	r0, [r4, #0]
 8009866:	4401      	add	r1, r0
 8009868:	1850      	adds	r0, r2, r1
 800986a:	4283      	cmp	r3, r0
 800986c:	6011      	str	r1, [r2, #0]
 800986e:	d1e0      	bne.n	8009832 <_free_r+0x22>
 8009870:	6818      	ldr	r0, [r3, #0]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	6053      	str	r3, [r2, #4]
 8009876:	4408      	add	r0, r1
 8009878:	6010      	str	r0, [r2, #0]
 800987a:	e7da      	b.n	8009832 <_free_r+0x22>
 800987c:	d902      	bls.n	8009884 <_free_r+0x74>
 800987e:	230c      	movs	r3, #12
 8009880:	602b      	str	r3, [r5, #0]
 8009882:	e7d6      	b.n	8009832 <_free_r+0x22>
 8009884:	6820      	ldr	r0, [r4, #0]
 8009886:	1821      	adds	r1, r4, r0
 8009888:	428b      	cmp	r3, r1
 800988a:	bf04      	itt	eq
 800988c:	6819      	ldreq	r1, [r3, #0]
 800988e:	685b      	ldreq	r3, [r3, #4]
 8009890:	6063      	str	r3, [r4, #4]
 8009892:	bf04      	itt	eq
 8009894:	1809      	addeq	r1, r1, r0
 8009896:	6021      	streq	r1, [r4, #0]
 8009898:	6054      	str	r4, [r2, #4]
 800989a:	e7ca      	b.n	8009832 <_free_r+0x22>
 800989c:	bd38      	pop	{r3, r4, r5, pc}
 800989e:	bf00      	nop
 80098a0:	20005238 	.word	0x20005238

080098a4 <malloc>:
 80098a4:	4b02      	ldr	r3, [pc, #8]	@ (80098b0 <malloc+0xc>)
 80098a6:	4601      	mov	r1, r0
 80098a8:	6818      	ldr	r0, [r3, #0]
 80098aa:	f000 b825 	b.w	80098f8 <_malloc_r>
 80098ae:	bf00      	nop
 80098b0:	20000018 	.word	0x20000018

080098b4 <sbrk_aligned>:
 80098b4:	b570      	push	{r4, r5, r6, lr}
 80098b6:	4e0f      	ldr	r6, [pc, #60]	@ (80098f4 <sbrk_aligned+0x40>)
 80098b8:	460c      	mov	r4, r1
 80098ba:	6831      	ldr	r1, [r6, #0]
 80098bc:	4605      	mov	r5, r0
 80098be:	b911      	cbnz	r1, 80098c6 <sbrk_aligned+0x12>
 80098c0:	f000 fe46 	bl	800a550 <_sbrk_r>
 80098c4:	6030      	str	r0, [r6, #0]
 80098c6:	4621      	mov	r1, r4
 80098c8:	4628      	mov	r0, r5
 80098ca:	f000 fe41 	bl	800a550 <_sbrk_r>
 80098ce:	1c43      	adds	r3, r0, #1
 80098d0:	d103      	bne.n	80098da <sbrk_aligned+0x26>
 80098d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80098d6:	4620      	mov	r0, r4
 80098d8:	bd70      	pop	{r4, r5, r6, pc}
 80098da:	1cc4      	adds	r4, r0, #3
 80098dc:	f024 0403 	bic.w	r4, r4, #3
 80098e0:	42a0      	cmp	r0, r4
 80098e2:	d0f8      	beq.n	80098d6 <sbrk_aligned+0x22>
 80098e4:	1a21      	subs	r1, r4, r0
 80098e6:	4628      	mov	r0, r5
 80098e8:	f000 fe32 	bl	800a550 <_sbrk_r>
 80098ec:	3001      	adds	r0, #1
 80098ee:	d1f2      	bne.n	80098d6 <sbrk_aligned+0x22>
 80098f0:	e7ef      	b.n	80098d2 <sbrk_aligned+0x1e>
 80098f2:	bf00      	nop
 80098f4:	20005234 	.word	0x20005234

080098f8 <_malloc_r>:
 80098f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098fc:	1ccd      	adds	r5, r1, #3
 80098fe:	f025 0503 	bic.w	r5, r5, #3
 8009902:	3508      	adds	r5, #8
 8009904:	2d0c      	cmp	r5, #12
 8009906:	bf38      	it	cc
 8009908:	250c      	movcc	r5, #12
 800990a:	2d00      	cmp	r5, #0
 800990c:	4606      	mov	r6, r0
 800990e:	db01      	blt.n	8009914 <_malloc_r+0x1c>
 8009910:	42a9      	cmp	r1, r5
 8009912:	d904      	bls.n	800991e <_malloc_r+0x26>
 8009914:	230c      	movs	r3, #12
 8009916:	6033      	str	r3, [r6, #0]
 8009918:	2000      	movs	r0, #0
 800991a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099f4 <_malloc_r+0xfc>
 8009922:	f000 f869 	bl	80099f8 <__malloc_lock>
 8009926:	f8d8 3000 	ldr.w	r3, [r8]
 800992a:	461c      	mov	r4, r3
 800992c:	bb44      	cbnz	r4, 8009980 <_malloc_r+0x88>
 800992e:	4629      	mov	r1, r5
 8009930:	4630      	mov	r0, r6
 8009932:	f7ff ffbf 	bl	80098b4 <sbrk_aligned>
 8009936:	1c43      	adds	r3, r0, #1
 8009938:	4604      	mov	r4, r0
 800993a:	d158      	bne.n	80099ee <_malloc_r+0xf6>
 800993c:	f8d8 4000 	ldr.w	r4, [r8]
 8009940:	4627      	mov	r7, r4
 8009942:	2f00      	cmp	r7, #0
 8009944:	d143      	bne.n	80099ce <_malloc_r+0xd6>
 8009946:	2c00      	cmp	r4, #0
 8009948:	d04b      	beq.n	80099e2 <_malloc_r+0xea>
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	4639      	mov	r1, r7
 800994e:	4630      	mov	r0, r6
 8009950:	eb04 0903 	add.w	r9, r4, r3
 8009954:	f000 fdfc 	bl	800a550 <_sbrk_r>
 8009958:	4581      	cmp	r9, r0
 800995a:	d142      	bne.n	80099e2 <_malloc_r+0xea>
 800995c:	6821      	ldr	r1, [r4, #0]
 800995e:	1a6d      	subs	r5, r5, r1
 8009960:	4629      	mov	r1, r5
 8009962:	4630      	mov	r0, r6
 8009964:	f7ff ffa6 	bl	80098b4 <sbrk_aligned>
 8009968:	3001      	adds	r0, #1
 800996a:	d03a      	beq.n	80099e2 <_malloc_r+0xea>
 800996c:	6823      	ldr	r3, [r4, #0]
 800996e:	442b      	add	r3, r5
 8009970:	6023      	str	r3, [r4, #0]
 8009972:	f8d8 3000 	ldr.w	r3, [r8]
 8009976:	685a      	ldr	r2, [r3, #4]
 8009978:	bb62      	cbnz	r2, 80099d4 <_malloc_r+0xdc>
 800997a:	f8c8 7000 	str.w	r7, [r8]
 800997e:	e00f      	b.n	80099a0 <_malloc_r+0xa8>
 8009980:	6822      	ldr	r2, [r4, #0]
 8009982:	1b52      	subs	r2, r2, r5
 8009984:	d420      	bmi.n	80099c8 <_malloc_r+0xd0>
 8009986:	2a0b      	cmp	r2, #11
 8009988:	d917      	bls.n	80099ba <_malloc_r+0xc2>
 800998a:	1961      	adds	r1, r4, r5
 800998c:	42a3      	cmp	r3, r4
 800998e:	6025      	str	r5, [r4, #0]
 8009990:	bf18      	it	ne
 8009992:	6059      	strne	r1, [r3, #4]
 8009994:	6863      	ldr	r3, [r4, #4]
 8009996:	bf08      	it	eq
 8009998:	f8c8 1000 	streq.w	r1, [r8]
 800999c:	5162      	str	r2, [r4, r5]
 800999e:	604b      	str	r3, [r1, #4]
 80099a0:	4630      	mov	r0, r6
 80099a2:	f000 f82f 	bl	8009a04 <__malloc_unlock>
 80099a6:	f104 000b 	add.w	r0, r4, #11
 80099aa:	1d23      	adds	r3, r4, #4
 80099ac:	f020 0007 	bic.w	r0, r0, #7
 80099b0:	1ac2      	subs	r2, r0, r3
 80099b2:	bf1c      	itt	ne
 80099b4:	1a1b      	subne	r3, r3, r0
 80099b6:	50a3      	strne	r3, [r4, r2]
 80099b8:	e7af      	b.n	800991a <_malloc_r+0x22>
 80099ba:	6862      	ldr	r2, [r4, #4]
 80099bc:	42a3      	cmp	r3, r4
 80099be:	bf0c      	ite	eq
 80099c0:	f8c8 2000 	streq.w	r2, [r8]
 80099c4:	605a      	strne	r2, [r3, #4]
 80099c6:	e7eb      	b.n	80099a0 <_malloc_r+0xa8>
 80099c8:	4623      	mov	r3, r4
 80099ca:	6864      	ldr	r4, [r4, #4]
 80099cc:	e7ae      	b.n	800992c <_malloc_r+0x34>
 80099ce:	463c      	mov	r4, r7
 80099d0:	687f      	ldr	r7, [r7, #4]
 80099d2:	e7b6      	b.n	8009942 <_malloc_r+0x4a>
 80099d4:	461a      	mov	r2, r3
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	42a3      	cmp	r3, r4
 80099da:	d1fb      	bne.n	80099d4 <_malloc_r+0xdc>
 80099dc:	2300      	movs	r3, #0
 80099de:	6053      	str	r3, [r2, #4]
 80099e0:	e7de      	b.n	80099a0 <_malloc_r+0xa8>
 80099e2:	230c      	movs	r3, #12
 80099e4:	6033      	str	r3, [r6, #0]
 80099e6:	4630      	mov	r0, r6
 80099e8:	f000 f80c 	bl	8009a04 <__malloc_unlock>
 80099ec:	e794      	b.n	8009918 <_malloc_r+0x20>
 80099ee:	6005      	str	r5, [r0, #0]
 80099f0:	e7d6      	b.n	80099a0 <_malloc_r+0xa8>
 80099f2:	bf00      	nop
 80099f4:	20005238 	.word	0x20005238

080099f8 <__malloc_lock>:
 80099f8:	4801      	ldr	r0, [pc, #4]	@ (8009a00 <__malloc_lock+0x8>)
 80099fa:	f7ff b8ac 	b.w	8008b56 <__retarget_lock_acquire_recursive>
 80099fe:	bf00      	nop
 8009a00:	20005230 	.word	0x20005230

08009a04 <__malloc_unlock>:
 8009a04:	4801      	ldr	r0, [pc, #4]	@ (8009a0c <__malloc_unlock+0x8>)
 8009a06:	f7ff b8a7 	b.w	8008b58 <__retarget_lock_release_recursive>
 8009a0a:	bf00      	nop
 8009a0c:	20005230 	.word	0x20005230

08009a10 <_Balloc>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	69c6      	ldr	r6, [r0, #28]
 8009a14:	4604      	mov	r4, r0
 8009a16:	460d      	mov	r5, r1
 8009a18:	b976      	cbnz	r6, 8009a38 <_Balloc+0x28>
 8009a1a:	2010      	movs	r0, #16
 8009a1c:	f7ff ff42 	bl	80098a4 <malloc>
 8009a20:	4602      	mov	r2, r0
 8009a22:	61e0      	str	r0, [r4, #28]
 8009a24:	b920      	cbnz	r0, 8009a30 <_Balloc+0x20>
 8009a26:	4b18      	ldr	r3, [pc, #96]	@ (8009a88 <_Balloc+0x78>)
 8009a28:	4818      	ldr	r0, [pc, #96]	@ (8009a8c <_Balloc+0x7c>)
 8009a2a:	216b      	movs	r1, #107	@ 0x6b
 8009a2c:	f000 fda0 	bl	800a570 <__assert_func>
 8009a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a34:	6006      	str	r6, [r0, #0]
 8009a36:	60c6      	str	r6, [r0, #12]
 8009a38:	69e6      	ldr	r6, [r4, #28]
 8009a3a:	68f3      	ldr	r3, [r6, #12]
 8009a3c:	b183      	cbz	r3, 8009a60 <_Balloc+0x50>
 8009a3e:	69e3      	ldr	r3, [r4, #28]
 8009a40:	68db      	ldr	r3, [r3, #12]
 8009a42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a46:	b9b8      	cbnz	r0, 8009a78 <_Balloc+0x68>
 8009a48:	2101      	movs	r1, #1
 8009a4a:	fa01 f605 	lsl.w	r6, r1, r5
 8009a4e:	1d72      	adds	r2, r6, #5
 8009a50:	0092      	lsls	r2, r2, #2
 8009a52:	4620      	mov	r0, r4
 8009a54:	f000 fdaa 	bl	800a5ac <_calloc_r>
 8009a58:	b160      	cbz	r0, 8009a74 <_Balloc+0x64>
 8009a5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a5e:	e00e      	b.n	8009a7e <_Balloc+0x6e>
 8009a60:	2221      	movs	r2, #33	@ 0x21
 8009a62:	2104      	movs	r1, #4
 8009a64:	4620      	mov	r0, r4
 8009a66:	f000 fda1 	bl	800a5ac <_calloc_r>
 8009a6a:	69e3      	ldr	r3, [r4, #28]
 8009a6c:	60f0      	str	r0, [r6, #12]
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d1e4      	bne.n	8009a3e <_Balloc+0x2e>
 8009a74:	2000      	movs	r0, #0
 8009a76:	bd70      	pop	{r4, r5, r6, pc}
 8009a78:	6802      	ldr	r2, [r0, #0]
 8009a7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a84:	e7f7      	b.n	8009a76 <_Balloc+0x66>
 8009a86:	bf00      	nop
 8009a88:	0800af0a 	.word	0x0800af0a
 8009a8c:	0800af8a 	.word	0x0800af8a

08009a90 <_Bfree>:
 8009a90:	b570      	push	{r4, r5, r6, lr}
 8009a92:	69c6      	ldr	r6, [r0, #28]
 8009a94:	4605      	mov	r5, r0
 8009a96:	460c      	mov	r4, r1
 8009a98:	b976      	cbnz	r6, 8009ab8 <_Bfree+0x28>
 8009a9a:	2010      	movs	r0, #16
 8009a9c:	f7ff ff02 	bl	80098a4 <malloc>
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	61e8      	str	r0, [r5, #28]
 8009aa4:	b920      	cbnz	r0, 8009ab0 <_Bfree+0x20>
 8009aa6:	4b09      	ldr	r3, [pc, #36]	@ (8009acc <_Bfree+0x3c>)
 8009aa8:	4809      	ldr	r0, [pc, #36]	@ (8009ad0 <_Bfree+0x40>)
 8009aaa:	218f      	movs	r1, #143	@ 0x8f
 8009aac:	f000 fd60 	bl	800a570 <__assert_func>
 8009ab0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ab4:	6006      	str	r6, [r0, #0]
 8009ab6:	60c6      	str	r6, [r0, #12]
 8009ab8:	b13c      	cbz	r4, 8009aca <_Bfree+0x3a>
 8009aba:	69eb      	ldr	r3, [r5, #28]
 8009abc:	6862      	ldr	r2, [r4, #4]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ac4:	6021      	str	r1, [r4, #0]
 8009ac6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009aca:	bd70      	pop	{r4, r5, r6, pc}
 8009acc:	0800af0a 	.word	0x0800af0a
 8009ad0:	0800af8a 	.word	0x0800af8a

08009ad4 <__multadd>:
 8009ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad8:	690d      	ldr	r5, [r1, #16]
 8009ada:	4607      	mov	r7, r0
 8009adc:	460c      	mov	r4, r1
 8009ade:	461e      	mov	r6, r3
 8009ae0:	f101 0c14 	add.w	ip, r1, #20
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	f8dc 3000 	ldr.w	r3, [ip]
 8009aea:	b299      	uxth	r1, r3
 8009aec:	fb02 6101 	mla	r1, r2, r1, r6
 8009af0:	0c1e      	lsrs	r6, r3, #16
 8009af2:	0c0b      	lsrs	r3, r1, #16
 8009af4:	fb02 3306 	mla	r3, r2, r6, r3
 8009af8:	b289      	uxth	r1, r1
 8009afa:	3001      	adds	r0, #1
 8009afc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b00:	4285      	cmp	r5, r0
 8009b02:	f84c 1b04 	str.w	r1, [ip], #4
 8009b06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b0a:	dcec      	bgt.n	8009ae6 <__multadd+0x12>
 8009b0c:	b30e      	cbz	r6, 8009b52 <__multadd+0x7e>
 8009b0e:	68a3      	ldr	r3, [r4, #8]
 8009b10:	42ab      	cmp	r3, r5
 8009b12:	dc19      	bgt.n	8009b48 <__multadd+0x74>
 8009b14:	6861      	ldr	r1, [r4, #4]
 8009b16:	4638      	mov	r0, r7
 8009b18:	3101      	adds	r1, #1
 8009b1a:	f7ff ff79 	bl	8009a10 <_Balloc>
 8009b1e:	4680      	mov	r8, r0
 8009b20:	b928      	cbnz	r0, 8009b2e <__multadd+0x5a>
 8009b22:	4602      	mov	r2, r0
 8009b24:	4b0c      	ldr	r3, [pc, #48]	@ (8009b58 <__multadd+0x84>)
 8009b26:	480d      	ldr	r0, [pc, #52]	@ (8009b5c <__multadd+0x88>)
 8009b28:	21ba      	movs	r1, #186	@ 0xba
 8009b2a:	f000 fd21 	bl	800a570 <__assert_func>
 8009b2e:	6922      	ldr	r2, [r4, #16]
 8009b30:	3202      	adds	r2, #2
 8009b32:	f104 010c 	add.w	r1, r4, #12
 8009b36:	0092      	lsls	r2, r2, #2
 8009b38:	300c      	adds	r0, #12
 8009b3a:	f7ff f80e 	bl	8008b5a <memcpy>
 8009b3e:	4621      	mov	r1, r4
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7ff ffa5 	bl	8009a90 <_Bfree>
 8009b46:	4644      	mov	r4, r8
 8009b48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b4c:	3501      	adds	r5, #1
 8009b4e:	615e      	str	r6, [r3, #20]
 8009b50:	6125      	str	r5, [r4, #16]
 8009b52:	4620      	mov	r0, r4
 8009b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b58:	0800af79 	.word	0x0800af79
 8009b5c:	0800af8a 	.word	0x0800af8a

08009b60 <__hi0bits>:
 8009b60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b64:	4603      	mov	r3, r0
 8009b66:	bf36      	itet	cc
 8009b68:	0403      	lslcc	r3, r0, #16
 8009b6a:	2000      	movcs	r0, #0
 8009b6c:	2010      	movcc	r0, #16
 8009b6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b72:	bf3c      	itt	cc
 8009b74:	021b      	lslcc	r3, r3, #8
 8009b76:	3008      	addcc	r0, #8
 8009b78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b7c:	bf3c      	itt	cc
 8009b7e:	011b      	lslcc	r3, r3, #4
 8009b80:	3004      	addcc	r0, #4
 8009b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b86:	bf3c      	itt	cc
 8009b88:	009b      	lslcc	r3, r3, #2
 8009b8a:	3002      	addcc	r0, #2
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	db05      	blt.n	8009b9c <__hi0bits+0x3c>
 8009b90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b94:	f100 0001 	add.w	r0, r0, #1
 8009b98:	bf08      	it	eq
 8009b9a:	2020      	moveq	r0, #32
 8009b9c:	4770      	bx	lr

08009b9e <__lo0bits>:
 8009b9e:	6803      	ldr	r3, [r0, #0]
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	f013 0007 	ands.w	r0, r3, #7
 8009ba6:	d00b      	beq.n	8009bc0 <__lo0bits+0x22>
 8009ba8:	07d9      	lsls	r1, r3, #31
 8009baa:	d421      	bmi.n	8009bf0 <__lo0bits+0x52>
 8009bac:	0798      	lsls	r0, r3, #30
 8009bae:	bf49      	itett	mi
 8009bb0:	085b      	lsrmi	r3, r3, #1
 8009bb2:	089b      	lsrpl	r3, r3, #2
 8009bb4:	2001      	movmi	r0, #1
 8009bb6:	6013      	strmi	r3, [r2, #0]
 8009bb8:	bf5c      	itt	pl
 8009bba:	6013      	strpl	r3, [r2, #0]
 8009bbc:	2002      	movpl	r0, #2
 8009bbe:	4770      	bx	lr
 8009bc0:	b299      	uxth	r1, r3
 8009bc2:	b909      	cbnz	r1, 8009bc8 <__lo0bits+0x2a>
 8009bc4:	0c1b      	lsrs	r3, r3, #16
 8009bc6:	2010      	movs	r0, #16
 8009bc8:	b2d9      	uxtb	r1, r3
 8009bca:	b909      	cbnz	r1, 8009bd0 <__lo0bits+0x32>
 8009bcc:	3008      	adds	r0, #8
 8009bce:	0a1b      	lsrs	r3, r3, #8
 8009bd0:	0719      	lsls	r1, r3, #28
 8009bd2:	bf04      	itt	eq
 8009bd4:	091b      	lsreq	r3, r3, #4
 8009bd6:	3004      	addeq	r0, #4
 8009bd8:	0799      	lsls	r1, r3, #30
 8009bda:	bf04      	itt	eq
 8009bdc:	089b      	lsreq	r3, r3, #2
 8009bde:	3002      	addeq	r0, #2
 8009be0:	07d9      	lsls	r1, r3, #31
 8009be2:	d403      	bmi.n	8009bec <__lo0bits+0x4e>
 8009be4:	085b      	lsrs	r3, r3, #1
 8009be6:	f100 0001 	add.w	r0, r0, #1
 8009bea:	d003      	beq.n	8009bf4 <__lo0bits+0x56>
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	4770      	bx	lr
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	4770      	bx	lr
 8009bf4:	2020      	movs	r0, #32
 8009bf6:	4770      	bx	lr

08009bf8 <__i2b>:
 8009bf8:	b510      	push	{r4, lr}
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	2101      	movs	r1, #1
 8009bfe:	f7ff ff07 	bl	8009a10 <_Balloc>
 8009c02:	4602      	mov	r2, r0
 8009c04:	b928      	cbnz	r0, 8009c12 <__i2b+0x1a>
 8009c06:	4b05      	ldr	r3, [pc, #20]	@ (8009c1c <__i2b+0x24>)
 8009c08:	4805      	ldr	r0, [pc, #20]	@ (8009c20 <__i2b+0x28>)
 8009c0a:	f240 1145 	movw	r1, #325	@ 0x145
 8009c0e:	f000 fcaf 	bl	800a570 <__assert_func>
 8009c12:	2301      	movs	r3, #1
 8009c14:	6144      	str	r4, [r0, #20]
 8009c16:	6103      	str	r3, [r0, #16]
 8009c18:	bd10      	pop	{r4, pc}
 8009c1a:	bf00      	nop
 8009c1c:	0800af79 	.word	0x0800af79
 8009c20:	0800af8a 	.word	0x0800af8a

08009c24 <__multiply>:
 8009c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c28:	4614      	mov	r4, r2
 8009c2a:	690a      	ldr	r2, [r1, #16]
 8009c2c:	6923      	ldr	r3, [r4, #16]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	bfa8      	it	ge
 8009c32:	4623      	movge	r3, r4
 8009c34:	460f      	mov	r7, r1
 8009c36:	bfa4      	itt	ge
 8009c38:	460c      	movge	r4, r1
 8009c3a:	461f      	movge	r7, r3
 8009c3c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009c40:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009c44:	68a3      	ldr	r3, [r4, #8]
 8009c46:	6861      	ldr	r1, [r4, #4]
 8009c48:	eb0a 0609 	add.w	r6, sl, r9
 8009c4c:	42b3      	cmp	r3, r6
 8009c4e:	b085      	sub	sp, #20
 8009c50:	bfb8      	it	lt
 8009c52:	3101      	addlt	r1, #1
 8009c54:	f7ff fedc 	bl	8009a10 <_Balloc>
 8009c58:	b930      	cbnz	r0, 8009c68 <__multiply+0x44>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	4b44      	ldr	r3, [pc, #272]	@ (8009d70 <__multiply+0x14c>)
 8009c5e:	4845      	ldr	r0, [pc, #276]	@ (8009d74 <__multiply+0x150>)
 8009c60:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c64:	f000 fc84 	bl	800a570 <__assert_func>
 8009c68:	f100 0514 	add.w	r5, r0, #20
 8009c6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c70:	462b      	mov	r3, r5
 8009c72:	2200      	movs	r2, #0
 8009c74:	4543      	cmp	r3, r8
 8009c76:	d321      	bcc.n	8009cbc <__multiply+0x98>
 8009c78:	f107 0114 	add.w	r1, r7, #20
 8009c7c:	f104 0214 	add.w	r2, r4, #20
 8009c80:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009c84:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009c88:	9302      	str	r3, [sp, #8]
 8009c8a:	1b13      	subs	r3, r2, r4
 8009c8c:	3b15      	subs	r3, #21
 8009c8e:	f023 0303 	bic.w	r3, r3, #3
 8009c92:	3304      	adds	r3, #4
 8009c94:	f104 0715 	add.w	r7, r4, #21
 8009c98:	42ba      	cmp	r2, r7
 8009c9a:	bf38      	it	cc
 8009c9c:	2304      	movcc	r3, #4
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	9b02      	ldr	r3, [sp, #8]
 8009ca2:	9103      	str	r1, [sp, #12]
 8009ca4:	428b      	cmp	r3, r1
 8009ca6:	d80c      	bhi.n	8009cc2 <__multiply+0x9e>
 8009ca8:	2e00      	cmp	r6, #0
 8009caa:	dd03      	ble.n	8009cb4 <__multiply+0x90>
 8009cac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d05b      	beq.n	8009d6c <__multiply+0x148>
 8009cb4:	6106      	str	r6, [r0, #16]
 8009cb6:	b005      	add	sp, #20
 8009cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbc:	f843 2b04 	str.w	r2, [r3], #4
 8009cc0:	e7d8      	b.n	8009c74 <__multiply+0x50>
 8009cc2:	f8b1 a000 	ldrh.w	sl, [r1]
 8009cc6:	f1ba 0f00 	cmp.w	sl, #0
 8009cca:	d024      	beq.n	8009d16 <__multiply+0xf2>
 8009ccc:	f104 0e14 	add.w	lr, r4, #20
 8009cd0:	46a9      	mov	r9, r5
 8009cd2:	f04f 0c00 	mov.w	ip, #0
 8009cd6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009cda:	f8d9 3000 	ldr.w	r3, [r9]
 8009cde:	fa1f fb87 	uxth.w	fp, r7
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	fb0a 330b 	mla	r3, sl, fp, r3
 8009ce8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009cec:	f8d9 7000 	ldr.w	r7, [r9]
 8009cf0:	4463      	add	r3, ip
 8009cf2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009cf6:	fb0a c70b 	mla	r7, sl, fp, ip
 8009cfa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009d04:	4572      	cmp	r2, lr
 8009d06:	f849 3b04 	str.w	r3, [r9], #4
 8009d0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009d0e:	d8e2      	bhi.n	8009cd6 <__multiply+0xb2>
 8009d10:	9b01      	ldr	r3, [sp, #4]
 8009d12:	f845 c003 	str.w	ip, [r5, r3]
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009d1c:	3104      	adds	r1, #4
 8009d1e:	f1b9 0f00 	cmp.w	r9, #0
 8009d22:	d021      	beq.n	8009d68 <__multiply+0x144>
 8009d24:	682b      	ldr	r3, [r5, #0]
 8009d26:	f104 0c14 	add.w	ip, r4, #20
 8009d2a:	46ae      	mov	lr, r5
 8009d2c:	f04f 0a00 	mov.w	sl, #0
 8009d30:	f8bc b000 	ldrh.w	fp, [ip]
 8009d34:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009d38:	fb09 770b 	mla	r7, r9, fp, r7
 8009d3c:	4457      	add	r7, sl
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009d44:	f84e 3b04 	str.w	r3, [lr], #4
 8009d48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009d4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d50:	f8be 3000 	ldrh.w	r3, [lr]
 8009d54:	fb09 330a 	mla	r3, r9, sl, r3
 8009d58:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009d5c:	4562      	cmp	r2, ip
 8009d5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d62:	d8e5      	bhi.n	8009d30 <__multiply+0x10c>
 8009d64:	9f01      	ldr	r7, [sp, #4]
 8009d66:	51eb      	str	r3, [r5, r7]
 8009d68:	3504      	adds	r5, #4
 8009d6a:	e799      	b.n	8009ca0 <__multiply+0x7c>
 8009d6c:	3e01      	subs	r6, #1
 8009d6e:	e79b      	b.n	8009ca8 <__multiply+0x84>
 8009d70:	0800af79 	.word	0x0800af79
 8009d74:	0800af8a 	.word	0x0800af8a

08009d78 <__pow5mult>:
 8009d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d7c:	4615      	mov	r5, r2
 8009d7e:	f012 0203 	ands.w	r2, r2, #3
 8009d82:	4607      	mov	r7, r0
 8009d84:	460e      	mov	r6, r1
 8009d86:	d007      	beq.n	8009d98 <__pow5mult+0x20>
 8009d88:	4c25      	ldr	r4, [pc, #148]	@ (8009e20 <__pow5mult+0xa8>)
 8009d8a:	3a01      	subs	r2, #1
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d92:	f7ff fe9f 	bl	8009ad4 <__multadd>
 8009d96:	4606      	mov	r6, r0
 8009d98:	10ad      	asrs	r5, r5, #2
 8009d9a:	d03d      	beq.n	8009e18 <__pow5mult+0xa0>
 8009d9c:	69fc      	ldr	r4, [r7, #28]
 8009d9e:	b97c      	cbnz	r4, 8009dc0 <__pow5mult+0x48>
 8009da0:	2010      	movs	r0, #16
 8009da2:	f7ff fd7f 	bl	80098a4 <malloc>
 8009da6:	4602      	mov	r2, r0
 8009da8:	61f8      	str	r0, [r7, #28]
 8009daa:	b928      	cbnz	r0, 8009db8 <__pow5mult+0x40>
 8009dac:	4b1d      	ldr	r3, [pc, #116]	@ (8009e24 <__pow5mult+0xac>)
 8009dae:	481e      	ldr	r0, [pc, #120]	@ (8009e28 <__pow5mult+0xb0>)
 8009db0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009db4:	f000 fbdc 	bl	800a570 <__assert_func>
 8009db8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009dbc:	6004      	str	r4, [r0, #0]
 8009dbe:	60c4      	str	r4, [r0, #12]
 8009dc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009dc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009dc8:	b94c      	cbnz	r4, 8009dde <__pow5mult+0x66>
 8009dca:	f240 2171 	movw	r1, #625	@ 0x271
 8009dce:	4638      	mov	r0, r7
 8009dd0:	f7ff ff12 	bl	8009bf8 <__i2b>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009dda:	4604      	mov	r4, r0
 8009ddc:	6003      	str	r3, [r0, #0]
 8009dde:	f04f 0900 	mov.w	r9, #0
 8009de2:	07eb      	lsls	r3, r5, #31
 8009de4:	d50a      	bpl.n	8009dfc <__pow5mult+0x84>
 8009de6:	4631      	mov	r1, r6
 8009de8:	4622      	mov	r2, r4
 8009dea:	4638      	mov	r0, r7
 8009dec:	f7ff ff1a 	bl	8009c24 <__multiply>
 8009df0:	4631      	mov	r1, r6
 8009df2:	4680      	mov	r8, r0
 8009df4:	4638      	mov	r0, r7
 8009df6:	f7ff fe4b 	bl	8009a90 <_Bfree>
 8009dfa:	4646      	mov	r6, r8
 8009dfc:	106d      	asrs	r5, r5, #1
 8009dfe:	d00b      	beq.n	8009e18 <__pow5mult+0xa0>
 8009e00:	6820      	ldr	r0, [r4, #0]
 8009e02:	b938      	cbnz	r0, 8009e14 <__pow5mult+0x9c>
 8009e04:	4622      	mov	r2, r4
 8009e06:	4621      	mov	r1, r4
 8009e08:	4638      	mov	r0, r7
 8009e0a:	f7ff ff0b 	bl	8009c24 <__multiply>
 8009e0e:	6020      	str	r0, [r4, #0]
 8009e10:	f8c0 9000 	str.w	r9, [r0]
 8009e14:	4604      	mov	r4, r0
 8009e16:	e7e4      	b.n	8009de2 <__pow5mult+0x6a>
 8009e18:	4630      	mov	r0, r6
 8009e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e1e:	bf00      	nop
 8009e20:	0800afe4 	.word	0x0800afe4
 8009e24:	0800af0a 	.word	0x0800af0a
 8009e28:	0800af8a 	.word	0x0800af8a

08009e2c <__lshift>:
 8009e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e30:	460c      	mov	r4, r1
 8009e32:	6849      	ldr	r1, [r1, #4]
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e3a:	68a3      	ldr	r3, [r4, #8]
 8009e3c:	4607      	mov	r7, r0
 8009e3e:	4691      	mov	r9, r2
 8009e40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e44:	f108 0601 	add.w	r6, r8, #1
 8009e48:	42b3      	cmp	r3, r6
 8009e4a:	db0b      	blt.n	8009e64 <__lshift+0x38>
 8009e4c:	4638      	mov	r0, r7
 8009e4e:	f7ff fddf 	bl	8009a10 <_Balloc>
 8009e52:	4605      	mov	r5, r0
 8009e54:	b948      	cbnz	r0, 8009e6a <__lshift+0x3e>
 8009e56:	4602      	mov	r2, r0
 8009e58:	4b28      	ldr	r3, [pc, #160]	@ (8009efc <__lshift+0xd0>)
 8009e5a:	4829      	ldr	r0, [pc, #164]	@ (8009f00 <__lshift+0xd4>)
 8009e5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009e60:	f000 fb86 	bl	800a570 <__assert_func>
 8009e64:	3101      	adds	r1, #1
 8009e66:	005b      	lsls	r3, r3, #1
 8009e68:	e7ee      	b.n	8009e48 <__lshift+0x1c>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	f100 0114 	add.w	r1, r0, #20
 8009e70:	f100 0210 	add.w	r2, r0, #16
 8009e74:	4618      	mov	r0, r3
 8009e76:	4553      	cmp	r3, sl
 8009e78:	db33      	blt.n	8009ee2 <__lshift+0xb6>
 8009e7a:	6920      	ldr	r0, [r4, #16]
 8009e7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e80:	f104 0314 	add.w	r3, r4, #20
 8009e84:	f019 091f 	ands.w	r9, r9, #31
 8009e88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e90:	d02b      	beq.n	8009eea <__lshift+0xbe>
 8009e92:	f1c9 0e20 	rsb	lr, r9, #32
 8009e96:	468a      	mov	sl, r1
 8009e98:	2200      	movs	r2, #0
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	fa00 f009 	lsl.w	r0, r0, r9
 8009ea0:	4310      	orrs	r0, r2
 8009ea2:	f84a 0b04 	str.w	r0, [sl], #4
 8009ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eaa:	459c      	cmp	ip, r3
 8009eac:	fa22 f20e 	lsr.w	r2, r2, lr
 8009eb0:	d8f3      	bhi.n	8009e9a <__lshift+0x6e>
 8009eb2:	ebac 0304 	sub.w	r3, ip, r4
 8009eb6:	3b15      	subs	r3, #21
 8009eb8:	f023 0303 	bic.w	r3, r3, #3
 8009ebc:	3304      	adds	r3, #4
 8009ebe:	f104 0015 	add.w	r0, r4, #21
 8009ec2:	4584      	cmp	ip, r0
 8009ec4:	bf38      	it	cc
 8009ec6:	2304      	movcc	r3, #4
 8009ec8:	50ca      	str	r2, [r1, r3]
 8009eca:	b10a      	cbz	r2, 8009ed0 <__lshift+0xa4>
 8009ecc:	f108 0602 	add.w	r6, r8, #2
 8009ed0:	3e01      	subs	r6, #1
 8009ed2:	4638      	mov	r0, r7
 8009ed4:	612e      	str	r6, [r5, #16]
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	f7ff fdda 	bl	8009a90 <_Bfree>
 8009edc:	4628      	mov	r0, r5
 8009ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	e7c5      	b.n	8009e76 <__lshift+0x4a>
 8009eea:	3904      	subs	r1, #4
 8009eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ef0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ef4:	459c      	cmp	ip, r3
 8009ef6:	d8f9      	bhi.n	8009eec <__lshift+0xc0>
 8009ef8:	e7ea      	b.n	8009ed0 <__lshift+0xa4>
 8009efa:	bf00      	nop
 8009efc:	0800af79 	.word	0x0800af79
 8009f00:	0800af8a 	.word	0x0800af8a

08009f04 <__mcmp>:
 8009f04:	690a      	ldr	r2, [r1, #16]
 8009f06:	4603      	mov	r3, r0
 8009f08:	6900      	ldr	r0, [r0, #16]
 8009f0a:	1a80      	subs	r0, r0, r2
 8009f0c:	b530      	push	{r4, r5, lr}
 8009f0e:	d10e      	bne.n	8009f2e <__mcmp+0x2a>
 8009f10:	3314      	adds	r3, #20
 8009f12:	3114      	adds	r1, #20
 8009f14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f24:	4295      	cmp	r5, r2
 8009f26:	d003      	beq.n	8009f30 <__mcmp+0x2c>
 8009f28:	d205      	bcs.n	8009f36 <__mcmp+0x32>
 8009f2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f2e:	bd30      	pop	{r4, r5, pc}
 8009f30:	42a3      	cmp	r3, r4
 8009f32:	d3f3      	bcc.n	8009f1c <__mcmp+0x18>
 8009f34:	e7fb      	b.n	8009f2e <__mcmp+0x2a>
 8009f36:	2001      	movs	r0, #1
 8009f38:	e7f9      	b.n	8009f2e <__mcmp+0x2a>
	...

08009f3c <__mdiff>:
 8009f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f40:	4689      	mov	r9, r1
 8009f42:	4606      	mov	r6, r0
 8009f44:	4611      	mov	r1, r2
 8009f46:	4648      	mov	r0, r9
 8009f48:	4614      	mov	r4, r2
 8009f4a:	f7ff ffdb 	bl	8009f04 <__mcmp>
 8009f4e:	1e05      	subs	r5, r0, #0
 8009f50:	d112      	bne.n	8009f78 <__mdiff+0x3c>
 8009f52:	4629      	mov	r1, r5
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7ff fd5b 	bl	8009a10 <_Balloc>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	b928      	cbnz	r0, 8009f6a <__mdiff+0x2e>
 8009f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800a05c <__mdiff+0x120>)
 8009f60:	f240 2137 	movw	r1, #567	@ 0x237
 8009f64:	483e      	ldr	r0, [pc, #248]	@ (800a060 <__mdiff+0x124>)
 8009f66:	f000 fb03 	bl	800a570 <__assert_func>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f70:	4610      	mov	r0, r2
 8009f72:	b003      	add	sp, #12
 8009f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f78:	bfbc      	itt	lt
 8009f7a:	464b      	movlt	r3, r9
 8009f7c:	46a1      	movlt	r9, r4
 8009f7e:	4630      	mov	r0, r6
 8009f80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009f84:	bfba      	itte	lt
 8009f86:	461c      	movlt	r4, r3
 8009f88:	2501      	movlt	r5, #1
 8009f8a:	2500      	movge	r5, #0
 8009f8c:	f7ff fd40 	bl	8009a10 <_Balloc>
 8009f90:	4602      	mov	r2, r0
 8009f92:	b918      	cbnz	r0, 8009f9c <__mdiff+0x60>
 8009f94:	4b31      	ldr	r3, [pc, #196]	@ (800a05c <__mdiff+0x120>)
 8009f96:	f240 2145 	movw	r1, #581	@ 0x245
 8009f9a:	e7e3      	b.n	8009f64 <__mdiff+0x28>
 8009f9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009fa0:	6926      	ldr	r6, [r4, #16]
 8009fa2:	60c5      	str	r5, [r0, #12]
 8009fa4:	f109 0310 	add.w	r3, r9, #16
 8009fa8:	f109 0514 	add.w	r5, r9, #20
 8009fac:	f104 0e14 	add.w	lr, r4, #20
 8009fb0:	f100 0b14 	add.w	fp, r0, #20
 8009fb4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009fb8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009fbc:	9301      	str	r3, [sp, #4]
 8009fbe:	46d9      	mov	r9, fp
 8009fc0:	f04f 0c00 	mov.w	ip, #0
 8009fc4:	9b01      	ldr	r3, [sp, #4]
 8009fc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009fca:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009fce:	9301      	str	r3, [sp, #4]
 8009fd0:	fa1f f38a 	uxth.w	r3, sl
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	b283      	uxth	r3, r0
 8009fd8:	1acb      	subs	r3, r1, r3
 8009fda:	0c00      	lsrs	r0, r0, #16
 8009fdc:	4463      	add	r3, ip
 8009fde:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009fe2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009fec:	4576      	cmp	r6, lr
 8009fee:	f849 3b04 	str.w	r3, [r9], #4
 8009ff2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ff6:	d8e5      	bhi.n	8009fc4 <__mdiff+0x88>
 8009ff8:	1b33      	subs	r3, r6, r4
 8009ffa:	3b15      	subs	r3, #21
 8009ffc:	f023 0303 	bic.w	r3, r3, #3
 800a000:	3415      	adds	r4, #21
 800a002:	3304      	adds	r3, #4
 800a004:	42a6      	cmp	r6, r4
 800a006:	bf38      	it	cc
 800a008:	2304      	movcc	r3, #4
 800a00a:	441d      	add	r5, r3
 800a00c:	445b      	add	r3, fp
 800a00e:	461e      	mov	r6, r3
 800a010:	462c      	mov	r4, r5
 800a012:	4544      	cmp	r4, r8
 800a014:	d30e      	bcc.n	800a034 <__mdiff+0xf8>
 800a016:	f108 0103 	add.w	r1, r8, #3
 800a01a:	1b49      	subs	r1, r1, r5
 800a01c:	f021 0103 	bic.w	r1, r1, #3
 800a020:	3d03      	subs	r5, #3
 800a022:	45a8      	cmp	r8, r5
 800a024:	bf38      	it	cc
 800a026:	2100      	movcc	r1, #0
 800a028:	440b      	add	r3, r1
 800a02a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a02e:	b191      	cbz	r1, 800a056 <__mdiff+0x11a>
 800a030:	6117      	str	r7, [r2, #16]
 800a032:	e79d      	b.n	8009f70 <__mdiff+0x34>
 800a034:	f854 1b04 	ldr.w	r1, [r4], #4
 800a038:	46e6      	mov	lr, ip
 800a03a:	0c08      	lsrs	r0, r1, #16
 800a03c:	fa1c fc81 	uxtah	ip, ip, r1
 800a040:	4471      	add	r1, lr
 800a042:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a046:	b289      	uxth	r1, r1
 800a048:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a04c:	f846 1b04 	str.w	r1, [r6], #4
 800a050:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a054:	e7dd      	b.n	800a012 <__mdiff+0xd6>
 800a056:	3f01      	subs	r7, #1
 800a058:	e7e7      	b.n	800a02a <__mdiff+0xee>
 800a05a:	bf00      	nop
 800a05c:	0800af79 	.word	0x0800af79
 800a060:	0800af8a 	.word	0x0800af8a

0800a064 <__d2b>:
 800a064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a068:	460f      	mov	r7, r1
 800a06a:	2101      	movs	r1, #1
 800a06c:	ec59 8b10 	vmov	r8, r9, d0
 800a070:	4616      	mov	r6, r2
 800a072:	f7ff fccd 	bl	8009a10 <_Balloc>
 800a076:	4604      	mov	r4, r0
 800a078:	b930      	cbnz	r0, 800a088 <__d2b+0x24>
 800a07a:	4602      	mov	r2, r0
 800a07c:	4b23      	ldr	r3, [pc, #140]	@ (800a10c <__d2b+0xa8>)
 800a07e:	4824      	ldr	r0, [pc, #144]	@ (800a110 <__d2b+0xac>)
 800a080:	f240 310f 	movw	r1, #783	@ 0x30f
 800a084:	f000 fa74 	bl	800a570 <__assert_func>
 800a088:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a08c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a090:	b10d      	cbz	r5, 800a096 <__d2b+0x32>
 800a092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a096:	9301      	str	r3, [sp, #4]
 800a098:	f1b8 0300 	subs.w	r3, r8, #0
 800a09c:	d023      	beq.n	800a0e6 <__d2b+0x82>
 800a09e:	4668      	mov	r0, sp
 800a0a0:	9300      	str	r3, [sp, #0]
 800a0a2:	f7ff fd7c 	bl	8009b9e <__lo0bits>
 800a0a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a0aa:	b1d0      	cbz	r0, 800a0e2 <__d2b+0x7e>
 800a0ac:	f1c0 0320 	rsb	r3, r0, #32
 800a0b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b4:	430b      	orrs	r3, r1
 800a0b6:	40c2      	lsrs	r2, r0
 800a0b8:	6163      	str	r3, [r4, #20]
 800a0ba:	9201      	str	r2, [sp, #4]
 800a0bc:	9b01      	ldr	r3, [sp, #4]
 800a0be:	61a3      	str	r3, [r4, #24]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	bf0c      	ite	eq
 800a0c4:	2201      	moveq	r2, #1
 800a0c6:	2202      	movne	r2, #2
 800a0c8:	6122      	str	r2, [r4, #16]
 800a0ca:	b1a5      	cbz	r5, 800a0f6 <__d2b+0x92>
 800a0cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a0d0:	4405      	add	r5, r0
 800a0d2:	603d      	str	r5, [r7, #0]
 800a0d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a0d8:	6030      	str	r0, [r6, #0]
 800a0da:	4620      	mov	r0, r4
 800a0dc:	b003      	add	sp, #12
 800a0de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0e2:	6161      	str	r1, [r4, #20]
 800a0e4:	e7ea      	b.n	800a0bc <__d2b+0x58>
 800a0e6:	a801      	add	r0, sp, #4
 800a0e8:	f7ff fd59 	bl	8009b9e <__lo0bits>
 800a0ec:	9b01      	ldr	r3, [sp, #4]
 800a0ee:	6163      	str	r3, [r4, #20]
 800a0f0:	3020      	adds	r0, #32
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	e7e8      	b.n	800a0c8 <__d2b+0x64>
 800a0f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a0fe:	6038      	str	r0, [r7, #0]
 800a100:	6918      	ldr	r0, [r3, #16]
 800a102:	f7ff fd2d 	bl	8009b60 <__hi0bits>
 800a106:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a10a:	e7e5      	b.n	800a0d8 <__d2b+0x74>
 800a10c:	0800af79 	.word	0x0800af79
 800a110:	0800af8a 	.word	0x0800af8a

0800a114 <__ssputs_r>:
 800a114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a118:	688e      	ldr	r6, [r1, #8]
 800a11a:	461f      	mov	r7, r3
 800a11c:	42be      	cmp	r6, r7
 800a11e:	680b      	ldr	r3, [r1, #0]
 800a120:	4682      	mov	sl, r0
 800a122:	460c      	mov	r4, r1
 800a124:	4690      	mov	r8, r2
 800a126:	d82d      	bhi.n	800a184 <__ssputs_r+0x70>
 800a128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a12c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a130:	d026      	beq.n	800a180 <__ssputs_r+0x6c>
 800a132:	6965      	ldr	r5, [r4, #20]
 800a134:	6909      	ldr	r1, [r1, #16]
 800a136:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a13a:	eba3 0901 	sub.w	r9, r3, r1
 800a13e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a142:	1c7b      	adds	r3, r7, #1
 800a144:	444b      	add	r3, r9
 800a146:	106d      	asrs	r5, r5, #1
 800a148:	429d      	cmp	r5, r3
 800a14a:	bf38      	it	cc
 800a14c:	461d      	movcc	r5, r3
 800a14e:	0553      	lsls	r3, r2, #21
 800a150:	d527      	bpl.n	800a1a2 <__ssputs_r+0x8e>
 800a152:	4629      	mov	r1, r5
 800a154:	f7ff fbd0 	bl	80098f8 <_malloc_r>
 800a158:	4606      	mov	r6, r0
 800a15a:	b360      	cbz	r0, 800a1b6 <__ssputs_r+0xa2>
 800a15c:	6921      	ldr	r1, [r4, #16]
 800a15e:	464a      	mov	r2, r9
 800a160:	f7fe fcfb 	bl	8008b5a <memcpy>
 800a164:	89a3      	ldrh	r3, [r4, #12]
 800a166:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a16a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a16e:	81a3      	strh	r3, [r4, #12]
 800a170:	6126      	str	r6, [r4, #16]
 800a172:	6165      	str	r5, [r4, #20]
 800a174:	444e      	add	r6, r9
 800a176:	eba5 0509 	sub.w	r5, r5, r9
 800a17a:	6026      	str	r6, [r4, #0]
 800a17c:	60a5      	str	r5, [r4, #8]
 800a17e:	463e      	mov	r6, r7
 800a180:	42be      	cmp	r6, r7
 800a182:	d900      	bls.n	800a186 <__ssputs_r+0x72>
 800a184:	463e      	mov	r6, r7
 800a186:	6820      	ldr	r0, [r4, #0]
 800a188:	4632      	mov	r2, r6
 800a18a:	4641      	mov	r1, r8
 800a18c:	f000 f9c6 	bl	800a51c <memmove>
 800a190:	68a3      	ldr	r3, [r4, #8]
 800a192:	1b9b      	subs	r3, r3, r6
 800a194:	60a3      	str	r3, [r4, #8]
 800a196:	6823      	ldr	r3, [r4, #0]
 800a198:	4433      	add	r3, r6
 800a19a:	6023      	str	r3, [r4, #0]
 800a19c:	2000      	movs	r0, #0
 800a19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a2:	462a      	mov	r2, r5
 800a1a4:	f000 fa28 	bl	800a5f8 <_realloc_r>
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	2800      	cmp	r0, #0
 800a1ac:	d1e0      	bne.n	800a170 <__ssputs_r+0x5c>
 800a1ae:	6921      	ldr	r1, [r4, #16]
 800a1b0:	4650      	mov	r0, sl
 800a1b2:	f7ff fb2d 	bl	8009810 <_free_r>
 800a1b6:	230c      	movs	r3, #12
 800a1b8:	f8ca 3000 	str.w	r3, [sl]
 800a1bc:	89a3      	ldrh	r3, [r4, #12]
 800a1be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1c2:	81a3      	strh	r3, [r4, #12]
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1c8:	e7e9      	b.n	800a19e <__ssputs_r+0x8a>
	...

0800a1cc <_svfiprintf_r>:
 800a1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d0:	4698      	mov	r8, r3
 800a1d2:	898b      	ldrh	r3, [r1, #12]
 800a1d4:	061b      	lsls	r3, r3, #24
 800a1d6:	b09d      	sub	sp, #116	@ 0x74
 800a1d8:	4607      	mov	r7, r0
 800a1da:	460d      	mov	r5, r1
 800a1dc:	4614      	mov	r4, r2
 800a1de:	d510      	bpl.n	800a202 <_svfiprintf_r+0x36>
 800a1e0:	690b      	ldr	r3, [r1, #16]
 800a1e2:	b973      	cbnz	r3, 800a202 <_svfiprintf_r+0x36>
 800a1e4:	2140      	movs	r1, #64	@ 0x40
 800a1e6:	f7ff fb87 	bl	80098f8 <_malloc_r>
 800a1ea:	6028      	str	r0, [r5, #0]
 800a1ec:	6128      	str	r0, [r5, #16]
 800a1ee:	b930      	cbnz	r0, 800a1fe <_svfiprintf_r+0x32>
 800a1f0:	230c      	movs	r3, #12
 800a1f2:	603b      	str	r3, [r7, #0]
 800a1f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1f8:	b01d      	add	sp, #116	@ 0x74
 800a1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1fe:	2340      	movs	r3, #64	@ 0x40
 800a200:	616b      	str	r3, [r5, #20]
 800a202:	2300      	movs	r3, #0
 800a204:	9309      	str	r3, [sp, #36]	@ 0x24
 800a206:	2320      	movs	r3, #32
 800a208:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a20c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a210:	2330      	movs	r3, #48	@ 0x30
 800a212:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a3b0 <_svfiprintf_r+0x1e4>
 800a216:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a21a:	f04f 0901 	mov.w	r9, #1
 800a21e:	4623      	mov	r3, r4
 800a220:	469a      	mov	sl, r3
 800a222:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a226:	b10a      	cbz	r2, 800a22c <_svfiprintf_r+0x60>
 800a228:	2a25      	cmp	r2, #37	@ 0x25
 800a22a:	d1f9      	bne.n	800a220 <_svfiprintf_r+0x54>
 800a22c:	ebba 0b04 	subs.w	fp, sl, r4
 800a230:	d00b      	beq.n	800a24a <_svfiprintf_r+0x7e>
 800a232:	465b      	mov	r3, fp
 800a234:	4622      	mov	r2, r4
 800a236:	4629      	mov	r1, r5
 800a238:	4638      	mov	r0, r7
 800a23a:	f7ff ff6b 	bl	800a114 <__ssputs_r>
 800a23e:	3001      	adds	r0, #1
 800a240:	f000 80a7 	beq.w	800a392 <_svfiprintf_r+0x1c6>
 800a244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a246:	445a      	add	r2, fp
 800a248:	9209      	str	r2, [sp, #36]	@ 0x24
 800a24a:	f89a 3000 	ldrb.w	r3, [sl]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 809f 	beq.w	800a392 <_svfiprintf_r+0x1c6>
 800a254:	2300      	movs	r3, #0
 800a256:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a25a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a25e:	f10a 0a01 	add.w	sl, sl, #1
 800a262:	9304      	str	r3, [sp, #16]
 800a264:	9307      	str	r3, [sp, #28]
 800a266:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a26a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a26c:	4654      	mov	r4, sl
 800a26e:	2205      	movs	r2, #5
 800a270:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a274:	484e      	ldr	r0, [pc, #312]	@ (800a3b0 <_svfiprintf_r+0x1e4>)
 800a276:	f7f5 ffcb 	bl	8000210 <memchr>
 800a27a:	9a04      	ldr	r2, [sp, #16]
 800a27c:	b9d8      	cbnz	r0, 800a2b6 <_svfiprintf_r+0xea>
 800a27e:	06d0      	lsls	r0, r2, #27
 800a280:	bf44      	itt	mi
 800a282:	2320      	movmi	r3, #32
 800a284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a288:	0711      	lsls	r1, r2, #28
 800a28a:	bf44      	itt	mi
 800a28c:	232b      	movmi	r3, #43	@ 0x2b
 800a28e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a292:	f89a 3000 	ldrb.w	r3, [sl]
 800a296:	2b2a      	cmp	r3, #42	@ 0x2a
 800a298:	d015      	beq.n	800a2c6 <_svfiprintf_r+0xfa>
 800a29a:	9a07      	ldr	r2, [sp, #28]
 800a29c:	4654      	mov	r4, sl
 800a29e:	2000      	movs	r0, #0
 800a2a0:	f04f 0c0a 	mov.w	ip, #10
 800a2a4:	4621      	mov	r1, r4
 800a2a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2aa:	3b30      	subs	r3, #48	@ 0x30
 800a2ac:	2b09      	cmp	r3, #9
 800a2ae:	d94b      	bls.n	800a348 <_svfiprintf_r+0x17c>
 800a2b0:	b1b0      	cbz	r0, 800a2e0 <_svfiprintf_r+0x114>
 800a2b2:	9207      	str	r2, [sp, #28]
 800a2b4:	e014      	b.n	800a2e0 <_svfiprintf_r+0x114>
 800a2b6:	eba0 0308 	sub.w	r3, r0, r8
 800a2ba:	fa09 f303 	lsl.w	r3, r9, r3
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	9304      	str	r3, [sp, #16]
 800a2c2:	46a2      	mov	sl, r4
 800a2c4:	e7d2      	b.n	800a26c <_svfiprintf_r+0xa0>
 800a2c6:	9b03      	ldr	r3, [sp, #12]
 800a2c8:	1d19      	adds	r1, r3, #4
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	9103      	str	r1, [sp, #12]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	bfbb      	ittet	lt
 800a2d2:	425b      	neglt	r3, r3
 800a2d4:	f042 0202 	orrlt.w	r2, r2, #2
 800a2d8:	9307      	strge	r3, [sp, #28]
 800a2da:	9307      	strlt	r3, [sp, #28]
 800a2dc:	bfb8      	it	lt
 800a2de:	9204      	strlt	r2, [sp, #16]
 800a2e0:	7823      	ldrb	r3, [r4, #0]
 800a2e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2e4:	d10a      	bne.n	800a2fc <_svfiprintf_r+0x130>
 800a2e6:	7863      	ldrb	r3, [r4, #1]
 800a2e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ea:	d132      	bne.n	800a352 <_svfiprintf_r+0x186>
 800a2ec:	9b03      	ldr	r3, [sp, #12]
 800a2ee:	1d1a      	adds	r2, r3, #4
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	9203      	str	r2, [sp, #12]
 800a2f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2f8:	3402      	adds	r4, #2
 800a2fa:	9305      	str	r3, [sp, #20]
 800a2fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a3c0 <_svfiprintf_r+0x1f4>
 800a300:	7821      	ldrb	r1, [r4, #0]
 800a302:	2203      	movs	r2, #3
 800a304:	4650      	mov	r0, sl
 800a306:	f7f5 ff83 	bl	8000210 <memchr>
 800a30a:	b138      	cbz	r0, 800a31c <_svfiprintf_r+0x150>
 800a30c:	9b04      	ldr	r3, [sp, #16]
 800a30e:	eba0 000a 	sub.w	r0, r0, sl
 800a312:	2240      	movs	r2, #64	@ 0x40
 800a314:	4082      	lsls	r2, r0
 800a316:	4313      	orrs	r3, r2
 800a318:	3401      	adds	r4, #1
 800a31a:	9304      	str	r3, [sp, #16]
 800a31c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a320:	4824      	ldr	r0, [pc, #144]	@ (800a3b4 <_svfiprintf_r+0x1e8>)
 800a322:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a326:	2206      	movs	r2, #6
 800a328:	f7f5 ff72 	bl	8000210 <memchr>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	d036      	beq.n	800a39e <_svfiprintf_r+0x1d2>
 800a330:	4b21      	ldr	r3, [pc, #132]	@ (800a3b8 <_svfiprintf_r+0x1ec>)
 800a332:	bb1b      	cbnz	r3, 800a37c <_svfiprintf_r+0x1b0>
 800a334:	9b03      	ldr	r3, [sp, #12]
 800a336:	3307      	adds	r3, #7
 800a338:	f023 0307 	bic.w	r3, r3, #7
 800a33c:	3308      	adds	r3, #8
 800a33e:	9303      	str	r3, [sp, #12]
 800a340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a342:	4433      	add	r3, r6
 800a344:	9309      	str	r3, [sp, #36]	@ 0x24
 800a346:	e76a      	b.n	800a21e <_svfiprintf_r+0x52>
 800a348:	fb0c 3202 	mla	r2, ip, r2, r3
 800a34c:	460c      	mov	r4, r1
 800a34e:	2001      	movs	r0, #1
 800a350:	e7a8      	b.n	800a2a4 <_svfiprintf_r+0xd8>
 800a352:	2300      	movs	r3, #0
 800a354:	3401      	adds	r4, #1
 800a356:	9305      	str	r3, [sp, #20]
 800a358:	4619      	mov	r1, r3
 800a35a:	f04f 0c0a 	mov.w	ip, #10
 800a35e:	4620      	mov	r0, r4
 800a360:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a364:	3a30      	subs	r2, #48	@ 0x30
 800a366:	2a09      	cmp	r2, #9
 800a368:	d903      	bls.n	800a372 <_svfiprintf_r+0x1a6>
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d0c6      	beq.n	800a2fc <_svfiprintf_r+0x130>
 800a36e:	9105      	str	r1, [sp, #20]
 800a370:	e7c4      	b.n	800a2fc <_svfiprintf_r+0x130>
 800a372:	fb0c 2101 	mla	r1, ip, r1, r2
 800a376:	4604      	mov	r4, r0
 800a378:	2301      	movs	r3, #1
 800a37a:	e7f0      	b.n	800a35e <_svfiprintf_r+0x192>
 800a37c:	ab03      	add	r3, sp, #12
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	462a      	mov	r2, r5
 800a382:	4b0e      	ldr	r3, [pc, #56]	@ (800a3bc <_svfiprintf_r+0x1f0>)
 800a384:	a904      	add	r1, sp, #16
 800a386:	4638      	mov	r0, r7
 800a388:	f7fd fe66 	bl	8008058 <_printf_float>
 800a38c:	1c42      	adds	r2, r0, #1
 800a38e:	4606      	mov	r6, r0
 800a390:	d1d6      	bne.n	800a340 <_svfiprintf_r+0x174>
 800a392:	89ab      	ldrh	r3, [r5, #12]
 800a394:	065b      	lsls	r3, r3, #25
 800a396:	f53f af2d 	bmi.w	800a1f4 <_svfiprintf_r+0x28>
 800a39a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a39c:	e72c      	b.n	800a1f8 <_svfiprintf_r+0x2c>
 800a39e:	ab03      	add	r3, sp, #12
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	462a      	mov	r2, r5
 800a3a4:	4b05      	ldr	r3, [pc, #20]	@ (800a3bc <_svfiprintf_r+0x1f0>)
 800a3a6:	a904      	add	r1, sp, #16
 800a3a8:	4638      	mov	r0, r7
 800a3aa:	f7fe f8ed 	bl	8008588 <_printf_i>
 800a3ae:	e7ed      	b.n	800a38c <_svfiprintf_r+0x1c0>
 800a3b0:	0800b0e0 	.word	0x0800b0e0
 800a3b4:	0800b0ea 	.word	0x0800b0ea
 800a3b8:	08008059 	.word	0x08008059
 800a3bc:	0800a115 	.word	0x0800a115
 800a3c0:	0800b0e6 	.word	0x0800b0e6

0800a3c4 <__sflush_r>:
 800a3c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3cc:	0716      	lsls	r6, r2, #28
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	d454      	bmi.n	800a47e <__sflush_r+0xba>
 800a3d4:	684b      	ldr	r3, [r1, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	dc02      	bgt.n	800a3e0 <__sflush_r+0x1c>
 800a3da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	dd48      	ble.n	800a472 <__sflush_r+0xae>
 800a3e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3e2:	2e00      	cmp	r6, #0
 800a3e4:	d045      	beq.n	800a472 <__sflush_r+0xae>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a3ec:	682f      	ldr	r7, [r5, #0]
 800a3ee:	6a21      	ldr	r1, [r4, #32]
 800a3f0:	602b      	str	r3, [r5, #0]
 800a3f2:	d030      	beq.n	800a456 <__sflush_r+0x92>
 800a3f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a3f6:	89a3      	ldrh	r3, [r4, #12]
 800a3f8:	0759      	lsls	r1, r3, #29
 800a3fa:	d505      	bpl.n	800a408 <__sflush_r+0x44>
 800a3fc:	6863      	ldr	r3, [r4, #4]
 800a3fe:	1ad2      	subs	r2, r2, r3
 800a400:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a402:	b10b      	cbz	r3, 800a408 <__sflush_r+0x44>
 800a404:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a406:	1ad2      	subs	r2, r2, r3
 800a408:	2300      	movs	r3, #0
 800a40a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a40c:	6a21      	ldr	r1, [r4, #32]
 800a40e:	4628      	mov	r0, r5
 800a410:	47b0      	blx	r6
 800a412:	1c43      	adds	r3, r0, #1
 800a414:	89a3      	ldrh	r3, [r4, #12]
 800a416:	d106      	bne.n	800a426 <__sflush_r+0x62>
 800a418:	6829      	ldr	r1, [r5, #0]
 800a41a:	291d      	cmp	r1, #29
 800a41c:	d82b      	bhi.n	800a476 <__sflush_r+0xb2>
 800a41e:	4a2a      	ldr	r2, [pc, #168]	@ (800a4c8 <__sflush_r+0x104>)
 800a420:	410a      	asrs	r2, r1
 800a422:	07d6      	lsls	r6, r2, #31
 800a424:	d427      	bmi.n	800a476 <__sflush_r+0xb2>
 800a426:	2200      	movs	r2, #0
 800a428:	6062      	str	r2, [r4, #4]
 800a42a:	04d9      	lsls	r1, r3, #19
 800a42c:	6922      	ldr	r2, [r4, #16]
 800a42e:	6022      	str	r2, [r4, #0]
 800a430:	d504      	bpl.n	800a43c <__sflush_r+0x78>
 800a432:	1c42      	adds	r2, r0, #1
 800a434:	d101      	bne.n	800a43a <__sflush_r+0x76>
 800a436:	682b      	ldr	r3, [r5, #0]
 800a438:	b903      	cbnz	r3, 800a43c <__sflush_r+0x78>
 800a43a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a43c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a43e:	602f      	str	r7, [r5, #0]
 800a440:	b1b9      	cbz	r1, 800a472 <__sflush_r+0xae>
 800a442:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a446:	4299      	cmp	r1, r3
 800a448:	d002      	beq.n	800a450 <__sflush_r+0x8c>
 800a44a:	4628      	mov	r0, r5
 800a44c:	f7ff f9e0 	bl	8009810 <_free_r>
 800a450:	2300      	movs	r3, #0
 800a452:	6363      	str	r3, [r4, #52]	@ 0x34
 800a454:	e00d      	b.n	800a472 <__sflush_r+0xae>
 800a456:	2301      	movs	r3, #1
 800a458:	4628      	mov	r0, r5
 800a45a:	47b0      	blx	r6
 800a45c:	4602      	mov	r2, r0
 800a45e:	1c50      	adds	r0, r2, #1
 800a460:	d1c9      	bne.n	800a3f6 <__sflush_r+0x32>
 800a462:	682b      	ldr	r3, [r5, #0]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d0c6      	beq.n	800a3f6 <__sflush_r+0x32>
 800a468:	2b1d      	cmp	r3, #29
 800a46a:	d001      	beq.n	800a470 <__sflush_r+0xac>
 800a46c:	2b16      	cmp	r3, #22
 800a46e:	d11e      	bne.n	800a4ae <__sflush_r+0xea>
 800a470:	602f      	str	r7, [r5, #0]
 800a472:	2000      	movs	r0, #0
 800a474:	e022      	b.n	800a4bc <__sflush_r+0xf8>
 800a476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a47a:	b21b      	sxth	r3, r3
 800a47c:	e01b      	b.n	800a4b6 <__sflush_r+0xf2>
 800a47e:	690f      	ldr	r7, [r1, #16]
 800a480:	2f00      	cmp	r7, #0
 800a482:	d0f6      	beq.n	800a472 <__sflush_r+0xae>
 800a484:	0793      	lsls	r3, r2, #30
 800a486:	680e      	ldr	r6, [r1, #0]
 800a488:	bf08      	it	eq
 800a48a:	694b      	ldreq	r3, [r1, #20]
 800a48c:	600f      	str	r7, [r1, #0]
 800a48e:	bf18      	it	ne
 800a490:	2300      	movne	r3, #0
 800a492:	eba6 0807 	sub.w	r8, r6, r7
 800a496:	608b      	str	r3, [r1, #8]
 800a498:	f1b8 0f00 	cmp.w	r8, #0
 800a49c:	dde9      	ble.n	800a472 <__sflush_r+0xae>
 800a49e:	6a21      	ldr	r1, [r4, #32]
 800a4a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4a2:	4643      	mov	r3, r8
 800a4a4:	463a      	mov	r2, r7
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	47b0      	blx	r6
 800a4aa:	2800      	cmp	r0, #0
 800a4ac:	dc08      	bgt.n	800a4c0 <__sflush_r+0xfc>
 800a4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4b6:	81a3      	strh	r3, [r4, #12]
 800a4b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4c0:	4407      	add	r7, r0
 800a4c2:	eba8 0800 	sub.w	r8, r8, r0
 800a4c6:	e7e7      	b.n	800a498 <__sflush_r+0xd4>
 800a4c8:	dfbffffe 	.word	0xdfbffffe

0800a4cc <_fflush_r>:
 800a4cc:	b538      	push	{r3, r4, r5, lr}
 800a4ce:	690b      	ldr	r3, [r1, #16]
 800a4d0:	4605      	mov	r5, r0
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	b913      	cbnz	r3, 800a4dc <_fflush_r+0x10>
 800a4d6:	2500      	movs	r5, #0
 800a4d8:	4628      	mov	r0, r5
 800a4da:	bd38      	pop	{r3, r4, r5, pc}
 800a4dc:	b118      	cbz	r0, 800a4e6 <_fflush_r+0x1a>
 800a4de:	6a03      	ldr	r3, [r0, #32]
 800a4e0:	b90b      	cbnz	r3, 800a4e6 <_fflush_r+0x1a>
 800a4e2:	f7fe f9fd 	bl	80088e0 <__sinit>
 800a4e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d0f3      	beq.n	800a4d6 <_fflush_r+0xa>
 800a4ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a4f0:	07d0      	lsls	r0, r2, #31
 800a4f2:	d404      	bmi.n	800a4fe <_fflush_r+0x32>
 800a4f4:	0599      	lsls	r1, r3, #22
 800a4f6:	d402      	bmi.n	800a4fe <_fflush_r+0x32>
 800a4f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4fa:	f7fe fb2c 	bl	8008b56 <__retarget_lock_acquire_recursive>
 800a4fe:	4628      	mov	r0, r5
 800a500:	4621      	mov	r1, r4
 800a502:	f7ff ff5f 	bl	800a3c4 <__sflush_r>
 800a506:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a508:	07da      	lsls	r2, r3, #31
 800a50a:	4605      	mov	r5, r0
 800a50c:	d4e4      	bmi.n	800a4d8 <_fflush_r+0xc>
 800a50e:	89a3      	ldrh	r3, [r4, #12]
 800a510:	059b      	lsls	r3, r3, #22
 800a512:	d4e1      	bmi.n	800a4d8 <_fflush_r+0xc>
 800a514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a516:	f7fe fb1f 	bl	8008b58 <__retarget_lock_release_recursive>
 800a51a:	e7dd      	b.n	800a4d8 <_fflush_r+0xc>

0800a51c <memmove>:
 800a51c:	4288      	cmp	r0, r1
 800a51e:	b510      	push	{r4, lr}
 800a520:	eb01 0402 	add.w	r4, r1, r2
 800a524:	d902      	bls.n	800a52c <memmove+0x10>
 800a526:	4284      	cmp	r4, r0
 800a528:	4623      	mov	r3, r4
 800a52a:	d807      	bhi.n	800a53c <memmove+0x20>
 800a52c:	1e43      	subs	r3, r0, #1
 800a52e:	42a1      	cmp	r1, r4
 800a530:	d008      	beq.n	800a544 <memmove+0x28>
 800a532:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a53a:	e7f8      	b.n	800a52e <memmove+0x12>
 800a53c:	4402      	add	r2, r0
 800a53e:	4601      	mov	r1, r0
 800a540:	428a      	cmp	r2, r1
 800a542:	d100      	bne.n	800a546 <memmove+0x2a>
 800a544:	bd10      	pop	{r4, pc}
 800a546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a54e:	e7f7      	b.n	800a540 <memmove+0x24>

0800a550 <_sbrk_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4d06      	ldr	r5, [pc, #24]	@ (800a56c <_sbrk_r+0x1c>)
 800a554:	2300      	movs	r3, #0
 800a556:	4604      	mov	r4, r0
 800a558:	4608      	mov	r0, r1
 800a55a:	602b      	str	r3, [r5, #0]
 800a55c:	f7f8 fede 	bl	800331c <_sbrk>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	d102      	bne.n	800a56a <_sbrk_r+0x1a>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	b103      	cbz	r3, 800a56a <_sbrk_r+0x1a>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	2000522c 	.word	0x2000522c

0800a570 <__assert_func>:
 800a570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a572:	4614      	mov	r4, r2
 800a574:	461a      	mov	r2, r3
 800a576:	4b09      	ldr	r3, [pc, #36]	@ (800a59c <__assert_func+0x2c>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4605      	mov	r5, r0
 800a57c:	68d8      	ldr	r0, [r3, #12]
 800a57e:	b954      	cbnz	r4, 800a596 <__assert_func+0x26>
 800a580:	4b07      	ldr	r3, [pc, #28]	@ (800a5a0 <__assert_func+0x30>)
 800a582:	461c      	mov	r4, r3
 800a584:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a588:	9100      	str	r1, [sp, #0]
 800a58a:	462b      	mov	r3, r5
 800a58c:	4905      	ldr	r1, [pc, #20]	@ (800a5a4 <__assert_func+0x34>)
 800a58e:	f000 f86f 	bl	800a670 <fiprintf>
 800a592:	f000 f87f 	bl	800a694 <abort>
 800a596:	4b04      	ldr	r3, [pc, #16]	@ (800a5a8 <__assert_func+0x38>)
 800a598:	e7f4      	b.n	800a584 <__assert_func+0x14>
 800a59a:	bf00      	nop
 800a59c:	20000018 	.word	0x20000018
 800a5a0:	0800b136 	.word	0x0800b136
 800a5a4:	0800b108 	.word	0x0800b108
 800a5a8:	0800b0fb 	.word	0x0800b0fb

0800a5ac <_calloc_r>:
 800a5ac:	b570      	push	{r4, r5, r6, lr}
 800a5ae:	fba1 5402 	umull	r5, r4, r1, r2
 800a5b2:	b93c      	cbnz	r4, 800a5c4 <_calloc_r+0x18>
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	f7ff f99f 	bl	80098f8 <_malloc_r>
 800a5ba:	4606      	mov	r6, r0
 800a5bc:	b928      	cbnz	r0, 800a5ca <_calloc_r+0x1e>
 800a5be:	2600      	movs	r6, #0
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	bd70      	pop	{r4, r5, r6, pc}
 800a5c4:	220c      	movs	r2, #12
 800a5c6:	6002      	str	r2, [r0, #0]
 800a5c8:	e7f9      	b.n	800a5be <_calloc_r+0x12>
 800a5ca:	462a      	mov	r2, r5
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	f7fe fa44 	bl	8008a5a <memset>
 800a5d2:	e7f5      	b.n	800a5c0 <_calloc_r+0x14>

0800a5d4 <__ascii_mbtowc>:
 800a5d4:	b082      	sub	sp, #8
 800a5d6:	b901      	cbnz	r1, 800a5da <__ascii_mbtowc+0x6>
 800a5d8:	a901      	add	r1, sp, #4
 800a5da:	b142      	cbz	r2, 800a5ee <__ascii_mbtowc+0x1a>
 800a5dc:	b14b      	cbz	r3, 800a5f2 <__ascii_mbtowc+0x1e>
 800a5de:	7813      	ldrb	r3, [r2, #0]
 800a5e0:	600b      	str	r3, [r1, #0]
 800a5e2:	7812      	ldrb	r2, [r2, #0]
 800a5e4:	1e10      	subs	r0, r2, #0
 800a5e6:	bf18      	it	ne
 800a5e8:	2001      	movne	r0, #1
 800a5ea:	b002      	add	sp, #8
 800a5ec:	4770      	bx	lr
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	e7fb      	b.n	800a5ea <__ascii_mbtowc+0x16>
 800a5f2:	f06f 0001 	mvn.w	r0, #1
 800a5f6:	e7f8      	b.n	800a5ea <__ascii_mbtowc+0x16>

0800a5f8 <_realloc_r>:
 800a5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fc:	4680      	mov	r8, r0
 800a5fe:	4615      	mov	r5, r2
 800a600:	460c      	mov	r4, r1
 800a602:	b921      	cbnz	r1, 800a60e <_realloc_r+0x16>
 800a604:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a608:	4611      	mov	r1, r2
 800a60a:	f7ff b975 	b.w	80098f8 <_malloc_r>
 800a60e:	b92a      	cbnz	r2, 800a61c <_realloc_r+0x24>
 800a610:	f7ff f8fe 	bl	8009810 <_free_r>
 800a614:	2400      	movs	r4, #0
 800a616:	4620      	mov	r0, r4
 800a618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a61c:	f000 f841 	bl	800a6a2 <_malloc_usable_size_r>
 800a620:	4285      	cmp	r5, r0
 800a622:	4606      	mov	r6, r0
 800a624:	d802      	bhi.n	800a62c <_realloc_r+0x34>
 800a626:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a62a:	d8f4      	bhi.n	800a616 <_realloc_r+0x1e>
 800a62c:	4629      	mov	r1, r5
 800a62e:	4640      	mov	r0, r8
 800a630:	f7ff f962 	bl	80098f8 <_malloc_r>
 800a634:	4607      	mov	r7, r0
 800a636:	2800      	cmp	r0, #0
 800a638:	d0ec      	beq.n	800a614 <_realloc_r+0x1c>
 800a63a:	42b5      	cmp	r5, r6
 800a63c:	462a      	mov	r2, r5
 800a63e:	4621      	mov	r1, r4
 800a640:	bf28      	it	cs
 800a642:	4632      	movcs	r2, r6
 800a644:	f7fe fa89 	bl	8008b5a <memcpy>
 800a648:	4621      	mov	r1, r4
 800a64a:	4640      	mov	r0, r8
 800a64c:	f7ff f8e0 	bl	8009810 <_free_r>
 800a650:	463c      	mov	r4, r7
 800a652:	e7e0      	b.n	800a616 <_realloc_r+0x1e>

0800a654 <__ascii_wctomb>:
 800a654:	4603      	mov	r3, r0
 800a656:	4608      	mov	r0, r1
 800a658:	b141      	cbz	r1, 800a66c <__ascii_wctomb+0x18>
 800a65a:	2aff      	cmp	r2, #255	@ 0xff
 800a65c:	d904      	bls.n	800a668 <__ascii_wctomb+0x14>
 800a65e:	228a      	movs	r2, #138	@ 0x8a
 800a660:	601a      	str	r2, [r3, #0]
 800a662:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a666:	4770      	bx	lr
 800a668:	700a      	strb	r2, [r1, #0]
 800a66a:	2001      	movs	r0, #1
 800a66c:	4770      	bx	lr
	...

0800a670 <fiprintf>:
 800a670:	b40e      	push	{r1, r2, r3}
 800a672:	b503      	push	{r0, r1, lr}
 800a674:	4601      	mov	r1, r0
 800a676:	ab03      	add	r3, sp, #12
 800a678:	4805      	ldr	r0, [pc, #20]	@ (800a690 <fiprintf+0x20>)
 800a67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a67e:	6800      	ldr	r0, [r0, #0]
 800a680:	9301      	str	r3, [sp, #4]
 800a682:	f000 f83f 	bl	800a704 <_vfiprintf_r>
 800a686:	b002      	add	sp, #8
 800a688:	f85d eb04 	ldr.w	lr, [sp], #4
 800a68c:	b003      	add	sp, #12
 800a68e:	4770      	bx	lr
 800a690:	20000018 	.word	0x20000018

0800a694 <abort>:
 800a694:	b508      	push	{r3, lr}
 800a696:	2006      	movs	r0, #6
 800a698:	f000 fa08 	bl	800aaac <raise>
 800a69c:	2001      	movs	r0, #1
 800a69e:	f7f8 fdc5 	bl	800322c <_exit>

0800a6a2 <_malloc_usable_size_r>:
 800a6a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6a6:	1f18      	subs	r0, r3, #4
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	bfbc      	itt	lt
 800a6ac:	580b      	ldrlt	r3, [r1, r0]
 800a6ae:	18c0      	addlt	r0, r0, r3
 800a6b0:	4770      	bx	lr

0800a6b2 <__sfputc_r>:
 800a6b2:	6893      	ldr	r3, [r2, #8]
 800a6b4:	3b01      	subs	r3, #1
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	b410      	push	{r4}
 800a6ba:	6093      	str	r3, [r2, #8]
 800a6bc:	da08      	bge.n	800a6d0 <__sfputc_r+0x1e>
 800a6be:	6994      	ldr	r4, [r2, #24]
 800a6c0:	42a3      	cmp	r3, r4
 800a6c2:	db01      	blt.n	800a6c8 <__sfputc_r+0x16>
 800a6c4:	290a      	cmp	r1, #10
 800a6c6:	d103      	bne.n	800a6d0 <__sfputc_r+0x1e>
 800a6c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6cc:	f000 b932 	b.w	800a934 <__swbuf_r>
 800a6d0:	6813      	ldr	r3, [r2, #0]
 800a6d2:	1c58      	adds	r0, r3, #1
 800a6d4:	6010      	str	r0, [r2, #0]
 800a6d6:	7019      	strb	r1, [r3, #0]
 800a6d8:	4608      	mov	r0, r1
 800a6da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <__sfputs_r>:
 800a6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	460f      	mov	r7, r1
 800a6e6:	4614      	mov	r4, r2
 800a6e8:	18d5      	adds	r5, r2, r3
 800a6ea:	42ac      	cmp	r4, r5
 800a6ec:	d101      	bne.n	800a6f2 <__sfputs_r+0x12>
 800a6ee:	2000      	movs	r0, #0
 800a6f0:	e007      	b.n	800a702 <__sfputs_r+0x22>
 800a6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6f6:	463a      	mov	r2, r7
 800a6f8:	4630      	mov	r0, r6
 800a6fa:	f7ff ffda 	bl	800a6b2 <__sfputc_r>
 800a6fe:	1c43      	adds	r3, r0, #1
 800a700:	d1f3      	bne.n	800a6ea <__sfputs_r+0xa>
 800a702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a704 <_vfiprintf_r>:
 800a704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a708:	460d      	mov	r5, r1
 800a70a:	b09d      	sub	sp, #116	@ 0x74
 800a70c:	4614      	mov	r4, r2
 800a70e:	4698      	mov	r8, r3
 800a710:	4606      	mov	r6, r0
 800a712:	b118      	cbz	r0, 800a71c <_vfiprintf_r+0x18>
 800a714:	6a03      	ldr	r3, [r0, #32]
 800a716:	b90b      	cbnz	r3, 800a71c <_vfiprintf_r+0x18>
 800a718:	f7fe f8e2 	bl	80088e0 <__sinit>
 800a71c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a71e:	07d9      	lsls	r1, r3, #31
 800a720:	d405      	bmi.n	800a72e <_vfiprintf_r+0x2a>
 800a722:	89ab      	ldrh	r3, [r5, #12]
 800a724:	059a      	lsls	r2, r3, #22
 800a726:	d402      	bmi.n	800a72e <_vfiprintf_r+0x2a>
 800a728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a72a:	f7fe fa14 	bl	8008b56 <__retarget_lock_acquire_recursive>
 800a72e:	89ab      	ldrh	r3, [r5, #12]
 800a730:	071b      	lsls	r3, r3, #28
 800a732:	d501      	bpl.n	800a738 <_vfiprintf_r+0x34>
 800a734:	692b      	ldr	r3, [r5, #16]
 800a736:	b99b      	cbnz	r3, 800a760 <_vfiprintf_r+0x5c>
 800a738:	4629      	mov	r1, r5
 800a73a:	4630      	mov	r0, r6
 800a73c:	f000 f938 	bl	800a9b0 <__swsetup_r>
 800a740:	b170      	cbz	r0, 800a760 <_vfiprintf_r+0x5c>
 800a742:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a744:	07dc      	lsls	r4, r3, #31
 800a746:	d504      	bpl.n	800a752 <_vfiprintf_r+0x4e>
 800a748:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a74c:	b01d      	add	sp, #116	@ 0x74
 800a74e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a752:	89ab      	ldrh	r3, [r5, #12]
 800a754:	0598      	lsls	r0, r3, #22
 800a756:	d4f7      	bmi.n	800a748 <_vfiprintf_r+0x44>
 800a758:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a75a:	f7fe f9fd 	bl	8008b58 <__retarget_lock_release_recursive>
 800a75e:	e7f3      	b.n	800a748 <_vfiprintf_r+0x44>
 800a760:	2300      	movs	r3, #0
 800a762:	9309      	str	r3, [sp, #36]	@ 0x24
 800a764:	2320      	movs	r3, #32
 800a766:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a76a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a76e:	2330      	movs	r3, #48	@ 0x30
 800a770:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a920 <_vfiprintf_r+0x21c>
 800a774:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a778:	f04f 0901 	mov.w	r9, #1
 800a77c:	4623      	mov	r3, r4
 800a77e:	469a      	mov	sl, r3
 800a780:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a784:	b10a      	cbz	r2, 800a78a <_vfiprintf_r+0x86>
 800a786:	2a25      	cmp	r2, #37	@ 0x25
 800a788:	d1f9      	bne.n	800a77e <_vfiprintf_r+0x7a>
 800a78a:	ebba 0b04 	subs.w	fp, sl, r4
 800a78e:	d00b      	beq.n	800a7a8 <_vfiprintf_r+0xa4>
 800a790:	465b      	mov	r3, fp
 800a792:	4622      	mov	r2, r4
 800a794:	4629      	mov	r1, r5
 800a796:	4630      	mov	r0, r6
 800a798:	f7ff ffa2 	bl	800a6e0 <__sfputs_r>
 800a79c:	3001      	adds	r0, #1
 800a79e:	f000 80a7 	beq.w	800a8f0 <_vfiprintf_r+0x1ec>
 800a7a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7a4:	445a      	add	r2, fp
 800a7a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	f000 809f 	beq.w	800a8f0 <_vfiprintf_r+0x1ec>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7bc:	f10a 0a01 	add.w	sl, sl, #1
 800a7c0:	9304      	str	r3, [sp, #16]
 800a7c2:	9307      	str	r3, [sp, #28]
 800a7c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7ca:	4654      	mov	r4, sl
 800a7cc:	2205      	movs	r2, #5
 800a7ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7d2:	4853      	ldr	r0, [pc, #332]	@ (800a920 <_vfiprintf_r+0x21c>)
 800a7d4:	f7f5 fd1c 	bl	8000210 <memchr>
 800a7d8:	9a04      	ldr	r2, [sp, #16]
 800a7da:	b9d8      	cbnz	r0, 800a814 <_vfiprintf_r+0x110>
 800a7dc:	06d1      	lsls	r1, r2, #27
 800a7de:	bf44      	itt	mi
 800a7e0:	2320      	movmi	r3, #32
 800a7e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7e6:	0713      	lsls	r3, r2, #28
 800a7e8:	bf44      	itt	mi
 800a7ea:	232b      	movmi	r3, #43	@ 0x2b
 800a7ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a7f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7f6:	d015      	beq.n	800a824 <_vfiprintf_r+0x120>
 800a7f8:	9a07      	ldr	r2, [sp, #28]
 800a7fa:	4654      	mov	r4, sl
 800a7fc:	2000      	movs	r0, #0
 800a7fe:	f04f 0c0a 	mov.w	ip, #10
 800a802:	4621      	mov	r1, r4
 800a804:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a808:	3b30      	subs	r3, #48	@ 0x30
 800a80a:	2b09      	cmp	r3, #9
 800a80c:	d94b      	bls.n	800a8a6 <_vfiprintf_r+0x1a2>
 800a80e:	b1b0      	cbz	r0, 800a83e <_vfiprintf_r+0x13a>
 800a810:	9207      	str	r2, [sp, #28]
 800a812:	e014      	b.n	800a83e <_vfiprintf_r+0x13a>
 800a814:	eba0 0308 	sub.w	r3, r0, r8
 800a818:	fa09 f303 	lsl.w	r3, r9, r3
 800a81c:	4313      	orrs	r3, r2
 800a81e:	9304      	str	r3, [sp, #16]
 800a820:	46a2      	mov	sl, r4
 800a822:	e7d2      	b.n	800a7ca <_vfiprintf_r+0xc6>
 800a824:	9b03      	ldr	r3, [sp, #12]
 800a826:	1d19      	adds	r1, r3, #4
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	9103      	str	r1, [sp, #12]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	bfbb      	ittet	lt
 800a830:	425b      	neglt	r3, r3
 800a832:	f042 0202 	orrlt.w	r2, r2, #2
 800a836:	9307      	strge	r3, [sp, #28]
 800a838:	9307      	strlt	r3, [sp, #28]
 800a83a:	bfb8      	it	lt
 800a83c:	9204      	strlt	r2, [sp, #16]
 800a83e:	7823      	ldrb	r3, [r4, #0]
 800a840:	2b2e      	cmp	r3, #46	@ 0x2e
 800a842:	d10a      	bne.n	800a85a <_vfiprintf_r+0x156>
 800a844:	7863      	ldrb	r3, [r4, #1]
 800a846:	2b2a      	cmp	r3, #42	@ 0x2a
 800a848:	d132      	bne.n	800a8b0 <_vfiprintf_r+0x1ac>
 800a84a:	9b03      	ldr	r3, [sp, #12]
 800a84c:	1d1a      	adds	r2, r3, #4
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	9203      	str	r2, [sp, #12]
 800a852:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a856:	3402      	adds	r4, #2
 800a858:	9305      	str	r3, [sp, #20]
 800a85a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a930 <_vfiprintf_r+0x22c>
 800a85e:	7821      	ldrb	r1, [r4, #0]
 800a860:	2203      	movs	r2, #3
 800a862:	4650      	mov	r0, sl
 800a864:	f7f5 fcd4 	bl	8000210 <memchr>
 800a868:	b138      	cbz	r0, 800a87a <_vfiprintf_r+0x176>
 800a86a:	9b04      	ldr	r3, [sp, #16]
 800a86c:	eba0 000a 	sub.w	r0, r0, sl
 800a870:	2240      	movs	r2, #64	@ 0x40
 800a872:	4082      	lsls	r2, r0
 800a874:	4313      	orrs	r3, r2
 800a876:	3401      	adds	r4, #1
 800a878:	9304      	str	r3, [sp, #16]
 800a87a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a87e:	4829      	ldr	r0, [pc, #164]	@ (800a924 <_vfiprintf_r+0x220>)
 800a880:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a884:	2206      	movs	r2, #6
 800a886:	f7f5 fcc3 	bl	8000210 <memchr>
 800a88a:	2800      	cmp	r0, #0
 800a88c:	d03f      	beq.n	800a90e <_vfiprintf_r+0x20a>
 800a88e:	4b26      	ldr	r3, [pc, #152]	@ (800a928 <_vfiprintf_r+0x224>)
 800a890:	bb1b      	cbnz	r3, 800a8da <_vfiprintf_r+0x1d6>
 800a892:	9b03      	ldr	r3, [sp, #12]
 800a894:	3307      	adds	r3, #7
 800a896:	f023 0307 	bic.w	r3, r3, #7
 800a89a:	3308      	adds	r3, #8
 800a89c:	9303      	str	r3, [sp, #12]
 800a89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a0:	443b      	add	r3, r7
 800a8a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8a4:	e76a      	b.n	800a77c <_vfiprintf_r+0x78>
 800a8a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	2001      	movs	r0, #1
 800a8ae:	e7a8      	b.n	800a802 <_vfiprintf_r+0xfe>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	3401      	adds	r4, #1
 800a8b4:	9305      	str	r3, [sp, #20]
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	f04f 0c0a 	mov.w	ip, #10
 800a8bc:	4620      	mov	r0, r4
 800a8be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8c2:	3a30      	subs	r2, #48	@ 0x30
 800a8c4:	2a09      	cmp	r2, #9
 800a8c6:	d903      	bls.n	800a8d0 <_vfiprintf_r+0x1cc>
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d0c6      	beq.n	800a85a <_vfiprintf_r+0x156>
 800a8cc:	9105      	str	r1, [sp, #20]
 800a8ce:	e7c4      	b.n	800a85a <_vfiprintf_r+0x156>
 800a8d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8d4:	4604      	mov	r4, r0
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e7f0      	b.n	800a8bc <_vfiprintf_r+0x1b8>
 800a8da:	ab03      	add	r3, sp, #12
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	462a      	mov	r2, r5
 800a8e0:	4b12      	ldr	r3, [pc, #72]	@ (800a92c <_vfiprintf_r+0x228>)
 800a8e2:	a904      	add	r1, sp, #16
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	f7fd fbb7 	bl	8008058 <_printf_float>
 800a8ea:	4607      	mov	r7, r0
 800a8ec:	1c78      	adds	r0, r7, #1
 800a8ee:	d1d6      	bne.n	800a89e <_vfiprintf_r+0x19a>
 800a8f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8f2:	07d9      	lsls	r1, r3, #31
 800a8f4:	d405      	bmi.n	800a902 <_vfiprintf_r+0x1fe>
 800a8f6:	89ab      	ldrh	r3, [r5, #12]
 800a8f8:	059a      	lsls	r2, r3, #22
 800a8fa:	d402      	bmi.n	800a902 <_vfiprintf_r+0x1fe>
 800a8fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8fe:	f7fe f92b 	bl	8008b58 <__retarget_lock_release_recursive>
 800a902:	89ab      	ldrh	r3, [r5, #12]
 800a904:	065b      	lsls	r3, r3, #25
 800a906:	f53f af1f 	bmi.w	800a748 <_vfiprintf_r+0x44>
 800a90a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a90c:	e71e      	b.n	800a74c <_vfiprintf_r+0x48>
 800a90e:	ab03      	add	r3, sp, #12
 800a910:	9300      	str	r3, [sp, #0]
 800a912:	462a      	mov	r2, r5
 800a914:	4b05      	ldr	r3, [pc, #20]	@ (800a92c <_vfiprintf_r+0x228>)
 800a916:	a904      	add	r1, sp, #16
 800a918:	4630      	mov	r0, r6
 800a91a:	f7fd fe35 	bl	8008588 <_printf_i>
 800a91e:	e7e4      	b.n	800a8ea <_vfiprintf_r+0x1e6>
 800a920:	0800b0e0 	.word	0x0800b0e0
 800a924:	0800b0ea 	.word	0x0800b0ea
 800a928:	08008059 	.word	0x08008059
 800a92c:	0800a6e1 	.word	0x0800a6e1
 800a930:	0800b0e6 	.word	0x0800b0e6

0800a934 <__swbuf_r>:
 800a934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a936:	460e      	mov	r6, r1
 800a938:	4614      	mov	r4, r2
 800a93a:	4605      	mov	r5, r0
 800a93c:	b118      	cbz	r0, 800a946 <__swbuf_r+0x12>
 800a93e:	6a03      	ldr	r3, [r0, #32]
 800a940:	b90b      	cbnz	r3, 800a946 <__swbuf_r+0x12>
 800a942:	f7fd ffcd 	bl	80088e0 <__sinit>
 800a946:	69a3      	ldr	r3, [r4, #24]
 800a948:	60a3      	str	r3, [r4, #8]
 800a94a:	89a3      	ldrh	r3, [r4, #12]
 800a94c:	071a      	lsls	r2, r3, #28
 800a94e:	d501      	bpl.n	800a954 <__swbuf_r+0x20>
 800a950:	6923      	ldr	r3, [r4, #16]
 800a952:	b943      	cbnz	r3, 800a966 <__swbuf_r+0x32>
 800a954:	4621      	mov	r1, r4
 800a956:	4628      	mov	r0, r5
 800a958:	f000 f82a 	bl	800a9b0 <__swsetup_r>
 800a95c:	b118      	cbz	r0, 800a966 <__swbuf_r+0x32>
 800a95e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a962:	4638      	mov	r0, r7
 800a964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	6922      	ldr	r2, [r4, #16]
 800a96a:	1a98      	subs	r0, r3, r2
 800a96c:	6963      	ldr	r3, [r4, #20]
 800a96e:	b2f6      	uxtb	r6, r6
 800a970:	4283      	cmp	r3, r0
 800a972:	4637      	mov	r7, r6
 800a974:	dc05      	bgt.n	800a982 <__swbuf_r+0x4e>
 800a976:	4621      	mov	r1, r4
 800a978:	4628      	mov	r0, r5
 800a97a:	f7ff fda7 	bl	800a4cc <_fflush_r>
 800a97e:	2800      	cmp	r0, #0
 800a980:	d1ed      	bne.n	800a95e <__swbuf_r+0x2a>
 800a982:	68a3      	ldr	r3, [r4, #8]
 800a984:	3b01      	subs	r3, #1
 800a986:	60a3      	str	r3, [r4, #8]
 800a988:	6823      	ldr	r3, [r4, #0]
 800a98a:	1c5a      	adds	r2, r3, #1
 800a98c:	6022      	str	r2, [r4, #0]
 800a98e:	701e      	strb	r6, [r3, #0]
 800a990:	6962      	ldr	r2, [r4, #20]
 800a992:	1c43      	adds	r3, r0, #1
 800a994:	429a      	cmp	r2, r3
 800a996:	d004      	beq.n	800a9a2 <__swbuf_r+0x6e>
 800a998:	89a3      	ldrh	r3, [r4, #12]
 800a99a:	07db      	lsls	r3, r3, #31
 800a99c:	d5e1      	bpl.n	800a962 <__swbuf_r+0x2e>
 800a99e:	2e0a      	cmp	r6, #10
 800a9a0:	d1df      	bne.n	800a962 <__swbuf_r+0x2e>
 800a9a2:	4621      	mov	r1, r4
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	f7ff fd91 	bl	800a4cc <_fflush_r>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d0d9      	beq.n	800a962 <__swbuf_r+0x2e>
 800a9ae:	e7d6      	b.n	800a95e <__swbuf_r+0x2a>

0800a9b0 <__swsetup_r>:
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	4b29      	ldr	r3, [pc, #164]	@ (800aa58 <__swsetup_r+0xa8>)
 800a9b4:	4605      	mov	r5, r0
 800a9b6:	6818      	ldr	r0, [r3, #0]
 800a9b8:	460c      	mov	r4, r1
 800a9ba:	b118      	cbz	r0, 800a9c4 <__swsetup_r+0x14>
 800a9bc:	6a03      	ldr	r3, [r0, #32]
 800a9be:	b90b      	cbnz	r3, 800a9c4 <__swsetup_r+0x14>
 800a9c0:	f7fd ff8e 	bl	80088e0 <__sinit>
 800a9c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9c8:	0719      	lsls	r1, r3, #28
 800a9ca:	d422      	bmi.n	800aa12 <__swsetup_r+0x62>
 800a9cc:	06da      	lsls	r2, r3, #27
 800a9ce:	d407      	bmi.n	800a9e0 <__swsetup_r+0x30>
 800a9d0:	2209      	movs	r2, #9
 800a9d2:	602a      	str	r2, [r5, #0]
 800a9d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9d8:	81a3      	strh	r3, [r4, #12]
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9de:	e033      	b.n	800aa48 <__swsetup_r+0x98>
 800a9e0:	0758      	lsls	r0, r3, #29
 800a9e2:	d512      	bpl.n	800aa0a <__swsetup_r+0x5a>
 800a9e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9e6:	b141      	cbz	r1, 800a9fa <__swsetup_r+0x4a>
 800a9e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9ec:	4299      	cmp	r1, r3
 800a9ee:	d002      	beq.n	800a9f6 <__swsetup_r+0x46>
 800a9f0:	4628      	mov	r0, r5
 800a9f2:	f7fe ff0d 	bl	8009810 <_free_r>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9fa:	89a3      	ldrh	r3, [r4, #12]
 800a9fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aa00:	81a3      	strh	r3, [r4, #12]
 800aa02:	2300      	movs	r3, #0
 800aa04:	6063      	str	r3, [r4, #4]
 800aa06:	6923      	ldr	r3, [r4, #16]
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	89a3      	ldrh	r3, [r4, #12]
 800aa0c:	f043 0308 	orr.w	r3, r3, #8
 800aa10:	81a3      	strh	r3, [r4, #12]
 800aa12:	6923      	ldr	r3, [r4, #16]
 800aa14:	b94b      	cbnz	r3, 800aa2a <__swsetup_r+0x7a>
 800aa16:	89a3      	ldrh	r3, [r4, #12]
 800aa18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aa1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa20:	d003      	beq.n	800aa2a <__swsetup_r+0x7a>
 800aa22:	4621      	mov	r1, r4
 800aa24:	4628      	mov	r0, r5
 800aa26:	f000 f883 	bl	800ab30 <__smakebuf_r>
 800aa2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa2e:	f013 0201 	ands.w	r2, r3, #1
 800aa32:	d00a      	beq.n	800aa4a <__swsetup_r+0x9a>
 800aa34:	2200      	movs	r2, #0
 800aa36:	60a2      	str	r2, [r4, #8]
 800aa38:	6962      	ldr	r2, [r4, #20]
 800aa3a:	4252      	negs	r2, r2
 800aa3c:	61a2      	str	r2, [r4, #24]
 800aa3e:	6922      	ldr	r2, [r4, #16]
 800aa40:	b942      	cbnz	r2, 800aa54 <__swsetup_r+0xa4>
 800aa42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa46:	d1c5      	bne.n	800a9d4 <__swsetup_r+0x24>
 800aa48:	bd38      	pop	{r3, r4, r5, pc}
 800aa4a:	0799      	lsls	r1, r3, #30
 800aa4c:	bf58      	it	pl
 800aa4e:	6962      	ldrpl	r2, [r4, #20]
 800aa50:	60a2      	str	r2, [r4, #8]
 800aa52:	e7f4      	b.n	800aa3e <__swsetup_r+0x8e>
 800aa54:	2000      	movs	r0, #0
 800aa56:	e7f7      	b.n	800aa48 <__swsetup_r+0x98>
 800aa58:	20000018 	.word	0x20000018

0800aa5c <_raise_r>:
 800aa5c:	291f      	cmp	r1, #31
 800aa5e:	b538      	push	{r3, r4, r5, lr}
 800aa60:	4605      	mov	r5, r0
 800aa62:	460c      	mov	r4, r1
 800aa64:	d904      	bls.n	800aa70 <_raise_r+0x14>
 800aa66:	2316      	movs	r3, #22
 800aa68:	6003      	str	r3, [r0, #0]
 800aa6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa6e:	bd38      	pop	{r3, r4, r5, pc}
 800aa70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aa72:	b112      	cbz	r2, 800aa7a <_raise_r+0x1e>
 800aa74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa78:	b94b      	cbnz	r3, 800aa8e <_raise_r+0x32>
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	f000 f830 	bl	800aae0 <_getpid_r>
 800aa80:	4622      	mov	r2, r4
 800aa82:	4601      	mov	r1, r0
 800aa84:	4628      	mov	r0, r5
 800aa86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa8a:	f000 b817 	b.w	800aabc <_kill_r>
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d00a      	beq.n	800aaa8 <_raise_r+0x4c>
 800aa92:	1c59      	adds	r1, r3, #1
 800aa94:	d103      	bne.n	800aa9e <_raise_r+0x42>
 800aa96:	2316      	movs	r3, #22
 800aa98:	6003      	str	r3, [r0, #0]
 800aa9a:	2001      	movs	r0, #1
 800aa9c:	e7e7      	b.n	800aa6e <_raise_r+0x12>
 800aa9e:	2100      	movs	r1, #0
 800aaa0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	4798      	blx	r3
 800aaa8:	2000      	movs	r0, #0
 800aaaa:	e7e0      	b.n	800aa6e <_raise_r+0x12>

0800aaac <raise>:
 800aaac:	4b02      	ldr	r3, [pc, #8]	@ (800aab8 <raise+0xc>)
 800aaae:	4601      	mov	r1, r0
 800aab0:	6818      	ldr	r0, [r3, #0]
 800aab2:	f7ff bfd3 	b.w	800aa5c <_raise_r>
 800aab6:	bf00      	nop
 800aab8:	20000018 	.word	0x20000018

0800aabc <_kill_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4d07      	ldr	r5, [pc, #28]	@ (800aadc <_kill_r+0x20>)
 800aac0:	2300      	movs	r3, #0
 800aac2:	4604      	mov	r4, r0
 800aac4:	4608      	mov	r0, r1
 800aac6:	4611      	mov	r1, r2
 800aac8:	602b      	str	r3, [r5, #0]
 800aaca:	f7f8 fb9f 	bl	800320c <_kill>
 800aace:	1c43      	adds	r3, r0, #1
 800aad0:	d102      	bne.n	800aad8 <_kill_r+0x1c>
 800aad2:	682b      	ldr	r3, [r5, #0]
 800aad4:	b103      	cbz	r3, 800aad8 <_kill_r+0x1c>
 800aad6:	6023      	str	r3, [r4, #0]
 800aad8:	bd38      	pop	{r3, r4, r5, pc}
 800aada:	bf00      	nop
 800aadc:	2000522c 	.word	0x2000522c

0800aae0 <_getpid_r>:
 800aae0:	f7f8 bb8c 	b.w	80031fc <_getpid>

0800aae4 <__swhatbuf_r>:
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	460c      	mov	r4, r1
 800aae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaec:	2900      	cmp	r1, #0
 800aaee:	b096      	sub	sp, #88	@ 0x58
 800aaf0:	4615      	mov	r5, r2
 800aaf2:	461e      	mov	r6, r3
 800aaf4:	da0d      	bge.n	800ab12 <__swhatbuf_r+0x2e>
 800aaf6:	89a3      	ldrh	r3, [r4, #12]
 800aaf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aafc:	f04f 0100 	mov.w	r1, #0
 800ab00:	bf14      	ite	ne
 800ab02:	2340      	movne	r3, #64	@ 0x40
 800ab04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab08:	2000      	movs	r0, #0
 800ab0a:	6031      	str	r1, [r6, #0]
 800ab0c:	602b      	str	r3, [r5, #0]
 800ab0e:	b016      	add	sp, #88	@ 0x58
 800ab10:	bd70      	pop	{r4, r5, r6, pc}
 800ab12:	466a      	mov	r2, sp
 800ab14:	f000 f848 	bl	800aba8 <_fstat_r>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	dbec      	blt.n	800aaf6 <__swhatbuf_r+0x12>
 800ab1c:	9901      	ldr	r1, [sp, #4]
 800ab1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab26:	4259      	negs	r1, r3
 800ab28:	4159      	adcs	r1, r3
 800ab2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab2e:	e7eb      	b.n	800ab08 <__swhatbuf_r+0x24>

0800ab30 <__smakebuf_r>:
 800ab30:	898b      	ldrh	r3, [r1, #12]
 800ab32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab34:	079d      	lsls	r5, r3, #30
 800ab36:	4606      	mov	r6, r0
 800ab38:	460c      	mov	r4, r1
 800ab3a:	d507      	bpl.n	800ab4c <__smakebuf_r+0x1c>
 800ab3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab40:	6023      	str	r3, [r4, #0]
 800ab42:	6123      	str	r3, [r4, #16]
 800ab44:	2301      	movs	r3, #1
 800ab46:	6163      	str	r3, [r4, #20]
 800ab48:	b003      	add	sp, #12
 800ab4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab4c:	ab01      	add	r3, sp, #4
 800ab4e:	466a      	mov	r2, sp
 800ab50:	f7ff ffc8 	bl	800aae4 <__swhatbuf_r>
 800ab54:	9f00      	ldr	r7, [sp, #0]
 800ab56:	4605      	mov	r5, r0
 800ab58:	4639      	mov	r1, r7
 800ab5a:	4630      	mov	r0, r6
 800ab5c:	f7fe fecc 	bl	80098f8 <_malloc_r>
 800ab60:	b948      	cbnz	r0, 800ab76 <__smakebuf_r+0x46>
 800ab62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab66:	059a      	lsls	r2, r3, #22
 800ab68:	d4ee      	bmi.n	800ab48 <__smakebuf_r+0x18>
 800ab6a:	f023 0303 	bic.w	r3, r3, #3
 800ab6e:	f043 0302 	orr.w	r3, r3, #2
 800ab72:	81a3      	strh	r3, [r4, #12]
 800ab74:	e7e2      	b.n	800ab3c <__smakebuf_r+0xc>
 800ab76:	89a3      	ldrh	r3, [r4, #12]
 800ab78:	6020      	str	r0, [r4, #0]
 800ab7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab7e:	81a3      	strh	r3, [r4, #12]
 800ab80:	9b01      	ldr	r3, [sp, #4]
 800ab82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab86:	b15b      	cbz	r3, 800aba0 <__smakebuf_r+0x70>
 800ab88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	f000 f81d 	bl	800abcc <_isatty_r>
 800ab92:	b128      	cbz	r0, 800aba0 <__smakebuf_r+0x70>
 800ab94:	89a3      	ldrh	r3, [r4, #12]
 800ab96:	f023 0303 	bic.w	r3, r3, #3
 800ab9a:	f043 0301 	orr.w	r3, r3, #1
 800ab9e:	81a3      	strh	r3, [r4, #12]
 800aba0:	89a3      	ldrh	r3, [r4, #12]
 800aba2:	431d      	orrs	r5, r3
 800aba4:	81a5      	strh	r5, [r4, #12]
 800aba6:	e7cf      	b.n	800ab48 <__smakebuf_r+0x18>

0800aba8 <_fstat_r>:
 800aba8:	b538      	push	{r3, r4, r5, lr}
 800abaa:	4d07      	ldr	r5, [pc, #28]	@ (800abc8 <_fstat_r+0x20>)
 800abac:	2300      	movs	r3, #0
 800abae:	4604      	mov	r4, r0
 800abb0:	4608      	mov	r0, r1
 800abb2:	4611      	mov	r1, r2
 800abb4:	602b      	str	r3, [r5, #0]
 800abb6:	f7f8 fb89 	bl	80032cc <_fstat>
 800abba:	1c43      	adds	r3, r0, #1
 800abbc:	d102      	bne.n	800abc4 <_fstat_r+0x1c>
 800abbe:	682b      	ldr	r3, [r5, #0]
 800abc0:	b103      	cbz	r3, 800abc4 <_fstat_r+0x1c>
 800abc2:	6023      	str	r3, [r4, #0]
 800abc4:	bd38      	pop	{r3, r4, r5, pc}
 800abc6:	bf00      	nop
 800abc8:	2000522c 	.word	0x2000522c

0800abcc <_isatty_r>:
 800abcc:	b538      	push	{r3, r4, r5, lr}
 800abce:	4d06      	ldr	r5, [pc, #24]	@ (800abe8 <_isatty_r+0x1c>)
 800abd0:	2300      	movs	r3, #0
 800abd2:	4604      	mov	r4, r0
 800abd4:	4608      	mov	r0, r1
 800abd6:	602b      	str	r3, [r5, #0]
 800abd8:	f7f8 fb88 	bl	80032ec <_isatty>
 800abdc:	1c43      	adds	r3, r0, #1
 800abde:	d102      	bne.n	800abe6 <_isatty_r+0x1a>
 800abe0:	682b      	ldr	r3, [r5, #0]
 800abe2:	b103      	cbz	r3, 800abe6 <_isatty_r+0x1a>
 800abe4:	6023      	str	r3, [r4, #0]
 800abe6:	bd38      	pop	{r3, r4, r5, pc}
 800abe8:	2000522c 	.word	0x2000522c

0800abec <roundf>:
 800abec:	ee10 0a10 	vmov	r0, s0
 800abf0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800abf4:	3a7f      	subs	r2, #127	@ 0x7f
 800abf6:	2a16      	cmp	r2, #22
 800abf8:	dc15      	bgt.n	800ac26 <roundf+0x3a>
 800abfa:	2a00      	cmp	r2, #0
 800abfc:	da08      	bge.n	800ac10 <roundf+0x24>
 800abfe:	3201      	adds	r2, #1
 800ac00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800ac04:	d101      	bne.n	800ac0a <roundf+0x1e>
 800ac06:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800ac0a:	ee00 3a10 	vmov	s0, r3
 800ac0e:	4770      	bx	lr
 800ac10:	4907      	ldr	r1, [pc, #28]	@ (800ac30 <roundf+0x44>)
 800ac12:	4111      	asrs	r1, r2
 800ac14:	4201      	tst	r1, r0
 800ac16:	d0fa      	beq.n	800ac0e <roundf+0x22>
 800ac18:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ac1c:	4113      	asrs	r3, r2
 800ac1e:	4403      	add	r3, r0
 800ac20:	ea23 0301 	bic.w	r3, r3, r1
 800ac24:	e7f1      	b.n	800ac0a <roundf+0x1e>
 800ac26:	2a80      	cmp	r2, #128	@ 0x80
 800ac28:	d1f1      	bne.n	800ac0e <roundf+0x22>
 800ac2a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ac2e:	4770      	bx	lr
 800ac30:	007fffff 	.word	0x007fffff

0800ac34 <_init>:
 800ac34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac36:	bf00      	nop
 800ac38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac3a:	bc08      	pop	{r3}
 800ac3c:	469e      	mov	lr, r3
 800ac3e:	4770      	bx	lr

0800ac40 <_fini>:
 800ac40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac42:	bf00      	nop
 800ac44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac46:	bc08      	pop	{r3}
 800ac48:	469e      	mov	lr, r3
 800ac4a:	4770      	bx	lr
