.. 
   Input file: fe/ips/lnt_i3c_master/docs/I3C_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                              Name                              |Offset|Width|                                                                      Description                                                                      |
    +================================================================+======+=====+=======================================================================================================================================================+
    |:ref:`Mst_Cntl_En_Reg<i3c__Mst_Cntl_En_Reg>`                    |0x0   |   32|I3C Master control.                                                                                                                                    |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CMD_Tr_Req_Reg_1<i3c__CMD_Tr_Req_Reg_1>`                  |0x4   |   32|MSBs of command FIFO: data length, and data byte value to be sent along with the CCC or HDR command.                                                   |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CMD_Tr_Req_Reg_2<i3c__CMD_Tr_Req_Reg_2>`                  |0x8   |   32|LSBs of command FIFO: command type, Transaction ID, CCC code and slave address. Writing to this register triggers command execution.                   |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Resp_Fifo_Reg<i3c__Resp_Fifo_Reg>`                        |0x10  |   32|FIFO for received responses: success or failure of the command, transaction ID and the remaining data. Up to  32 outstanding responses can be stored.  |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IBI_Resp_Reg<i3c__IBI_Resp_Reg>`                          |0x14  |   32|In-Band interrupt status, timestamping information present, dynamic address of the slave or Hot Join request.                                          |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IBI_Data_Reg<i3c__IBI_Data_Reg>`                          |0x18  |   32|Data received from the slave during the IBI process.                                                                                                   |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Data_RX_FIFO_Reg<i3c__Data_RX_FIFO_Reg>`                  |0x1C  |   32|Received data FIFO (Data_RX_FIFO).                                                                                                                     |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Data_TX_FIFO_Reg<i3c__Data_TX_FIFO_Reg>`                  |0x20  |   32|Sending data FIFO (Data_TX_FIFO).                                                                                                                      |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IRQ_STATUS_Reg<i3c__IRQ_STATUS_Reg>`                      |0x30  |   32|Status of the event happened during the transfer.                                                                                                      |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCAS_TIMER_Reg<i3c__TCAS_TIMER_Reg>`                      |0x40  |   32|Timing for Clock after Start condition (TCAS) is the time (in Number of Reference clocks) after the start condition after which the SCL pin can go low.|
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_OD_TIMER_Reg<i3c__TLOW_OD_TIMER_Reg>`                |0x44  |   32|Low period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go high.                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_OD_TIMER_Reg<i3c__THIGH_OD_TIMER_Reg>`              |0x48  |   32|High period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go low.                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_PP_TIMER_Reg<i3c__TLOW_PP_TIMER_Reg>`                |0x4C  |   32|Low period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go high.                                                  |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_PP_TIMER_Reg<i3c__THIGH_PP_TIMER_Reg>`              |0x50  |   32|High period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go low.                                                  |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TDS_TIMER_Reg<i3c__TDS_TIMER_Reg>`                        |0x54  |   32|SDA data setup time during both Open-Drain/Push-Pull mode (in Number of Reference clock).                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_PP_TIMER_Reg<i3c__THD_PP_TIMER_Reg>`                  |0x58  |   32|SDA data hold time during the Push-Pull mode (in Number of Reference clock).                                                                           |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCBP_TIMER_Reg<i3c__TCBP_TIMER_Reg>`                      |0x5C  |   32|Clock time before Stop condition.                                                                                                                      |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCBSR_TIMER_Reg<i3c__TCBSR_TIMER_Reg>`                    |0x60  |   32|Clock time before Repeated start condition.                                                                                                            |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_DDR_TIMER_Reg<i3c__THD_DDR_TIMER_Reg>`                |0x64  |   32|SDA data hold time during the Push-Pull mode (in Number of Reference clock) in DDR Data rate.                                                          |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`BUS_FREE_TIMER_Reg<i3c__BUS_FREE_TIMER_Reg>`              |0x68  |   32|Bus free time between the Stop condition and the next start condition (in Number of Reference clock).                                                  |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`BUS_AVAIL_TIMER_Reg<i3c__BUS_AVAIL_TIMER_Reg>`            |0x6C  |   32|Time to keep the SDA and SCL pin to High (in Number of Reference clock).                                                                               |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIDLE_TIMER_Reg<i3c__TIDLE_TIMER_Reg>`                    |0x70  |   32|Extended duration of the bus free condition after the Stop condition (in Number of Reference clock) to enable the device to drive the Hot Join request.|
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSCO_TIMER_Reg<i3c__TSCO_TIMER_Reg>`                      |0x74  |   32|Maximum time the slave needs to drive the bus during the ACK/read data after the clock change.                                                         |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSU_STA_TIMER_Reg<i3c__TSU_STA_TIMER_Reg>`                |0x90  |   32|SDA data setup time during both Open-Drain (in Number of Reference clock) for a Repeated Start.                                                        |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_STA_TIMER_Reg<i3c__THD_STA_TIMER_Reg>`                |0x94  |   32|SDA data hold time during the Open Drain mode (in Number of Reference clock).                                                                          |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_TIMER_Reg<i3c__TLOW_TIMER_Reg>`                      |0x98  |   32|Low period of SCL pin in Open Drain mode during Legacy I2c Mode (in Number of Reference clock) after the timer reached the SCL pin can go high.        |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_TIMER_Reg<i3c__THIGH_TIMER_Reg>`                    |0x9C  |   32|High period of SCL pin in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SCL pin can go low.         |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TVD_DATA_TIMER_Reg<i3c__TVD_DATA_TIMER_Reg>`              |0xA0  |   32|Data hold time in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SDA pin can change its value.       |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSU_STOP_TIMER_Reg<i3c__TSU_STOP_TIMER_Reg>`              |0xA8  |   32|SDA data setup time during Open-Drain (in Number of Reference clock) for Stop condition.                                                               |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg0<i3c__Device_Addr_Table_Reg0>`      |0x100 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave0.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg1<i3c__Device_Addr_Table_Reg1>`      |0x104 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave1.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg2<i3c__Device_Addr_Table_Reg2>`      |0x108 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave2.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg3<i3c__Device_Addr_Table_Reg3>`      |0x10C |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave3.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg4<i3c__Device_Addr_Table_Reg4>`      |0x110 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave4.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg5<i3c__Device_Addr_Table_Reg5>`      |0x114 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave5.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg6<i3c__Device_Addr_Table_Reg6>`      |0x118 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave6.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg7<i3c__Device_Addr_Table_Reg7>`      |0x11C |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave7.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg8<i3c__Device_Addr_Table_Reg8>`      |0x120 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave8.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg9<i3c__Device_Addr_Table_Reg9>`      |0x124 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave9.                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg10<i3c__Device_Addr_Table_Reg10>`    |0x128 |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave10.                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg11<i3c__Device_Addr_Table_Reg11>`    |0x12C |   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave11.                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_0<i3c__Device_Char_Table_Reg0_0>`  |0x200 |   32|MSB of PID value of slave0 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_0<i3c__Device_Char_Table_Reg1_0>`  |0x204 |   32|LSB of PID value of slave0 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_0<i3c__Device_Char_Table_Reg2_0>`  |0x208 |   32|BCR, DCR  and dynamic address of slave0 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_1<i3c__Device_Char_Table_Reg0_1>`  |0x210 |   32|MSB of PID value of slave1 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_1<i3c__Device_Char_Table_Reg1_1>`  |0x214 |   32|LSB of PID value of slave1 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_1<i3c__Device_Char_Table_Reg2_1>`  |0x218 |   32|BCR, DCR  and dynamic address of slave1 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_2<i3c__Device_Char_Table_Reg0_2>`  |0x220 |   32|MSB of PID value of slave2 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_2<i3c__Device_Char_Table_Reg1_2>`  |0x224 |   32|LSB of PID value of slave2 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_2<i3c__Device_Char_Table_Reg2_2>`  |0x228 |   32|BCR, DCR  and dynamic address of slave2 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_3<i3c__Device_Char_Table_Reg0_3>`  |0x230 |   32|MSB of PID value of slave3 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_3<i3c__Device_Char_Table_Reg1_3>`  |0x234 |   32|LSB of PID value of slave3 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_3<i3c__Device_Char_Table_Reg2_3>`  |0x238 |   32|BCR, DCR  and dynamic address of slave3 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_4<i3c__Device_Char_Table_Reg0_4>`  |0x240 |   32|MSB of PID value of slave4 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_4<i3c__Device_Char_Table_Reg1_4>`  |0x244 |   32|LSB of PID value of slave4 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_4<i3c__Device_Char_Table_Reg2_4>`  |0x248 |   32|BCR, DCR  and dynamic address of slave4 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_5<i3c__Device_Char_Table_Reg0_5>`  |0x250 |   32|MSB of PID value of slave5 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_5<i3c__Device_Char_Table_Reg1_5>`  |0x254 |   32|LSB of PID value of slave5 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_5<i3c__Device_Char_Table_Reg2_5>`  |0x258 |   32|BCR, DCR  and dynamic address of slave5 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_6<i3c__Device_Char_Table_Reg0_6>`  |0x260 |   32|MSB of PID value of slave6 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_6<i3c__Device_Char_Table_Reg1_6>`  |0x264 |   32|LSB of PID value of slave6 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_6<i3c__Device_Char_Table_Reg2_6>`  |0x268 |   32|BCR, DCR  and dynamic address of slave6 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_7<i3c__Device_Char_Table_Reg0_7>`  |0x270 |   32|MSB of PID value of slave7 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_7<i3c__Device_Char_Table_Reg1_7>`  |0x274 |   32|LSB of PID value of slave7 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_7<i3c__Device_Char_Table_Reg2_7>`  |0x278 |   32|BCR, DCR  and dynamic address of slave7 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_8<i3c__Device_Char_Table_Reg0_8>`  |0x280 |   32|MSB of PID value of slave8 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_8<i3c__Device_Char_Table_Reg1_8>`  |0x284 |   32|LSB of PID value of slave8 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_8<i3c__Device_Char_Table_Reg2_8>`  |0x288 |   32|BCR, DCR  and dynamic address of slave8 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_9<i3c__Device_Char_Table_Reg0_9>`  |0x290 |   32|MSB of PID value of slave9 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_9<i3c__Device_Char_Table_Reg1_9>`  |0x294 |   32|LSB of PID value of slave9 during the dynamic address assignment command.                                                                              |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_9<i3c__Device_Char_Table_Reg2_9>`  |0x298 |   32|BCR, DCR  and dynamic address of slave9 during the dynamic address assignment command.                                                                 |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_10<i3c__Device_Char_Table_Reg0_10>`|0x2A0 |   32|MSB of PID value of slave10 during the dynamic address assignment command.                                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_10<i3c__Device_Char_Table_Reg1_10>`|0x2A4 |   32|LSB of PID value of slave10 during the dynamic address assignment command.                                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_10<i3c__Device_Char_Table_Reg2_10>`|0x2A8 |   32|BCR, DCR  and dynamic address of slave10 during the dynamic address assignment command.                                                                |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_11<i3c__Device_Char_Table_Reg0_11>`|0x2B0 |   32|MSB of PID value of slave11 during the dynamic address assignment command.                                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_11<i3c__Device_Char_Table_Reg1_11>`|0x2B4 |   32|LSB of PID value of slave11 during the dynamic address assignment command.                                                                             |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_11<i3c__Device_Char_Table_Reg2_11>`|0x2B8 |   32|BCR, DCR  and dynamic address of slave11 during the dynamic address assignment command.                                                                |
    +----------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Mst_Cntl_En_Reg:

Mst_Cntl_En_Reg
"""""""""""""""

I3C Master control.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|      Name       |Reset|                                                                         Description                                                                          |
    +=====+===+=================+=====+==============================================================================================================================================================+
    |    0|R/W|MASTER_CONTROL_EN|0x0  |Enable I3C master interface: b0: disabled; b1: enabled                                                                                                        |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|MASTER_RST_EN    |0x0  |Enable master controller to issue soft reset during any transfer. Soft reset will be applied after the completion of ACK/NACK state. b0: disabled; b1: enabled|
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__CMD_Tr_Req_Reg_1:

CMD_Tr_Req_Reg_1
""""""""""""""""

MSBs of command FIFO: data length, and data byte value to be sent along with the CCC or HDR command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+--------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                 Description                                                  |
    +=====+===+====+=====+==============================================================================================================+
    |31:0 |W  |DATA|0x0  |Data length or data byte value, depending on the type of command being initiated. See description of commands.|
    +-----+---+----+-----+--------------------------------------------------------------------------------------------------------------+

.. _i3c__CMD_Tr_Req_Reg_2:

CMD_Tr_Req_Reg_2
""""""""""""""""

LSBs of command FIFO: command type, Transaction ID, CCC code and slave address. Writing to this register triggers command execution.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                                               Description                                                                                |
    +=====+===+=======+=====+==========================================================================================================================================================================+
    |31:0 |W  |CMD_REQ|0x0  |Command request, which contains information about the command type, transaction ID, slave address and the type of CCC or HDR to be initiated. See description of commands.|
    +-----+---+-------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Resp_Fifo_Reg:

Resp_Fifo_Reg
"""""""""""""

FIFO for received responses: success or failure of the command, transaction ID and the remaining data. Up to  32 outstanding responses can be stored.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                                                                                                                            Description                                                                                                                                                                             |
    +=====+===+==========+=====+====================================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R  |DATA_LEN  |0x0  |Write transfer: remaining Data length (in bytes); Read transfer: number of read data received from the slave; Address command: remaining device count                                                                                                                                                                                                               |
    +-----+---+----------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |27:24|R  |TID       |0x0  |Command request Tag ID                                                                                                                                                                                                                                                                                                                                              |
    +-----+---+----------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:28|R  |ERR_STATUS|0x0  |Type of error or success for the command transfer: 0x0: Success; 0x1: CRC Error; 0x2: Parity Error; 0x3-0x4: Reserved; 0x5: NACK error for Dynamic address, M0/M2 Error & HDR NACK error; 0x6: Overflow/underflow error; 0x7: Reserved; 0x8: Data success with Retry operation; 0x9-0xD: Reserved; 0xE: Overflow/underflow error with Retry operation; 0xF: Reserved|
    +-----+---+----------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__IBI_Resp_Reg:

IBI_Resp_Reg
""""""""""""

In-Band interrupt status, timestamping information present, dynamic address of the slave or Hot Join request.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                        Description                                                        |
    +=====+===+==========+=====+===========================================================================================================================+
    |7:0  |R  |DATA_LEN  |0x0  |IBI Data length. Number of bytes in the IBI requests received.                                                             |
    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |IBI_ID    |0x0  |IBI received ID. Contains slave address for IBI. Contains Hot Join ID for the Hot-Join IBI                                 |
    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+
    |25   |R  |TS_PRESENT|0x0  |IBI timestamp present for IBI: b1: IBI is timestamped; b0: IBI is not timestamped                                          |
    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+
    |30:26|R/W|RESERVED_5|0x0  |Reserved/Not used.                                                                                                         |
    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+
    |31   |R  |IBI_STS   |0x0  |IBI status. Indicates how the IBI is handled: b0: Indicates IBI is handled with ACK; b1: Indicates IBI is handled with NACK|
    +-----+---+----------+-----+---------------------------------------------------------------------------------------------------------------------------+

.. _i3c__IBI_Data_Reg:

IBI_Data_Reg
""""""""""""

Data received from the slave during the IBI process.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                                                     Description                                                     |
    +=====+===+========+=====+=====================================================================================================================+
    |31:0 |R  |IBI_DATA|0x0  |IBI data. Data received during the IBI process is stored in FIFO and is sent out to the software using this register.|
    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------------------------+

.. _i3c__Data_RX_FIFO_Reg:

Data_RX_FIFO_Reg
""""""""""""""""

Received data FIFO (Data_RX_FIFO).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                         Description                                                          |
    +=====+===+=======+=====+==============================================================================================================================+
    |31:0 |R  |DATA_RX|0x0  |All the data received from the slave is stored in a FIFO. For each read of this register, a value are retrieved from the FIFO.|
    +-----+---+-------+-----+------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Data_TX_FIFO_Reg:

Data_TX_FIFO_Reg
""""""""""""""""

Sending data FIFO (Data_TX_FIFO).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+----------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                                                     Description                                                      |
    +=====+===+=======+=====+======================================================================================================================+
    |31:0 |W  |DATA_TX|0x0  |Write data to be sent from the master to the slave. Software writes this register to send the write data to the slave.|
    +-----+---+-------+-----+----------------------------------------------------------------------------------------------------------------------+

.. _i3c__IRQ_STATUS_Reg:

IRQ_STATUS_Reg
""""""""""""""

Status of the event happened during the transfer.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-------------------------------------------------+
    |Bit #|R/W|        Name         |Reset|                   Description                   |
    +=====+===+=====================+=====+=================================================+
    |    0|R  |RESP_DONE            |0x0  |Indicate the response completion is done.        |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    1|R  |DATA_TX_FIFO_FULL    |0x0  |Indicate the data TX FIFO is full.               |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    2|R  |DATA_TX_FIFO_EMPTY   |0x0  |Indicate the data TX FIFO is empty.              |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    3|R  |CMD_REQ_FIFO_FULL    |0x0  |Indicate the command transfer request FIFO Full. |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    4|R  |DATA_RX_FIFO_FULL    |0x0  |Indicate the data RX FIFO Full.                  |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    5|R  |RESP_COMPL           |0x0  |Indicate the response completion FIFO is full.   |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    6|R  |IBI_TRANSFER_DONE    |0x0  |Indicate the IBI request is received from slave. |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    7|R  |IBI_DATA_RX_FIFO_FULL|0x0  |Indicate the IBI payload is full.                |
    +-----+---+---------------------+-----+-------------------------------------------------+
    |    8|R  |RST_COMPLETION       |0x0  |Indicate the Master controller issued soft reset.|
    +-----+---+---------------------+-----+-------------------------------------------------+

.. _i3c__TCAS_TIMER_Reg:

TCAS_TIMER_Reg
""""""""""""""

Timing for Clock after Start condition (TCAS) is the time (in Number of Reference clocks) after the start condition after which the SCL pin can go low.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                                                               Description                                                                                                               |
    +=====+===+==========+=====+=========================================================================================================================================================================================================================================+
    |31:0 |R/W|TCAS_TIMER|0x3  |Timing of the SCL pin to go low after the start condition (number of clock cycles). As per specification, min time value is 38.4ns. For example, with a 100MHz clock, 4 clock periods are required. So, the value of the register is 0x3.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TLOW_OD_TIMER_Reg:

TLOW_OD_TIMER_Reg
"""""""""""""""""

Low period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go high.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                                                                                               Description                                                                                                                |
    +=====+===+=============+=====+==========================================================================================================================================================================================================================================+
    |4:0  |R/W|TLOW_OD_TIMER|0x23 |Low period of the SCL clock pin (number of clock cycles). As per specification, min time value is 200ns + fall time of SDA signal. For example, with a 100MHz clock, 24 clock periods are required. So, the value of the register is 0x23.|
    +-----+---+-------------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THIGH_OD_TIMER_Reg:

THIGH_OD_TIMER_Reg
""""""""""""""""""

High period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go low.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                                                                    Description                                                                                                     |
    +=====+===+==============+=====+====================================================================================================================================================================================================================+
    |4:0  |R/W|THIGH_OD_TIMER|0x2  |High period of the SCL clock pin (number of clock cycles). As per specification, max time value is 41ns. For example, with a 100MHz clock, max. of 2 clock periods is allowed. So, the value of the register is 0x2.|
    +-----+---+--------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TLOW_PP_TIMER_Reg:

TLOW_PP_TIMER_Reg
"""""""""""""""""

Low period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go high.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                                                                                          Description                                                                                                          |
    +=====+===+=============+=====+===============================================================================================================================================================================================================================+
    |4:0  |R/W|TLOW_PP_TIMER|0x3  |Low period of the SCL clock pin (number of clock cycles) in push-pull mode. As per specification, min time value is 24ns. For example, with a 100MHz clock, 3 clock periods are required. So, the value of the register is 0x3.|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THIGH_PP_TIMER_Reg:

THIGH_PP_TIMER_Reg
""""""""""""""""""

High period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go low.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                                                                     Description                                                                                                      |
    +=====+===+==============+=====+======================================================================================================================================================================================================================+
    |4:0  |R/W|THIGH_PP_TIMER|0x2  |High period of the SCL clock pin (number of clock cycles). As per specification, max time value is 41ns. For example, with a 100MHz clock, max. of 4 clock periods are required. So, the value of the register is 0x2.|
    +-----+---+--------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TDS_TIMER_Reg:

TDS_TIMER_Reg
"""""""""""""

SDA data setup time during both Open-Drain/Push-Pull mode (in Number of Reference clock).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                                       Description                                                                                        |
    +=====+===+=========+=====+==========================================================================================================================================================================================+
    |2:0  |R/W|TDS_TIMER|0x1  |SDA Set up time (number of clock cycles). As per specification, min time value is 3ns. For example, with a 100MHz clock, 1 clock period is required. So, the value of the register is 0x1.|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THD_PP_TIMER_Reg:

THD_PP_TIMER_Reg
""""""""""""""""

SDA data hold time during the Push-Pull mode (in Number of Reference clock).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                      Description                                                                                       |
    +=====+===+============+=====+========================================================================================================================================================================================+
    |2:0  |R/W|THD_PP_TIMER|0x1  |SDA Hold time (number of clock cycles). As per specification, min time value is 6ns. For example, with a 100MHz clock, 1 clock period is required. So, the value of the register is 0x1.|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TCBP_TIMER_Reg:

TCBP_TIMER_Reg
""""""""""""""

Clock time before Stop condition.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                                                                                    Description                                                                                                                                     |
    +=====+===+==========+=====+====================================================================================================================================================================================================================================================================================+
    |4:0  |R/W|TCBP_TIMER|0x1  |To signal stop condition, the master should change the SDA pin after this time of SCL clock edge (number of clock cycles). As per specification, min time value is 19.2ns. For example, with a 100MHz ref clock, 2 clock periods are required. So, the value of the register is 0x1.|
    +-----+---+----------+-----+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TCBSR_TIMER_Reg:

TCBSR_TIMER_Reg
"""""""""""""""

Clock time before Repeated start condition.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                                                                                                                         Description                                                                                                                                          |
    +=====+===+===========+=====+==============================================================================================================================================================================================================================================================================================+
    |2:0  |R/W|TCBSR_TIMER|0x1  |To signal repeated start condition, the master should change the SDA pin after this time of SCL clock edge (number of clock cycles). As per specification, min time value is 19.2ns. For example, with a 100MHz ref clock, 2 clock periods are required. So, the value of the register is 0x1.|
    +-----+---+-----------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THD_DDR_TIMER_Reg:

THD_DDR_TIMER_Reg
"""""""""""""""""

SDA data hold time during the Push-Pull mode (in Number of Reference clock) in DDR Data rate.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                                                                        Description                                                                                         |
    +=====+===+=============+=====+============================================================================================================================================================================================+
    |2:0  |R/W|THD_DDR_TIMER|0x1  |SDA Hold time (number of clock cycles). As per specification, min time value is 6ns. For example, with a 100MHz ref clock, 1 clock period is required. So, the value of the register is 0x1.|
    +-----+---+-------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__BUS_FREE_TIMER_Reg:

BUS_FREE_TIMER_Reg
""""""""""""""""""

Bus free time between the Stop condition and the next start condition (in Number of Reference clock).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+-----------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                      Description                                                      |
    +=====+===+==============+=====+=======================================================================================================================+
    |31:0 |R/W|BUS_FREE_TIMER|0xC8 |Bus free time after the stop condition and the start condition. As per specification, min. value of this period is 1us.|
    +-----+---+--------------+-----+-----------------------------------------------------------------------------------------------------------------------+

.. _i3c__BUS_AVAIL_TIMER_Reg:

BUS_AVAIL_TIMER_Reg
"""""""""""""""""""

Time to keep the SDA and SCL pin to High (in Number of Reference clock).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name      |Reset|                                                Description                                                 |
    +=====+===+===============+=====+============================================================================================================+
    |31:0 |R/W|BUS_AVAIL_TIMER|0xC8 |Bus available time to drive SCL and SDA pin to high. As per specification, min. value of this period is 1us.|
    +-----+---+---------------+-----+------------------------------------------------------------------------------------------------------------+

.. _i3c__TIDLE_TIMER_Reg:

TIDLE_TIMER_Reg
"""""""""""""""

Extended duration of the bus free condition after the Stop condition (in Number of Reference clock) to enable the device to drive the Hot Join request.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                                Description                                                 |
    +=====+===+===========+=====+============================================================================================================+
    |31:0 |R/W|TIDLE_TIMER|0xC8 |Bus available time to drive SCL and SDA pin to high. As per specification, min. value of this period is 1ms.|
    +-----+---+-----------+-----+------------------------------------------------------------------------------------------------------------+

.. _i3c__TSCO_TIMER_Reg:

TSCO_TIMER_Reg
""""""""""""""

Maximum time the slave needs to drive the bus during the ACK/read data after the clock change.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                Description                                                |
    +=====+===+==========+=====+===========================================================================================================+
    |2:0  |R/W|TSCO_TIMER|0x2  |Maximum time for the slave to release bus after the clock change. As per specification, max. value is 12ns.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------+

.. _i3c__TSU_STA_TIMER_Reg:

TSU_STA_TIMER_Reg
"""""""""""""""""

SDA data setup time during both Open-Drain (in Number of Reference clock) for a Repeated Start.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                                                                                                                                                        Description                                                                                                                                                                        |
    +=====+===+=============+=====+===========================================================================================================================================================================================================================================================================================================================================================+
    |8:0  |R/W|TSU_STA_TIMER|0x46 |SDA setup time (number of clock cycles) for a repeated start during legacy I2C mode. As per specification, min time value is 600ns for legacy FM mode, and 260ns for legacy FM+ mode. For example, with a 100MHz clock, 70 clock periods are required for FM mode, and the value of the register is 0x46. For FM+ mode, the value of this register is 0x1E.|
    +-----+---+-------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THD_STA_TIMER_Reg:

THD_STA_TIMER_Reg
"""""""""""""""""

SDA data hold time during the Open Drain mode (in Number of Reference clock).

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                                                                                                                                               Description                                                                                                                                                               |
    +=====+===+=============+=====+=========================================================================================================================================================================================================================================================================================================================================+
    |8:0  |R/W|THD_STA_TIMER|0x46 |SDA hold time (number of clock cycles) after start/repeated start. As per specification, min time value is 600ns for legacy FM mode, and 260ns for legacy FM+ mode. For example, with a 100MHz clock, 70 clock periods are required for FM mode, and the value of the register is 0x46. For FM+ mode, the value of this register is 0x1E.|
    +-----+---+-------------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TLOW_TIMER_Reg:

TLOW_TIMER_Reg
""""""""""""""

Low period of SCL pin in Open Drain mode during Legacy I2c Mode (in Number of Reference clock) after the timer reached the SCL pin can go high.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |Reset|                                                                                                                                                                     Description                                                                                                                                                                     |
    +=====+===+==========+=====+=====================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|TLOW_TIMER|0x8C |Low period of the SCL clock pin (number of clock cycles) in legacy I2C mode. As per specification, min time value is 1300ns for legacy FM mode, and 500ns for legacy FM+ mode. For example, with a 100MHz clock, 130 clock periods are required for FM mode, and the value of the register is 0x8C. For FM+ mode, the value of this register is 0x3C.|
    +-----+---+----------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__THIGH_TIMER_Reg:

THIGH_TIMER_Reg
"""""""""""""""

High period of SCL pin in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SCL pin can go low.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                                                                                                                                                                    Description                                                                                                                                                                     |
    +=====+===+===========+=====+====================================================================================================================================================================================================================================================================================================================================================+
    |15:0 |R/W|THIGH_TIMER|0x46 |High period of the SCL clock pin (number of clock cycles) in legacy I2C mode. As per specification, min time value is 600ns for legacy FM mode, and 260ns for legacy FM+ mode. For example, with a 100MHz clock, 70 clock periods are required for FM mode, and the value of the register is 0x46. For FM+ mode, the value of this register is 0x1E.|
    +-----+---+-----------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TVD_DATA_TIMER_Reg:

TVD_DATA_TIMER_Reg
""""""""""""""""""

Data hold time in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SDA pin can change its value.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                                                                                                                                                                 Description                                                                                                                                                                                                  |
    +=====+===+==============+=====+==============================================================================================================================================================================================================================================================================================================================================================================================================+
    |9:0  |R/W|TVD_DATA_TIMER|0x46 |Data hold time (number of clock cycles) in legacy I2C mode. As per specification, min data setup time value is 100ns for legacy FM mode (so hold time will be min 600ns), and 50ns for legacy FM+ mode (so hold time will be min 260ns). For example, with a 100MHz clock, 70 clock periods are required for FM mode, and the value of the register is 0x46. For FM+ Mode, the value of this register is 0x1E.|
    +-----+---+--------------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__TSU_STOP_TIMER_Reg:

TSU_STOP_TIMER_Reg
""""""""""""""""""

SDA data setup time during Open-Drain (in Number of Reference clock) for Stop condition.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                                                                                                                                                       Description                                                                                                                                                                       |
    +=====+===+==============+=====+=========================================================================================================================================================================================================================================================================================================================================================+
    |8:0  |R/W|TSU_STOP_TIMER|0x46 |SDA setup time (number of clock cycles) for stop condition during legacy I2C mode. As per specification, min time value is 600ns for legacy FM mode, and 260ns for Legacy FM+ Mode. For example, with a 100MHz clock, 70 clock periods are required for FM mode, and the value of the register is 0x46. For FM+ Mode, the value of this register is 0x1E.|
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg0:

Device_Addr_Table_Reg0
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave0.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg1:

Device_Addr_Table_Reg1
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave1.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg2:

Device_Addr_Table_Reg2
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave2.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg3:

Device_Addr_Table_Reg3
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave3.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg4:

Device_Addr_Table_Reg4
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave4.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg5:

Device_Addr_Table_Reg5
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave5.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg6:

Device_Addr_Table_Reg6
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave6.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg7:

Device_Addr_Table_Reg7
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave7.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg8:

Device_Addr_Table_Reg8
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave8.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg9:

Device_Addr_Table_Reg9
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave9.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg10:

Device_Addr_Table_Reg10
"""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave10.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Addr_Table_Reg11:

Device_Addr_Table_Reg11
"""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave11.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                                  Description                                                                                  |
    +=====+===+============+=====+===============================================================================================================================================================================+
    |6:0  |R/W|Static_Addr |0x0  |Device I3C/I2C static address                                                                                                                                                  |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |12   |R/W|IBI_Payload |0x0  |IBI payload. This bit reflects the information from the BCR regarding the IBI data present to be received by the master: b0: No IBI data payload; b1: IBI data contains payload|
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13   |R/W|In_Band_Req |0x0  |In-band interrupt enable. Controls the master to ACK/NACK the IBI requests from the particular slave.                                                                          |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |R/W|Timestamp   |0x0  |Device IBI timestamp. Enables or disables timestamping for a particular device: b0: Timestamp not required; b1: Timestamp enabled                                              |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R/W|Dynamic_Addr|0x0  |Device I3C dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave                           |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |R/W|Device_Type |0x0  |Device type: b0: I3C Device; b1: I2C Device                                                                                                                                    |
    +-----+---+------------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_0:

Device_Char_Table_Reg0_0
""""""""""""""""""""""""

MSB of PID value of slave0 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_0:

Device_Char_Table_Reg1_0
""""""""""""""""""""""""

LSB of PID value of slave0 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_0:

Device_Char_Table_Reg2_0
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave0 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_1:

Device_Char_Table_Reg0_1
""""""""""""""""""""""""

MSB of PID value of slave1 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_1:

Device_Char_Table_Reg1_1
""""""""""""""""""""""""

LSB of PID value of slave1 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_1:

Device_Char_Table_Reg2_1
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave1 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_2:

Device_Char_Table_Reg0_2
""""""""""""""""""""""""

MSB of PID value of slave2 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_2:

Device_Char_Table_Reg1_2
""""""""""""""""""""""""

LSB of PID value of slave2 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_2:

Device_Char_Table_Reg2_2
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave2 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_3:

Device_Char_Table_Reg0_3
""""""""""""""""""""""""

MSB of PID value of slave3 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_3:

Device_Char_Table_Reg1_3
""""""""""""""""""""""""

LSB of PID value of slave3 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_3:

Device_Char_Table_Reg2_3
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave3 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_4:

Device_Char_Table_Reg0_4
""""""""""""""""""""""""

MSB of PID value of slave4 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_4:

Device_Char_Table_Reg1_4
""""""""""""""""""""""""

LSB of PID value of slave4 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_4:

Device_Char_Table_Reg2_4
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave4 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_5:

Device_Char_Table_Reg0_5
""""""""""""""""""""""""

MSB of PID value of slave5 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_5:

Device_Char_Table_Reg1_5
""""""""""""""""""""""""

LSB of PID value of slave5 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_5:

Device_Char_Table_Reg2_5
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave5 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_6:

Device_Char_Table_Reg0_6
""""""""""""""""""""""""

MSB of PID value of slave6 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_6:

Device_Char_Table_Reg1_6
""""""""""""""""""""""""

LSB of PID value of slave6 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_6:

Device_Char_Table_Reg2_6
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave6 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_7:

Device_Char_Table_Reg0_7
""""""""""""""""""""""""

MSB of PID value of slave7 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_7:

Device_Char_Table_Reg1_7
""""""""""""""""""""""""

LSB of PID value of slave7 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_7:

Device_Char_Table_Reg2_7
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave7 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_8:

Device_Char_Table_Reg0_8
""""""""""""""""""""""""

MSB of PID value of slave8 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_8:

Device_Char_Table_Reg1_8
""""""""""""""""""""""""

LSB of PID value of slave8 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_8:

Device_Char_Table_Reg2_8
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave8 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_9:

Device_Char_Table_Reg0_9
""""""""""""""""""""""""

MSB of PID value of slave9 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_9:

Device_Char_Table_Reg1_9
""""""""""""""""""""""""

LSB of PID value of slave9 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_9:

Device_Char_Table_Reg2_9
""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave9 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_10:

Device_Char_Table_Reg0_10
"""""""""""""""""""""""""

MSB of PID value of slave10 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_10:

Device_Char_Table_Reg1_10
"""""""""""""""""""""""""

LSB of PID value of slave10 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_10:

Device_Char_Table_Reg2_10
"""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave10 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg0_11:

Device_Char_Table_Reg0_11
"""""""""""""""""""""""""

MSB of PID value of slave11 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                         Description                         |
    +=====+===+========+=====+=============================================================+
    |31:0 |R  |PID_HIGH|0x0  |Device provisional ID high: bits [48:16] of Device’s I3C PID.|
    +-----+---+--------+-----+-------------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg1_11:

Device_Char_Table_Reg1_11
"""""""""""""""""""""""""

LSB of PID value of slave11 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+-----------------------------------------------------------+
    |Bit #|R/W| Name  |Reset|                        Description                        |
    +=====+===+=======+=====+===========================================================+
    |15:0 |R  |PID_LOW|0x0  |Device provisional ID low: bits [15:0] of Device’s I3C PID.|
    +-----+---+-------+-----+-----------------------------------------------------------+

.. _i3c__Device_Char_Table_Reg2_11:

Device_Char_Table_Reg2_11
"""""""""""""""""""""""""

BCR, DCR  and dynamic address of slave11 during the dynamic address assignment command.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                                                    Description                                                                     |
    +=====+===+============+=====+====================================================================================================================================================+
    |7:0  |R  |DCR         |0x0  |Device Characteristics Register(DCR) of the slave.                                                                                                  |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R  |BCR         |0x0  |I3C Bus Characteristics Register(BCR) of the slave.                                                                                                 |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |23:16|R  |Dynamic_Addr|0x0  |Device I3C Dynamic address: bit 23 is the parity bit for the dynamic address calculated by software, bits 22:16 are the dynamic address of the slave|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+

I3C Interface Commands
^^^^^^^^^^^^^^^^^^^^^^

.. table:: 
    :align: center
    :widths: 45 15 15 80

    +---------------------------------------------------------+-----+------------+--------------------------+
    |                      Command name                       |Width|Command code|       Description        |
    +=========================================================+=====+============+==========================+
    |:ref:`REGULAR_CMD<I3C Interface Commands__REGULAR_CMD>`  |   64|0x0         |Regular command           |
    +---------------------------------------------------------+-----+------------+--------------------------+
    |:ref:`IMM_TRANSFER<I3C Interface Commands__IMM_TRANSFER>`|   64|0x1         |Immediate transfer command|
    +---------------------------------------------------------+-----+------------+--------------------------+
    |:ref:`ADDR_ASSIGN<I3C Interface Commands__ADDR_ASSIGN>`  |   64|0x2         |Address assignment command|
    +---------------------------------------------------------+-----+------------+--------------------------+

.. _I3C Interface Commands__REGULAR_CMD:

REGULAR_CMD
"""""""""""

.. table:: 
    :align: center
    :widths: 15 45 90

    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|  Name   |                                                                                                                                                        Description                                                                                                                                                        |
    +=====+=========+===========================================================================================================================================================================================================================================================================================================================+
    |63:48|DATA_LEN |Indicates the number of bytes to be transferred                                                                                                                                                                                                                                                                            |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |TOC      |Controls the bus condition when completing the data transfer: b0: Repeated start for next transfer; b1: Stop condition                                                                                                                                                                                                     |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |30   |ROC      |Controls the response status after the completion of transfer: b0: Response status not required; b1: Response status required                                                                                                                                                                                              |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |RnW      |Transfer direction: b0: Write transfer; b1: Read transfer                                                                                                                                                                                                                                                                  |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:26|MODE     |Mode and speed of the transfer using I3C or I2C bus. Values for I3C mode: h0: Standard speed mode (12.5MHZ); h1: 8MHz speed mode; h2: 6MHz speed mode; h3: 4MHz speed mode; h4: 2MHz speed mode; h5: Reserved; h6: HDR-DDR mode (25MHz speed); h7: Reserved. Values for I2C Mode: h0: I2C FM; h1: I2C FM+; h2-h7: Reserved.|
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |21   |BC_EN    |Initiate the transfer after sending the Broadcast message (7’h7E): b0: No Broadcast message required; b1: Broadcast message required                                                                                                                                                                                       |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |20:16|DEV_INDEX|Slave address to which the data transfer is required                                                                                                                                                                                                                                                                       |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |CP       |Indicates if the command field is valid or not: b0: SDR transfer, no CCC command; b1: CCC or HDR command transfer                                                                                                                                                                                                          |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |14:7 |CMD      |I3C command code: 8-bit for CCC, 7-bit for HDR                                                                                                                                                                                                                                                                             |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |6:3  |TID      |Command request Tag ID. Maximum of 16 transfers can be initiated.                                                                                                                                                                                                                                                          |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |2:0  |CMD_ATTR |Command code -- 0x0 for regular command type                                                                                                                                                                                                                                                                               |
    +-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _I3C Interface Commands__IMM_TRANSFER:

IMM_TRANSFER
""""""""""""

.. table:: 
    :align: center
    :widths: 15 45 90

    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|   Name    |                                                                                                                                                        Description                                                                                                                                                        |
    +=====+===========+===========================================================================================================================================================================================================================================================================================================================+
    |63:56|DATA_BYTE_4|Data byte 4 to be transferred.                                                                                                                                                                                                                                                                                             |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |55:48|DATA_BYTE_3|Data byte 3 to be transferred.                                                                                                                                                                                                                                                                                             |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |47:40|DATA_BYTE_2|Data byte 2 to be transferred.                                                                                                                                                                                                                                                                                             |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |39:32|DATA_BYTE_1|Data byte 1 to be transferred.                                                                                                                                                                                                                                                                                             |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31   |TOC        |Controls the bus condition when completing the data transfer: b0: Repeated start for next transfer; b1: Stop condition                                                                                                                                                                                                     |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |30   |ROC        |Controls the response status after the completion of transfer: b0: Response status not required; b1: Response status required                                                                                                                                                                                              |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |RnW        |Transfer direction: b0: Write transfer; b1: Read transfer                                                                                                                                                                                                                                                                  |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:26|MODE       |Mode and speed of the transfer using I3C or I2C bus. Values for I3C mode: h0: Standard speed mode (12.5MHZ); h1: 8MHz speed mode; h2: 6MHz speed mode; h3: 4MHz speed mode; h4: 2MHz speed mode; h5: Reserved; h6: HDR-DDR mode (25MHz speed); h7: Reserved. Values for I2C Mode: h0: I2C FM; h1: I2C FM+; h2-h7: Reserved.|
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:23|BYTE_CNT   |Number of valid data bytes: h0: No payload; h1 to h4: 1 to 4 bytes respectively; h5 to h7: Reserved.                                                                                                                                                                                                                       |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |21   |BC_EN      |Initiate the transfer after sending the Broadcast message (7’h7E): b0: No Broadcast message required; b1: Broadcast message required                                                                                                                                                                                       |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |20:16|DEV_INDEX  |Slave address to which the data transfer is required                                                                                                                                                                                                                                                                       |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15   |CP         |Indicates if the command field is valid or not: b0: SDR transfer, no CCC command; b1: CCC or HDR command transfer                                                                                                                                                                                                          |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |14:7 |CMD        |I3C command code: 8-bit for CCC, 7-bit for HDR                                                                                                                                                                                                                                                                             |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |6:3  |TID        |Command request Tag ID. Maximum of 16 transfers can be initiated.                                                                                                                                                                                                                                                          |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |2:0  |CMD_ATTR   |Command code -- 0x1 for immediate transfer command type                                                                                                                                                                                                                                                                    |
    +-----+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _I3C Interface Commands__ADDR_ASSIGN:

ADDR_ASSIGN
"""""""""""

.. table:: 
    :align: center
    :widths: 15 45 90

    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|   Name   |                                                            Description                                                             |
    +=====+==========+====================================================================================================================================+
    |   31|TOC       |Controls the bus condition when completing the data transfer: b0: Repeated start for next transfer; b1: Stop condition              |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |   30|ROC       |Controls the response status after the completion of transfer: b0: Response status not required; b1: Response status required       |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |29:26|DEVICE_CNT|Device count. Master to perform the dynamic address assignment for the number of devices present.                                   |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |   21|BC_EN     |Initiate the transfer after sending the Broadcast message (7’h7E): b0: No Broadcast message required; b1: Broadcast message required|
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |20:16|DEV_INDEX |Slave address to which the data transfer is required                                                                                |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |14:7 |CMD       |ENTDAA or SETDASA command code                                                                                                      |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |6:3  |TID       |Command request Tag ID. Maximum of 16 transfers can be initiated.                                                                   |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
    |2:0  |CMD_ATTR  |Command code -- 0x2 for address assignment command type                                                                             |
    +-----+----------+------------------------------------------------------------------------------------------------------------------------------------+
