# Day 27 â€“ Universal Shift Register (4-bit)

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-27_Universal_Shift_Register  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

The **Universal Shift Register** is a versatile 4-bit register that can perform:
- ğŸŸ¡ Hold
- ğŸ” Shift Right
- ğŸ” Shift Left
- ğŸ“¥ Parallel Load

Operation is controlled via 2-bit select input (`sel`):
- `00`: Hold
- `01`: Shift Right (serial in on MSB)
- `10`: Shift Left (serial in on LSB)
- `11`: Parallel Load

---

## ğŸ§ª Simulation

Verified using a testbench that covers all 4 operations.  
Vivado waveform confirms functionality.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
