
Final_Project_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007726  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000015c  00800060  00007726  000077ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001f  008001bc  008001bc  00007916  2**0
                  ALLOC
  3 .stab         00007c2c  00000000  00000000  00007918  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000381d  00000000  00000000  0000f544  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00012d61  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00012ec1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00013050  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00015095  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00016196  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00017118  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  00017298  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0001755a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00017de8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 14 16 	jmp	0x2c28	; 0x2c28 <__vector_1>
       8:	0c 94 d4 16 	jmp	0x2da8	; 0x2da8 <__vector_2>
       c:	0c 94 4c 17 	jmp	0x2e98	; 0x2e98 <__vector_3>
      10:	0c 94 7e 0d 	jmp	0x1afc	; 0x1afc <__vector_4>
      14:	0c 94 4b 0d 	jmp	0x1a96	; 0x1a96 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 17 10 	jmp	0x202e	; 0x202e <__vector_7>
      20:	0c 94 4a 10 	jmp	0x2094	; 0x2094 <__vector_8>
      24:	0c 94 e4 0f 	jmp	0x1fc8	; 0x1fc8 <__vector_9>
      28:	0c 94 3d 13 	jmp	0x267a	; 0x267a <__vector_10>
      2c:	0c 94 0a 13 	jmp	0x2614	; 0x2614 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e2       	ldi	r30, 0x26	; 38
      68:	f7 e7       	ldi	r31, 0x77	; 119
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 3b       	cpi	r26, 0xBC	; 188
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac eb       	ldi	r26, 0xBC	; 188
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 3d       	cpi	r26, 0xDB	; 219
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 be 2f 	call	0x5f7c	; 0x5f7c <main>
      8a:	0c 94 91 3b 	jmp	0x7722	; 0x7722 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ac 38 	jmp	0x7158	; 0x7158 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ac e9       	ldi	r26, 0x9C	; 156
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c8 38 	jmp	0x7190	; 0x7190 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d4 38 	jmp	0x71a8	; 0x71a8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d4 38 	jmp	0x71a8	; 0x71a8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ac 38 	jmp	0x7158	; 0x7158 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8c e9       	ldi	r24, 0x9C	; 156
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c8 38 	jmp	0x7190	; 0x7190 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6c e9       	ldi	r22, 0x9C	; 156
     69c:	71 e0       	ldi	r23, 0x01	; 1
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 d0 38 	jmp	0x71a0	; 0x71a0 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 d4 38 	jmp	0x71a8	; 0x71a8 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 d4 38 	jmp	0x71a8	; 0x71a8 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 d4 38 	jmp	0x71a8	; 0x71a8 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 bc 38 	jmp	0x7178	; 0x7178 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 d8 38 	jmp	0x71b0	; 0x71b0 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <UART_compute_ubrr>:
 #error "F_CPU not defined. Define CPU frequency (e.g. #define F_CPU 8000000UL) before including uart_program.c"
#endif

/* Helper: compute UBRR value for given baud and U2X mode */
static u16 UART_compute_ubrr(u32 baud, bool use_double_speed)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	27 97       	sbiw	r28, 0x07	; 7
     ca8:	0f b6       	in	r0, 0x3f	; 63
     caa:	f8 94       	cli
     cac:	de bf       	out	0x3e, r29	; 62
     cae:	0f be       	out	0x3f, r0	; 63
     cb0:	cd bf       	out	0x3d, r28	; 61
     cb2:	69 83       	std	Y+1, r22	; 0x01
     cb4:	7a 83       	std	Y+2, r23	; 0x02
     cb6:	8b 83       	std	Y+3, r24	; 0x03
     cb8:	9c 83       	std	Y+4, r25	; 0x04
     cba:	4d 83       	std	Y+5, r20	; 0x05
    /* Formula:
       - Normal async (U2X=0): UBRR = F_CPU/(16*baud) - 1
       - Double speed (U2X=1) : UBRR = F_CPU/(8*baud)  - 1
    */
    if (baud == 0) return 0;
     cbc:	89 81       	ldd	r24, Y+1	; 0x01
     cbe:	9a 81       	ldd	r25, Y+2	; 0x02
     cc0:	ab 81       	ldd	r26, Y+3	; 0x03
     cc2:	bc 81       	ldd	r27, Y+4	; 0x04
     cc4:	00 97       	sbiw	r24, 0x00	; 0
     cc6:	a1 05       	cpc	r26, r1
     cc8:	b1 05       	cpc	r27, r1
     cca:	19 f4       	brne	.+6      	; 0xcd2 <UART_compute_ubrr+0x34>
     ccc:	1f 82       	std	Y+7, r1	; 0x07
     cce:	1e 82       	std	Y+6, r1	; 0x06
     cd0:	4a c0       	rjmp	.+148    	; 0xd66 <UART_compute_ubrr+0xc8>
    if (use_double_speed)
     cd2:	8d 81       	ldd	r24, Y+5	; 0x05
     cd4:	88 23       	and	r24, r24
     cd6:	11 f1       	breq	.+68     	; 0xd1c <UART_compute_ubrr+0x7e>
    {
        return (u16)((F_CPU / (8UL * baud)) - 1UL);
     cd8:	89 81       	ldd	r24, Y+1	; 0x01
     cda:	9a 81       	ldd	r25, Y+2	; 0x02
     cdc:	ab 81       	ldd	r26, Y+3	; 0x03
     cde:	bc 81       	ldd	r27, Y+4	; 0x04
     ce0:	88 0f       	add	r24, r24
     ce2:	99 1f       	adc	r25, r25
     ce4:	aa 1f       	adc	r26, r26
     ce6:	bb 1f       	adc	r27, r27
     ce8:	88 0f       	add	r24, r24
     cea:	99 1f       	adc	r25, r25
     cec:	aa 1f       	adc	r26, r26
     cee:	bb 1f       	adc	r27, r27
     cf0:	88 0f       	add	r24, r24
     cf2:	99 1f       	adc	r25, r25
     cf4:	aa 1f       	adc	r26, r26
     cf6:	bb 1f       	adc	r27, r27
     cf8:	9c 01       	movw	r18, r24
     cfa:	ad 01       	movw	r20, r26
     cfc:	80 e0       	ldi	r24, 0x00	; 0
     cfe:	92 e1       	ldi	r25, 0x12	; 18
     d00:	aa e7       	ldi	r26, 0x7A	; 122
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	bc 01       	movw	r22, r24
     d06:	cd 01       	movw	r24, r26
     d08:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
     d0c:	da 01       	movw	r26, r20
     d0e:	c9 01       	movw	r24, r18
     d10:	9c 01       	movw	r18, r24
     d12:	21 50       	subi	r18, 0x01	; 1
     d14:	30 40       	sbci	r19, 0x00	; 0
     d16:	3f 83       	std	Y+7, r19	; 0x07
     d18:	2e 83       	std	Y+6, r18	; 0x06
     d1a:	25 c0       	rjmp	.+74     	; 0xd66 <UART_compute_ubrr+0xc8>
    }
    else
    {
        return (u16)((F_CPU / (16UL * baud)) - 1UL);
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	9a 81       	ldd	r25, Y+2	; 0x02
     d20:	ab 81       	ldd	r26, Y+3	; 0x03
     d22:	bc 81       	ldd	r27, Y+4	; 0x04
     d24:	88 0f       	add	r24, r24
     d26:	99 1f       	adc	r25, r25
     d28:	aa 1f       	adc	r26, r26
     d2a:	bb 1f       	adc	r27, r27
     d2c:	88 0f       	add	r24, r24
     d2e:	99 1f       	adc	r25, r25
     d30:	aa 1f       	adc	r26, r26
     d32:	bb 1f       	adc	r27, r27
     d34:	88 0f       	add	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	aa 1f       	adc	r26, r26
     d3a:	bb 1f       	adc	r27, r27
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	aa 1f       	adc	r26, r26
     d42:	bb 1f       	adc	r27, r27
     d44:	9c 01       	movw	r18, r24
     d46:	ad 01       	movw	r20, r26
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	92 e1       	ldi	r25, 0x12	; 18
     d4c:	aa e7       	ldi	r26, 0x7A	; 122
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	bc 01       	movw	r22, r24
     d52:	cd 01       	movw	r24, r26
     d54:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
     d58:	da 01       	movw	r26, r20
     d5a:	c9 01       	movw	r24, r18
     d5c:	9c 01       	movw	r18, r24
     d5e:	21 50       	subi	r18, 0x01	; 1
     d60:	30 40       	sbci	r19, 0x00	; 0
     d62:	3f 83       	std	Y+7, r19	; 0x07
     d64:	2e 83       	std	Y+6, r18	; 0x06
     d66:	8e 81       	ldd	r24, Y+6	; 0x06
     d68:	9f 81       	ldd	r25, Y+7	; 0x07
    }
}
     d6a:	27 96       	adiw	r28, 0x07	; 7
     d6c:	0f b6       	in	r0, 0x3f	; 63
     d6e:	f8 94       	cli
     d70:	de bf       	out	0x3e, r29	; 62
     d72:	0f be       	out	0x3f, r0	; 63
     d74:	cd bf       	out	0x3d, r28	; 61
     d76:	cf 91       	pop	r28
     d78:	df 91       	pop	r29
     d7a:	08 95       	ret

00000d7c <UART_init>:

/* Initialize UART according to UART_t structure */
void UART_init(UART_t *uart)
{
     d7c:	df 93       	push	r29
     d7e:	cf 93       	push	r28
     d80:	cd b7       	in	r28, 0x3d	; 61
     d82:	de b7       	in	r29, 0x3e	; 62
     d84:	29 97       	sbiw	r28, 0x09	; 9
     d86:	0f b6       	in	r0, 0x3f	; 63
     d88:	f8 94       	cli
     d8a:	de bf       	out	0x3e, r29	; 62
     d8c:	0f be       	out	0x3f, r0	; 63
     d8e:	cd bf       	out	0x3d, r28	; 61
     d90:	9d 83       	std	Y+5, r25	; 0x05
     d92:	8c 83       	std	Y+4, r24	; 0x04
    u8 ucsrc_val = 0;
     d94:	1b 82       	std	Y+3, r1	; 0x03
    u16 ubrr_val = 0;
     d96:	1a 82       	std	Y+2, r1	; 0x02
     d98:	19 82       	std	Y+1, r1	; 0x01

    if (uart == NULL) return;
     d9a:	8c 81       	ldd	r24, Y+4	; 0x04
     d9c:	9d 81       	ldd	r25, Y+5	; 0x05
     d9e:	00 97       	sbiw	r24, 0x00	; 0
     da0:	09 f4       	brne	.+2      	; 0xda4 <UART_init+0x28>
     da2:	7b c0       	rjmp	.+246    	; 0xe9a <UART_init+0x11e>

    /* Set/clear U2X bit in UCSRA according to ASYNC_DSM */
    if (uart->ASYNC_DSM)
     da4:	ec 81       	ldd	r30, Y+4	; 0x04
     da6:	fd 81       	ldd	r31, Y+5	; 0x05
     da8:	84 81       	ldd	r24, Z+4	; 0x04
     daa:	88 23       	and	r24, r24
     dac:	41 f0       	breq	.+16     	; 0xdbe <UART_init+0x42>
    {
        SET_BIT(UCSRA, U2X);
     dae:	ab e2       	ldi	r26, 0x2B	; 43
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	eb e2       	ldi	r30, 0x2B	; 43
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	82 60       	ori	r24, 0x02	; 2
     dba:	8c 93       	st	X, r24
     dbc:	07 c0       	rjmp	.+14     	; 0xdcc <UART_init+0x50>
    }
    else
    {
        CLEAR_BIT(UCSRA, U2X);
     dbe:	ab e2       	ldi	r26, 0x2B	; 43
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	eb e2       	ldi	r30, 0x2B	; 43
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	8d 7f       	andi	r24, 0xFD	; 253
     dca:	8c 93       	st	X, r24
    }

    /* Compute UBRR */
    ubrr_val = UART_compute_ubrr(uart->baudRate, uart->ASYNC_DSM);
     dcc:	ec 81       	ldd	r30, Y+4	; 0x04
     dce:	fd 81       	ldd	r31, Y+5	; 0x05
     dd0:	80 81       	ld	r24, Z
     dd2:	91 81       	ldd	r25, Z+1	; 0x01
     dd4:	a2 81       	ldd	r26, Z+2	; 0x02
     dd6:	b3 81       	ldd	r27, Z+3	; 0x03
     dd8:	ec 81       	ldd	r30, Y+4	; 0x04
     dda:	fd 81       	ldd	r31, Y+5	; 0x05
     ddc:	24 81       	ldd	r18, Z+4	; 0x04
     dde:	bc 01       	movw	r22, r24
     de0:	cd 01       	movw	r24, r26
     de2:	42 2f       	mov	r20, r18
     de4:	0e 94 4f 06 	call	0xc9e	; 0xc9e <UART_compute_ubrr>
     de8:	9a 83       	std	Y+2, r25	; 0x02
     dea:	89 83       	std	Y+1, r24	; 0x01

    /* Write UBRR (low and high bytes). UBRRH and UCSRC share same IO address:
       writing to UBRRH should be done by writing the high byte to UBRRH macro (URSEL = 0).
       Our UBRRH macro maps to the same address, so writing it directly is fine. */
    UBRRL = (u8)(ubrr_val & 0xFF);
     dec:	e9 e2       	ldi	r30, 0x29	; 41
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	89 81       	ldd	r24, Y+1	; 0x01
     df2:	80 83       	st	Z, r24
    UBRRH = (u8)((ubrr_val >> 8) & 0x0F);
     df4:	e0 e4       	ldi	r30, 0x40	; 64
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	89 81       	ldd	r24, Y+1	; 0x01
     dfa:	9a 81       	ldd	r25, Y+2	; 0x02
     dfc:	89 2f       	mov	r24, r25
     dfe:	99 27       	eor	r25, r25
     e00:	8f 70       	andi	r24, 0x0F	; 15
     e02:	80 83       	st	Z, r24
       - UMSEL = 0 (Async) [we assume async mode; could expand later]
       - Parity: according to uart->mode
       - Stop bits: according to uart->select
       - Character size: fixed 8-bit (UCSZ1:0 = 11) and UCSZ2 in UCSRB = 0
    */
    ucsrc_val |= (1 << URSEL); /* write to UCSRC */
     e04:	8b 81       	ldd	r24, Y+3	; 0x03
     e06:	80 68       	ori	r24, 0x80	; 128
     e08:	8b 83       	std	Y+3, r24	; 0x03

    /* Parity */
    switch (uart->mode)
     e0a:	ec 81       	ldd	r30, Y+4	; 0x04
     e0c:	fd 81       	ldd	r31, Y+5	; 0x05
     e0e:	85 81       	ldd	r24, Z+5	; 0x05
     e10:	28 2f       	mov	r18, r24
     e12:	30 e0       	ldi	r19, 0x00	; 0
     e14:	39 87       	std	Y+9, r19	; 0x09
     e16:	28 87       	std	Y+8, r18	; 0x08
     e18:	88 85       	ldd	r24, Y+8	; 0x08
     e1a:	99 85       	ldd	r25, Y+9	; 0x09
     e1c:	81 30       	cpi	r24, 0x01	; 1
     e1e:	91 05       	cpc	r25, r1
     e20:	31 f0       	breq	.+12     	; 0xe2e <UART_init+0xb2>
     e22:	28 85       	ldd	r18, Y+8	; 0x08
     e24:	39 85       	ldd	r19, Y+9	; 0x09
     e26:	22 30       	cpi	r18, 0x02	; 2
     e28:	31 05       	cpc	r19, r1
     e2a:	29 f0       	breq	.+10     	; 0xe36 <UART_init+0xba>
     e2c:	07 c0       	rjmp	.+14     	; 0xe3c <UART_init+0xc0>
    {
        case DISABLED:
            /* nothing */
            break;
        case EVEN_PARITY:
            ucsrc_val |= UART_PARITY_EVEN;
     e2e:	8b 81       	ldd	r24, Y+3	; 0x03
     e30:	80 62       	ori	r24, 0x20	; 32
     e32:	8b 83       	std	Y+3, r24	; 0x03
     e34:	03 c0       	rjmp	.+6      	; 0xe3c <UART_init+0xc0>
            break;
        case ODD_PARITY:
            ucsrc_val |= UART_PARITY_ODD;
     e36:	8b 81       	ldd	r24, Y+3	; 0x03
     e38:	80 63       	ori	r24, 0x30	; 48
     e3a:	8b 83       	std	Y+3, r24	; 0x03
        default:
            break;
    }

    /* Stop bits */
    switch (uart->select)
     e3c:	ec 81       	ldd	r30, Y+4	; 0x04
     e3e:	fd 81       	ldd	r31, Y+5	; 0x05
     e40:	86 81       	ldd	r24, Z+6	; 0x06
     e42:	28 2f       	mov	r18, r24
     e44:	30 e0       	ldi	r19, 0x00	; 0
     e46:	3f 83       	std	Y+7, r19	; 0x07
     e48:	2e 83       	std	Y+6, r18	; 0x06
     e4a:	8e 81       	ldd	r24, Y+6	; 0x06
     e4c:	9f 81       	ldd	r25, Y+7	; 0x07
     e4e:	00 97       	sbiw	r24, 0x00	; 0
     e50:	41 f0       	breq	.+16     	; 0xe62 <UART_init+0xe6>
     e52:	2e 81       	ldd	r18, Y+6	; 0x06
     e54:	3f 81       	ldd	r19, Y+7	; 0x07
     e56:	21 30       	cpi	r18, 0x01	; 1
     e58:	31 05       	cpc	r19, r1
     e5a:	19 f4       	brne	.+6      	; 0xe62 <UART_init+0xe6>
    {
        case ONE_BIT:
            /* nothing */
            break;
        case TWO_BIT:
            ucsrc_val |= UART_STOP_2BIT;
     e5c:	8b 81       	ldd	r24, Y+3	; 0x03
     e5e:	88 60       	ori	r24, 0x08	; 8
     e60:	8b 83       	std	Y+3, r24	; 0x03
        default:
            break;
    }

    /* Character size 8-bit: UCSZ1=1, UCSZ0=1 (and UCSZ2 in UCSRB = 0) */
    ucsrc_val |= UART_CHAR_SIZE_8BIT;
     e62:	8b 81       	ldd	r24, Y+3	; 0x03
     e64:	86 60       	ori	r24, 0x06	; 6
     e66:	8b 83       	std	Y+3, r24	; 0x03

    /* Write UCSRC (URSEL=1 makes this write to UCSRC not UBRRH) */
    UCSRC = ucsrc_val;
     e68:	e0 e4       	ldi	r30, 0x40	; 64
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	8b 81       	ldd	r24, Y+3	; 0x03
     e6e:	80 83       	st	Z, r24

    /* Ensure UCSZ2 (in UCSRB) = 0 for 8-bit mode */
    CLEAR_BIT(UCSRB, UCSZ2);
     e70:	aa e2       	ldi	r26, 0x2A	; 42
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	ea e2       	ldi	r30, 0x2A	; 42
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	8b 7f       	andi	r24, 0xFB	; 251
     e7c:	8c 93       	st	X, r24

    /* Enable receiver and transmitter (polling mode) */
    SET_BIT(UCSRB, RXEN);
     e7e:	aa e2       	ldi	r26, 0x2A	; 42
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	ea e2       	ldi	r30, 0x2A	; 42
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	80 61       	ori	r24, 0x10	; 16
     e8a:	8c 93       	st	X, r24
    SET_BIT(UCSRB, TXEN);
     e8c:	aa e2       	ldi	r26, 0x2A	; 42
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	ea e2       	ldi	r30, 0x2A	; 42
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	88 60       	ori	r24, 0x08	; 8
     e98:	8c 93       	st	X, r24

    /* Optionally disable interrupts (we're implementing polling). If you want to use interrupts later,
       set RXCIE/TXCIE/UDRIE here. */
}
     e9a:	29 96       	adiw	r28, 0x09	; 9
     e9c:	0f b6       	in	r0, 0x3f	; 63
     e9e:	f8 94       	cli
     ea0:	de bf       	out	0x3e, r29	; 62
     ea2:	0f be       	out	0x3f, r0	; 63
     ea4:	cd bf       	out	0x3d, r28	; 61
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <UART_sendByte>:

/* Blocking send byte */
void UART_sendByte(const u8 data)
{
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	0f 92       	push	r0
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	89 83       	std	Y+1, r24	; 0x01
    /* Wait for empty transmit buffer (UDRE bit set) */
    while (!BIT_IS_SET(UCSRA, UDRE))
     eb8:	eb e2       	ldi	r30, 0x2B	; 43
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	88 2f       	mov	r24, r24
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	80 72       	andi	r24, 0x20	; 32
     ec4:	90 70       	andi	r25, 0x00	; 0
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	b9 f3       	breq	.-18     	; 0xeb8 <UART_sendByte+0xc>
    {
        /* busy wait */
    }

    /* Put data into buffer, sends the data */
    UDR = data;
     eca:	ec e2       	ldi	r30, 0x2C	; 44
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	80 83       	st	Z, r24
    /* Optionally wait for transmit complete (TXC) if you want to ensure shift register done:
       while (!BIT_IS_SET(UCSRA, TXC)) { }
       then clear TXC by writing 1 to it:
       SET_BIT(UCSRA, TXC);
       Not necessary for most uses. */
}
     ed2:	0f 90       	pop	r0
     ed4:	cf 91       	pop	r28
     ed6:	df 91       	pop	r29
     ed8:	08 95       	ret

00000eda <UART_receiveByte>:

/* Blocking receive byte
   Returns True on success (byte placed in *data). If data == NULL returns False.
*/
bool UART_receiveByte(u8 *data)
{
     eda:	df 93       	push	r29
     edc:	cf 93       	push	r28
     ede:	00 d0       	rcall	.+0      	; 0xee0 <UART_receiveByte+0x6>
     ee0:	0f 92       	push	r0
     ee2:	cd b7       	in	r28, 0x3d	; 61
     ee4:	de b7       	in	r29, 0x3e	; 62
     ee6:	9a 83       	std	Y+2, r25	; 0x02
     ee8:	89 83       	std	Y+1, r24	; 0x01
    if (data == NULL) return False;
     eea:	89 81       	ldd	r24, Y+1	; 0x01
     eec:	9a 81       	ldd	r25, Y+2	; 0x02
     eee:	00 97       	sbiw	r24, 0x00	; 0
     ef0:	11 f4       	brne	.+4      	; 0xef6 <UART_receiveByte+0x1c>
     ef2:	1b 82       	std	Y+3, r1	; 0x03
     ef4:	0d c0       	rjmp	.+26     	; 0xf10 <UART_receiveByte+0x36>

    /* Wait for data to be received (RXC bit set) */
    while (!BIT_IS_SET(UCSRA, RXC))
     ef6:	eb e2       	ldi	r30, 0x2B	; 43
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	88 23       	and	r24, r24
     efe:	dc f7       	brge	.-10     	; 0xef6 <UART_receiveByte+0x1c>
    {
        /* busy wait */
    }

    /* Read received data */
    *data = UDR;
     f00:	ec e2       	ldi	r30, 0x2C	; 44
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	e9 81       	ldd	r30, Y+1	; 0x01
     f08:	fa 81       	ldd	r31, Y+2	; 0x02
     f0a:	80 83       	st	Z, r24
         if (BIT_IS_SET(UCSRA, FE)) -> frame error
         if (BIT_IS_SET(UCSRA, DOR)) -> data overrun
         if (BIT_IS_SET(UCSRA, PE)) -> parity error
    */

    return True;
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	8b 83       	std	Y+3, r24	; 0x03
     f10:	8b 81       	ldd	r24, Y+3	; 0x03
}
     f12:	0f 90       	pop	r0
     f14:	0f 90       	pop	r0
     f16:	0f 90       	pop	r0
     f18:	cf 91       	pop	r28
     f1a:	df 91       	pop	r29
     f1c:	08 95       	ret

00000f1e <UART_sendString>:

/* Send null-terminated string (blocking) */
void UART_sendString(const u8 *str)
{
     f1e:	df 93       	push	r29
     f20:	cf 93       	push	r28
     f22:	00 d0       	rcall	.+0      	; 0xf24 <UART_sendString+0x6>
     f24:	00 d0       	rcall	.+0      	; 0xf26 <UART_sendString+0x8>
     f26:	cd b7       	in	r28, 0x3d	; 61
     f28:	de b7       	in	r29, 0x3e	; 62
     f2a:	9c 83       	std	Y+4, r25	; 0x04
     f2c:	8b 83       	std	Y+3, r24	; 0x03
    if (str == NULL) return;
     f2e:	8b 81       	ldd	r24, Y+3	; 0x03
     f30:	9c 81       	ldd	r25, Y+4	; 0x04
     f32:	00 97       	sbiw	r24, 0x00	; 0
     f34:	a1 f0       	breq	.+40     	; 0xf5e <UART_sendString+0x40>

    const u8 *p = str;
     f36:	8b 81       	ldd	r24, Y+3	; 0x03
     f38:	9c 81       	ldd	r25, Y+4	; 0x04
     f3a:	9a 83       	std	Y+2, r25	; 0x02
     f3c:	89 83       	std	Y+1, r24	; 0x01
     f3e:	0a c0       	rjmp	.+20     	; 0xf54 <UART_sendString+0x36>
    while (*p != '\0')
    {
        UART_sendByte(*p);
     f40:	e9 81       	ldd	r30, Y+1	; 0x01
     f42:	fa 81       	ldd	r31, Y+2	; 0x02
     f44:	80 81       	ld	r24, Z
     f46:	0e 94 56 07 	call	0xeac	; 0xeac <UART_sendByte>
        p++;
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	9a 81       	ldd	r25, Y+2	; 0x02
     f4e:	01 96       	adiw	r24, 0x01	; 1
     f50:	9a 83       	std	Y+2, r25	; 0x02
     f52:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const u8 *str)
{
    if (str == NULL) return;

    const u8 *p = str;
    while (*p != '\0')
     f54:	e9 81       	ldd	r30, Y+1	; 0x01
     f56:	fa 81       	ldd	r31, Y+2	; 0x02
     f58:	80 81       	ld	r24, Z
     f5a:	88 23       	and	r24, r24
     f5c:	89 f7       	brne	.-30     	; 0xf40 <UART_sendString+0x22>
    {
        UART_sendByte(*p);
        p++;
    }
}
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	0f 90       	pop	r0
     f64:	0f 90       	pop	r0
     f66:	cf 91       	pop	r28
     f68:	df 91       	pop	r29
     f6a:	08 95       	ret

00000f6c <UART_receiveString>:
   - carriage return '\r' is received
   - max length reached (MAX_STRING_LENGTH - 1), then null-terminates
   The received string will be null-terminated.
*/
void UART_receiveString(u8 *str)
{
     f6c:	df 93       	push	r29
     f6e:	cf 93       	push	r28
     f70:	00 d0       	rcall	.+0      	; 0xf72 <UART_receiveString+0x6>
     f72:	00 d0       	rcall	.+0      	; 0xf74 <UART_receiveString+0x8>
     f74:	0f 92       	push	r0
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	9d 83       	std	Y+5, r25	; 0x05
     f7c:	8c 83       	std	Y+4, r24	; 0x04
    if (str == NULL) return;
     f7e:	8c 81       	ldd	r24, Y+4	; 0x04
     f80:	9d 81       	ldd	r25, Y+5	; 0x05
     f82:	00 97       	sbiw	r24, 0x00	; 0
     f84:	51 f1       	breq	.+84     	; 0xfda <UART_receiveString+0x6e>

    u8 ch;
    u8 idx = 0;
     f86:	1a 82       	std	Y+2, r1	; 0x02
    /* Reserve last byte for NUL */
    u8 limit = (MAX_STRING_LENGTH > 1) ? (MAX_STRING_LENGTH - 1) : 0;
     f88:	81 e3       	ldi	r24, 0x31	; 49
     f8a:	89 83       	std	Y+1, r24	; 0x01

    while (1)
    {
        if (!UART_receiveByte(&ch)) break; /* unexpected, but keep safe */
     f8c:	ce 01       	movw	r24, r28
     f8e:	03 96       	adiw	r24, 0x03	; 3
     f90:	0e 94 6d 07 	call	0xeda	; 0xeda <UART_receiveByte>
     f94:	88 23       	and	r24, r24
     f96:	c1 f0       	breq	.+48     	; 0xfc8 <UART_receiveString+0x5c>

        /* stop conditions */
        if ((ch == '\n') || (ch == '\r')) break;
     f98:	8b 81       	ldd	r24, Y+3	; 0x03
     f9a:	8a 30       	cpi	r24, 0x0A	; 10
     f9c:	a9 f0       	breq	.+42     	; 0xfc8 <UART_receiveString+0x5c>
     f9e:	8b 81       	ldd	r24, Y+3	; 0x03
     fa0:	8d 30       	cpi	r24, 0x0D	; 13
     fa2:	91 f0       	breq	.+36     	; 0xfc8 <UART_receiveString+0x5c>

        if (idx < limit)
     fa4:	9a 81       	ldd	r25, Y+2	; 0x02
     fa6:	89 81       	ldd	r24, Y+1	; 0x01
     fa8:	98 17       	cp	r25, r24
     faa:	70 f4       	brcc	.+28     	; 0xfc8 <UART_receiveString+0x5c>
        {
            str[idx++] = ch;
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	8c 81       	ldd	r24, Y+4	; 0x04
     fb4:	9d 81       	ldd	r25, Y+5	; 0x05
     fb6:	fc 01       	movw	r30, r24
     fb8:	e2 0f       	add	r30, r18
     fba:	f3 1f       	adc	r31, r19
     fbc:	8b 81       	ldd	r24, Y+3	; 0x03
     fbe:	80 83       	st	Z, r24
     fc0:	8a 81       	ldd	r24, Y+2	; 0x02
     fc2:	8f 5f       	subi	r24, 0xFF	; 255
     fc4:	8a 83       	std	Y+2, r24	; 0x02
     fc6:	e2 cf       	rjmp	.-60     	; 0xf8c <UART_receiveString+0x20>
            break;
        }
    }

    /* null-terminate */
    str[idx] = '\0';
     fc8:	8a 81       	ldd	r24, Y+2	; 0x02
     fca:	28 2f       	mov	r18, r24
     fcc:	30 e0       	ldi	r19, 0x00	; 0
     fce:	8c 81       	ldd	r24, Y+4	; 0x04
     fd0:	9d 81       	ldd	r25, Y+5	; 0x05
     fd2:	fc 01       	movw	r30, r24
     fd4:	e2 0f       	add	r30, r18
     fd6:	f3 1f       	adc	r31, r19
     fd8:	10 82       	st	Z, r1
}
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	0f 90       	pop	r0
     fe0:	0f 90       	pop	r0
     fe2:	0f 90       	pop	r0
     fe4:	cf 91       	pop	r28
     fe6:	df 91       	pop	r29
     fe8:	08 95       	ret

00000fea <TWI_getPrescalerFactor>:
#include "../../LIB/bit_math.h"
#include "../../MCAL/DIO_DRIVER/DIO_interface.h"

static TWI_ConfigType gl_TWI_config;

static u32 TWI_getPrescalerFactor(TWI_PrescalerType p) {
     fea:	df 93       	push	r29
     fec:	cf 93       	push	r28
     fee:	cd b7       	in	r28, 0x3d	; 61
     ff0:	de b7       	in	r29, 0x3e	; 62
     ff2:	27 97       	sbiw	r28, 0x07	; 7
     ff4:	0f b6       	in	r0, 0x3f	; 63
     ff6:	f8 94       	cli
     ff8:	de bf       	out	0x3e, r29	; 62
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	cd bf       	out	0x3d, r28	; 61
     ffe:	89 83       	std	Y+1, r24	; 0x01
    switch (p) {
    1000:	89 81       	ldd	r24, Y+1	; 0x01
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	3f 83       	std	Y+7, r19	; 0x07
    1008:	2e 83       	std	Y+6, r18	; 0x06
    100a:	8e 81       	ldd	r24, Y+6	; 0x06
    100c:	9f 81       	ldd	r25, Y+7	; 0x07
    100e:	81 30       	cpi	r24, 0x01	; 1
    1010:	91 05       	cpc	r25, r1
    1012:	f9 f0       	breq	.+62     	; 0x1052 <TWI_getPrescalerFactor+0x68>
    1014:	ae 81       	ldd	r26, Y+6	; 0x06
    1016:	bf 81       	ldd	r27, Y+7	; 0x07
    1018:	a2 30       	cpi	r26, 0x02	; 2
    101a:	b1 05       	cpc	r27, r1
    101c:	34 f4       	brge	.+12     	; 0x102a <TWI_getPrescalerFactor+0x40>
    101e:	2e 81       	ldd	r18, Y+6	; 0x06
    1020:	3f 81       	ldd	r19, Y+7	; 0x07
    1022:	21 15       	cp	r18, r1
    1024:	31 05       	cpc	r19, r1
    1026:	61 f0       	breq	.+24     	; 0x1040 <TWI_getPrescalerFactor+0x56>
    1028:	2f c0       	rjmp	.+94     	; 0x1088 <TWI_getPrescalerFactor+0x9e>
    102a:	8e 81       	ldd	r24, Y+6	; 0x06
    102c:	9f 81       	ldd	r25, Y+7	; 0x07
    102e:	82 30       	cpi	r24, 0x02	; 2
    1030:	91 05       	cpc	r25, r1
    1032:	c1 f0       	breq	.+48     	; 0x1064 <TWI_getPrescalerFactor+0x7a>
    1034:	ae 81       	ldd	r26, Y+6	; 0x06
    1036:	bf 81       	ldd	r27, Y+7	; 0x07
    1038:	a3 30       	cpi	r26, 0x03	; 3
    103a:	b1 05       	cpc	r27, r1
    103c:	e1 f0       	breq	.+56     	; 0x1076 <TWI_getPrescalerFactor+0x8c>
    103e:	24 c0       	rjmp	.+72     	; 0x1088 <TWI_getPrescalerFactor+0x9e>
        case TWI_PRESCALER_1:  return 1UL;
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	a0 e0       	ldi	r26, 0x00	; 0
    1046:	b0 e0       	ldi	r27, 0x00	; 0
    1048:	8a 83       	std	Y+2, r24	; 0x02
    104a:	9b 83       	std	Y+3, r25	; 0x03
    104c:	ac 83       	std	Y+4, r26	; 0x04
    104e:	bd 83       	std	Y+5, r27	; 0x05
    1050:	23 c0       	rjmp	.+70     	; 0x1098 <TWI_getPrescalerFactor+0xae>
        case TWI_PRESCALER_4:  return 4UL;
    1052:	84 e0       	ldi	r24, 0x04	; 4
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	a0 e0       	ldi	r26, 0x00	; 0
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	8a 83       	std	Y+2, r24	; 0x02
    105c:	9b 83       	std	Y+3, r25	; 0x03
    105e:	ac 83       	std	Y+4, r26	; 0x04
    1060:	bd 83       	std	Y+5, r27	; 0x05
    1062:	1a c0       	rjmp	.+52     	; 0x1098 <TWI_getPrescalerFactor+0xae>
        case TWI_PRESCALER_16: return 16UL;
    1064:	80 e1       	ldi	r24, 0x10	; 16
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	a0 e0       	ldi	r26, 0x00	; 0
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	8a 83       	std	Y+2, r24	; 0x02
    106e:	9b 83       	std	Y+3, r25	; 0x03
    1070:	ac 83       	std	Y+4, r26	; 0x04
    1072:	bd 83       	std	Y+5, r27	; 0x05
    1074:	11 c0       	rjmp	.+34     	; 0x1098 <TWI_getPrescalerFactor+0xae>
        case TWI_PRESCALER_64: return 64UL;
    1076:	80 e4       	ldi	r24, 0x40	; 64
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	8a 83       	std	Y+2, r24	; 0x02
    1080:	9b 83       	std	Y+3, r25	; 0x03
    1082:	ac 83       	std	Y+4, r26	; 0x04
    1084:	bd 83       	std	Y+5, r27	; 0x05
    1086:	08 c0       	rjmp	.+16     	; 0x1098 <TWI_getPrescalerFactor+0xae>
        default: return 1UL;
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	a0 e0       	ldi	r26, 0x00	; 0
    108e:	b0 e0       	ldi	r27, 0x00	; 0
    1090:	8a 83       	std	Y+2, r24	; 0x02
    1092:	9b 83       	std	Y+3, r25	; 0x03
    1094:	ac 83       	std	Y+4, r26	; 0x04
    1096:	bd 83       	std	Y+5, r27	; 0x05
    1098:	8a 81       	ldd	r24, Y+2	; 0x02
    109a:	9b 81       	ldd	r25, Y+3	; 0x03
    109c:	ac 81       	ldd	r26, Y+4	; 0x04
    109e:	bd 81       	ldd	r27, Y+5	; 0x05
    }
}
    10a0:	bc 01       	movw	r22, r24
    10a2:	cd 01       	movw	r24, r26
    10a4:	27 96       	adiw	r28, 0x07	; 7
    10a6:	0f b6       	in	r0, 0x3f	; 63
    10a8:	f8 94       	cli
    10aa:	de bf       	out	0x3e, r29	; 62
    10ac:	0f be       	out	0x3f, r0	; 63
    10ae:	cd bf       	out	0x3d, r28	; 61
    10b0:	cf 91       	pop	r28
    10b2:	df 91       	pop	r29
    10b4:	08 95       	ret

000010b6 <TWI_calcTWBR>:

static u8 TWI_calcTWBR(u32 cpu_freq, u32 scl_freq, TWI_PrescalerType prescaler) {
    10b6:	ef 92       	push	r14
    10b8:	ff 92       	push	r15
    10ba:	0f 93       	push	r16
    10bc:	1f 93       	push	r17
    10be:	df 93       	push	r29
    10c0:	cf 93       	push	r28
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62
    10c6:	62 97       	sbiw	r28, 0x12	; 18
    10c8:	0f b6       	in	r0, 0x3f	; 63
    10ca:	f8 94       	cli
    10cc:	de bf       	out	0x3e, r29	; 62
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	cd bf       	out	0x3d, r28	; 61
    10d2:	69 87       	std	Y+9, r22	; 0x09
    10d4:	7a 87       	std	Y+10, r23	; 0x0a
    10d6:	8b 87       	std	Y+11, r24	; 0x0b
    10d8:	9c 87       	std	Y+12, r25	; 0x0c
    10da:	2d 87       	std	Y+13, r18	; 0x0d
    10dc:	3e 87       	std	Y+14, r19	; 0x0e
    10de:	4f 87       	std	Y+15, r20	; 0x0f
    10e0:	58 8b       	std	Y+16, r21	; 0x10
    10e2:	09 8b       	std	Y+17, r16	; 0x11
    u32 presFact = TWI_getPrescalerFactor(prescaler);
    10e4:	89 89       	ldd	r24, Y+17	; 0x11
    10e6:	0e 94 f5 07 	call	0xfea	; 0xfea <TWI_getPrescalerFactor>
    10ea:	dc 01       	movw	r26, r24
    10ec:	cb 01       	movw	r24, r22
    10ee:	8d 83       	std	Y+5, r24	; 0x05
    10f0:	9e 83       	std	Y+6, r25	; 0x06
    10f2:	af 83       	std	Y+7, r26	; 0x07
    10f4:	b8 87       	std	Y+8, r27	; 0x08
    if (scl_freq == 0) return 0;
    10f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    10f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    10fa:	af 85       	ldd	r26, Y+15	; 0x0f
    10fc:	b8 89       	ldd	r27, Y+16	; 0x10
    10fe:	00 97       	sbiw	r24, 0x00	; 0
    1100:	a1 05       	cpc	r26, r1
    1102:	b1 05       	cpc	r27, r1
    1104:	11 f4       	brne	.+4      	; 0x110a <TWI_calcTWBR+0x54>
    1106:	1a 8a       	std	Y+18, r1	; 0x12
    1108:	57 c0       	rjmp	.+174    	; 0x11b8 <TWI_calcTWBR+0x102>

    u32 tmp = (cpu_freq / scl_freq);
    110a:	89 85       	ldd	r24, Y+9	; 0x09
    110c:	9a 85       	ldd	r25, Y+10	; 0x0a
    110e:	ab 85       	ldd	r26, Y+11	; 0x0b
    1110:	bc 85       	ldd	r27, Y+12	; 0x0c
    1112:	2d 85       	ldd	r18, Y+13	; 0x0d
    1114:	3e 85       	ldd	r19, Y+14	; 0x0e
    1116:	4f 85       	ldd	r20, Y+15	; 0x0f
    1118:	58 89       	ldd	r21, Y+16	; 0x10
    111a:	bc 01       	movw	r22, r24
    111c:	cd 01       	movw	r24, r26
    111e:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    1122:	da 01       	movw	r26, r20
    1124:	c9 01       	movw	r24, r18
    1126:	89 83       	std	Y+1, r24	; 0x01
    1128:	9a 83       	std	Y+2, r25	; 0x02
    112a:	ab 83       	std	Y+3, r26	; 0x03
    112c:	bc 83       	std	Y+4, r27	; 0x04
    if (tmp <= 16UL) return 0;
    112e:	89 81       	ldd	r24, Y+1	; 0x01
    1130:	9a 81       	ldd	r25, Y+2	; 0x02
    1132:	ab 81       	ldd	r26, Y+3	; 0x03
    1134:	bc 81       	ldd	r27, Y+4	; 0x04
    1136:	81 31       	cpi	r24, 0x11	; 17
    1138:	91 05       	cpc	r25, r1
    113a:	a1 05       	cpc	r26, r1
    113c:	b1 05       	cpc	r27, r1
    113e:	10 f4       	brcc	.+4      	; 0x1144 <TWI_calcTWBR+0x8e>
    1140:	1a 8a       	std	Y+18, r1	; 0x12
    1142:	3a c0       	rjmp	.+116    	; 0x11b8 <TWI_calcTWBR+0x102>

    tmp = (tmp - 16UL) / (2UL * presFact);
    1144:	89 81       	ldd	r24, Y+1	; 0x01
    1146:	9a 81       	ldd	r25, Y+2	; 0x02
    1148:	ab 81       	ldd	r26, Y+3	; 0x03
    114a:	bc 81       	ldd	r27, Y+4	; 0x04
    114c:	0f 2e       	mov	r0, r31
    114e:	f0 ef       	ldi	r31, 0xF0	; 240
    1150:	ef 2e       	mov	r14, r31
    1152:	ff ef       	ldi	r31, 0xFF	; 255
    1154:	ff 2e       	mov	r15, r31
    1156:	ff ef       	ldi	r31, 0xFF	; 255
    1158:	0f 2f       	mov	r16, r31
    115a:	ff ef       	ldi	r31, 0xFF	; 255
    115c:	1f 2f       	mov	r17, r31
    115e:	f0 2d       	mov	r31, r0
    1160:	e8 0e       	add	r14, r24
    1162:	f9 1e       	adc	r15, r25
    1164:	0a 1f       	adc	r16, r26
    1166:	1b 1f       	adc	r17, r27
    1168:	8d 81       	ldd	r24, Y+5	; 0x05
    116a:	9e 81       	ldd	r25, Y+6	; 0x06
    116c:	af 81       	ldd	r26, Y+7	; 0x07
    116e:	b8 85       	ldd	r27, Y+8	; 0x08
    1170:	9c 01       	movw	r18, r24
    1172:	ad 01       	movw	r20, r26
    1174:	22 0f       	add	r18, r18
    1176:	33 1f       	adc	r19, r19
    1178:	44 1f       	adc	r20, r20
    117a:	55 1f       	adc	r21, r21
    117c:	c8 01       	movw	r24, r16
    117e:	b7 01       	movw	r22, r14
    1180:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    1184:	da 01       	movw	r26, r20
    1186:	c9 01       	movw	r24, r18
    1188:	89 83       	std	Y+1, r24	; 0x01
    118a:	9a 83       	std	Y+2, r25	; 0x02
    118c:	ab 83       	std	Y+3, r26	; 0x03
    118e:	bc 83       	std	Y+4, r27	; 0x04
    if (tmp > 255UL) tmp = 255UL;
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	9a 81       	ldd	r25, Y+2	; 0x02
    1194:	ab 81       	ldd	r26, Y+3	; 0x03
    1196:	bc 81       	ldd	r27, Y+4	; 0x04
    1198:	8f 3f       	cpi	r24, 0xFF	; 255
    119a:	91 05       	cpc	r25, r1
    119c:	a1 05       	cpc	r26, r1
    119e:	b1 05       	cpc	r27, r1
    11a0:	49 f0       	breq	.+18     	; 0x11b4 <TWI_calcTWBR+0xfe>
    11a2:	40 f0       	brcs	.+16     	; 0x11b4 <TWI_calcTWBR+0xfe>
    11a4:	8f ef       	ldi	r24, 0xFF	; 255
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	a0 e0       	ldi	r26, 0x00	; 0
    11aa:	b0 e0       	ldi	r27, 0x00	; 0
    11ac:	89 83       	std	Y+1, r24	; 0x01
    11ae:	9a 83       	std	Y+2, r25	; 0x02
    11b0:	ab 83       	std	Y+3, r26	; 0x03
    11b2:	bc 83       	std	Y+4, r27	; 0x04

    return (u8)tmp;
    11b4:	89 81       	ldd	r24, Y+1	; 0x01
    11b6:	8a 8b       	std	Y+18, r24	; 0x12
    11b8:	8a 89       	ldd	r24, Y+18	; 0x12
}
    11ba:	62 96       	adiw	r28, 0x12	; 18
    11bc:	0f b6       	in	r0, 0x3f	; 63
    11be:	f8 94       	cli
    11c0:	de bf       	out	0x3e, r29	; 62
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	cd bf       	out	0x3d, r28	; 61
    11c6:	cf 91       	pop	r28
    11c8:	df 91       	pop	r29
    11ca:	1f 91       	pop	r17
    11cc:	0f 91       	pop	r16
    11ce:	ff 90       	pop	r15
    11d0:	ef 90       	pop	r14
    11d2:	08 95       	ret

000011d4 <TWI_init>:

void TWI_init(const TWI_ConfigType *config) {
    11d4:	ef 92       	push	r14
    11d6:	ff 92       	push	r15
    11d8:	0f 93       	push	r16
    11da:	df 93       	push	r29
    11dc:	cf 93       	push	r28
    11de:	cd b7       	in	r28, 0x3d	; 61
    11e0:	de b7       	in	r29, 0x3e	; 62
    11e2:	29 97       	sbiw	r28, 0x09	; 9
    11e4:	0f b6       	in	r0, 0x3f	; 63
    11e6:	f8 94       	cli
    11e8:	de bf       	out	0x3e, r29	; 62
    11ea:	0f be       	out	0x3f, r0	; 63
    11ec:	cd bf       	out	0x3d, r28	; 61
    11ee:	9a 83       	std	Y+2, r25	; 0x02
    11f0:	89 83       	std	Y+1, r24	; 0x01
    if (config == NULL) return;
    11f2:	89 81       	ldd	r24, Y+1	; 0x01
    11f4:	9a 81       	ldd	r25, Y+2	; 0x02
    11f6:	00 97       	sbiw	r24, 0x00	; 0
    11f8:	09 f4       	brne	.+2      	; 0x11fc <TWI_init+0x28>
    11fa:	9c c0       	rjmp	.+312    	; 0x1334 <TWI_init+0x160>
    gl_TWI_config = *config;
    11fc:	89 81       	ldd	r24, Y+1	; 0x01
    11fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1200:	2c eb       	ldi	r18, 0xBC	; 188
    1202:	31 e0       	ldi	r19, 0x01	; 1
    1204:	3e 83       	std	Y+6, r19	; 0x06
    1206:	2d 83       	std	Y+5, r18	; 0x05
    1208:	98 87       	std	Y+8, r25	; 0x08
    120a:	8f 83       	std	Y+7, r24	; 0x07
    120c:	3b e0       	ldi	r19, 0x0B	; 11
    120e:	39 87       	std	Y+9, r19	; 0x09
    1210:	ef 81       	ldd	r30, Y+7	; 0x07
    1212:	f8 85       	ldd	r31, Y+8	; 0x08
    1214:	00 80       	ld	r0, Z
    1216:	2f 81       	ldd	r18, Y+7	; 0x07
    1218:	38 85       	ldd	r19, Y+8	; 0x08
    121a:	2f 5f       	subi	r18, 0xFF	; 255
    121c:	3f 4f       	sbci	r19, 0xFF	; 255
    121e:	38 87       	std	Y+8, r19	; 0x08
    1220:	2f 83       	std	Y+7, r18	; 0x07
    1222:	ed 81       	ldd	r30, Y+5	; 0x05
    1224:	fe 81       	ldd	r31, Y+6	; 0x06
    1226:	00 82       	st	Z, r0
    1228:	2d 81       	ldd	r18, Y+5	; 0x05
    122a:	3e 81       	ldd	r19, Y+6	; 0x06
    122c:	2f 5f       	subi	r18, 0xFF	; 255
    122e:	3f 4f       	sbci	r19, 0xFF	; 255
    1230:	3e 83       	std	Y+6, r19	; 0x06
    1232:	2d 83       	std	Y+5, r18	; 0x05
    1234:	39 85       	ldd	r19, Y+9	; 0x09
    1236:	31 50       	subi	r19, 0x01	; 1
    1238:	39 87       	std	Y+9, r19	; 0x09
    123a:	89 85       	ldd	r24, Y+9	; 0x09
    123c:	88 23       	and	r24, r24
    123e:	41 f7       	brne	.-48     	; 0x1210 <TWI_init+0x3c>

    /* Configure prescaler */
    TWSR &= ~PRESCALER_MASK;
    1240:	a1 e2       	ldi	r26, 0x21	; 33
    1242:	b0 e0       	ldi	r27, 0x00	; 0
    1244:	e1 e2       	ldi	r30, 0x21	; 33
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	8c 7f       	andi	r24, 0xFC	; 252
    124c:	8c 93       	st	X, r24
    switch (config->prescaler) {
    124e:	e9 81       	ldd	r30, Y+1	; 0x01
    1250:	fa 81       	ldd	r31, Y+2	; 0x02
    1252:	80 85       	ldd	r24, Z+8	; 0x08
    1254:	e8 2f       	mov	r30, r24
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	fc 83       	std	Y+4, r31	; 0x04
    125a:	eb 83       	std	Y+3, r30	; 0x03
    125c:	2b 81       	ldd	r18, Y+3	; 0x03
    125e:	3c 81       	ldd	r19, Y+4	; 0x04
    1260:	22 30       	cpi	r18, 0x02	; 2
    1262:	31 05       	cpc	r19, r1
    1264:	91 f0       	breq	.+36     	; 0x128a <TWI_init+0xb6>
    1266:	8b 81       	ldd	r24, Y+3	; 0x03
    1268:	9c 81       	ldd	r25, Y+4	; 0x04
    126a:	83 30       	cpi	r24, 0x03	; 3
    126c:	91 05       	cpc	r25, r1
    126e:	a9 f0       	breq	.+42     	; 0x129a <TWI_init+0xc6>
    1270:	eb 81       	ldd	r30, Y+3	; 0x03
    1272:	fc 81       	ldd	r31, Y+4	; 0x04
    1274:	e1 30       	cpi	r30, 0x01	; 1
    1276:	f1 05       	cpc	r31, r1
    1278:	b9 f4       	brne	.+46     	; 0x12a8 <TWI_init+0xd4>
        case TWI_PRESCALER_4:  TWSR |= (1 << TWPS0); break;
    127a:	a1 e2       	ldi	r26, 0x21	; 33
    127c:	b0 e0       	ldi	r27, 0x00	; 0
    127e:	e1 e2       	ldi	r30, 0x21	; 33
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	81 60       	ori	r24, 0x01	; 1
    1286:	8c 93       	st	X, r24
    1288:	0f c0       	rjmp	.+30     	; 0x12a8 <TWI_init+0xd4>
        case TWI_PRESCALER_16: TWSR |= (1 << TWPS1); break;
    128a:	a1 e2       	ldi	r26, 0x21	; 33
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	e1 e2       	ldi	r30, 0x21	; 33
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	82 60       	ori	r24, 0x02	; 2
    1296:	8c 93       	st	X, r24
    1298:	07 c0       	rjmp	.+14     	; 0x12a8 <TWI_init+0xd4>
        case TWI_PRESCALER_64: TWSR |= (1 << TWPS1) | (1 << TWPS0); break;
    129a:	a1 e2       	ldi	r26, 0x21	; 33
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	e1 e2       	ldi	r30, 0x21	; 33
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	83 60       	ori	r24, 0x03	; 3
    12a6:	8c 93       	st	X, r24
        default: break;
    }

    if (config->mode == TWI_MODE_MASTER) {
    12a8:	e9 81       	ldd	r30, Y+1	; 0x01
    12aa:	fa 81       	ldd	r31, Y+2	; 0x02
    12ac:	81 85       	ldd	r24, Z+9	; 0x09
    12ae:	88 23       	and	r24, r24
    12b0:	21 f5       	brne	.+72     	; 0x12fa <TWI_init+0x126>
        TWBR = TWI_calcTWBR(config->cpu_freq, config->scl_freq, config->prescaler);
    12b2:	ee 24       	eor	r14, r14
    12b4:	ff 24       	eor	r15, r15
    12b6:	68 94       	set
    12b8:	e5 f8       	bld	r14, 5
    12ba:	e9 81       	ldd	r30, Y+1	; 0x01
    12bc:	fa 81       	ldd	r31, Y+2	; 0x02
    12be:	80 81       	ld	r24, Z
    12c0:	91 81       	ldd	r25, Z+1	; 0x01
    12c2:	a2 81       	ldd	r26, Z+2	; 0x02
    12c4:	b3 81       	ldd	r27, Z+3	; 0x03
    12c6:	e9 81       	ldd	r30, Y+1	; 0x01
    12c8:	fa 81       	ldd	r31, Y+2	; 0x02
    12ca:	24 81       	ldd	r18, Z+4	; 0x04
    12cc:	35 81       	ldd	r19, Z+5	; 0x05
    12ce:	46 81       	ldd	r20, Z+6	; 0x06
    12d0:	57 81       	ldd	r21, Z+7	; 0x07
    12d2:	e9 81       	ldd	r30, Y+1	; 0x01
    12d4:	fa 81       	ldd	r31, Y+2	; 0x02
    12d6:	e0 85       	ldd	r30, Z+8	; 0x08
    12d8:	bc 01       	movw	r22, r24
    12da:	cd 01       	movw	r24, r26
    12dc:	0e 2f       	mov	r16, r30
    12de:	0e 94 5b 08 	call	0x10b6	; 0x10b6 <TWI_calcTWBR>
    12e2:	f7 01       	movw	r30, r14
    12e4:	80 83       	st	Z, r24

        /* Configure SDA/SCL as input (external pull-ups required!) */
        DIO_voidSetPinDir(PORTC_ID, PIN0_ID, PIN_INPUT); // SDA
    12e6:	82 e0       	ldi	r24, 0x02	; 2
    12e8:	60 e0       	ldi	r22, 0x00	; 0
    12ea:	40 e0       	ldi	r20, 0x00	; 0
    12ec:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
        DIO_voidSetPinDir(PORTC_ID, PIN1_ID, PIN_INPUT); // SCL
    12f0:	82 e0       	ldi	r24, 0x02	; 2
    12f2:	61 e0       	ldi	r22, 0x01	; 1
    12f4:	40 e0       	ldi	r20, 0x00	; 0
    12f6:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    }

    if (config->mode == TWI_MODE_SLAVE) {
    12fa:	e9 81       	ldd	r30, Y+1	; 0x01
    12fc:	fa 81       	ldd	r31, Y+2	; 0x02
    12fe:	81 85       	ldd	r24, Z+9	; 0x09
    1300:	81 30       	cpi	r24, 0x01	; 1
    1302:	a1 f4       	brne	.+40     	; 0x132c <TWI_init+0x158>
        TWAR = (u8)((config->slave_address & 0x7F) << 1);
    1304:	a2 e2       	ldi	r26, 0x22	; 34
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	e9 81       	ldd	r30, Y+1	; 0x01
    130a:	fa 81       	ldd	r31, Y+2	; 0x02
    130c:	82 85       	ldd	r24, Z+10	; 0x0a
    130e:	88 2f       	mov	r24, r24
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	88 0f       	add	r24, r24
    1314:	99 1f       	adc	r25, r25
    1316:	8c 93       	st	X, r24
        DIO_voidSetPinDir(PORTC_ID, PIN0_ID, PIN_INPUT);
    1318:	82 e0       	ldi	r24, 0x02	; 2
    131a:	60 e0       	ldi	r22, 0x00	; 0
    131c:	40 e0       	ldi	r20, 0x00	; 0
    131e:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
        DIO_voidSetPinDir(PORTC_ID, PIN1_ID, PIN_INPUT);
    1322:	82 e0       	ldi	r24, 0x02	; 2
    1324:	61 e0       	ldi	r22, 0x01	; 1
    1326:	40 e0       	ldi	r20, 0x00	; 0
    1328:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    }

    TWCR = (1 << TWEN);
    132c:	e6 e5       	ldi	r30, 0x56	; 86
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	84 e0       	ldi	r24, 0x04	; 4
    1332:	80 83       	st	Z, r24
}
    1334:	29 96       	adiw	r28, 0x09	; 9
    1336:	0f b6       	in	r0, 0x3f	; 63
    1338:	f8 94       	cli
    133a:	de bf       	out	0x3e, r29	; 62
    133c:	0f be       	out	0x3f, r0	; 63
    133e:	cd bf       	out	0x3d, r28	; 61
    1340:	cf 91       	pop	r28
    1342:	df 91       	pop	r29
    1344:	0f 91       	pop	r16
    1346:	ff 90       	pop	r15
    1348:	ef 90       	pop	r14
    134a:	08 95       	ret

0000134c <TWI_start>:

/* Master Functions */
u8 TWI_start(void) {
    134c:	df 93       	push	r29
    134e:	cf 93       	push	r28
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1354:	e6 e5       	ldi	r30, 0x56	; 86
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	84 ea       	ldi	r24, 0xA4	; 164
    135a:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    135c:	e6 e5       	ldi	r30, 0x56	; 86
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	88 1f       	adc	r24, r24
    1364:	88 27       	eor	r24, r24
    1366:	88 1f       	adc	r24, r24
    1368:	88 2f       	mov	r24, r24
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	90 70       	andi	r25, 0x00	; 0
    136e:	00 97       	sbiw	r24, 0x00	; 0
    1370:	a9 f3       	breq	.-22     	; 0x135c <TWI_start+0x10>
    return (TWSR & STATUS_MASK);
    1372:	e1 e2       	ldi	r30, 0x21	; 33
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	88 7f       	andi	r24, 0xF8	; 248
}
    137a:	cf 91       	pop	r28
    137c:	df 91       	pop	r29
    137e:	08 95       	ret

00001380 <TWI_repeatedStart>:

u8 TWI_repeatedStart(void) {
    1380:	df 93       	push	r29
    1382:	cf 93       	push	r28
    1384:	cd b7       	in	r28, 0x3d	; 61
    1386:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1388:	e6 e5       	ldi	r30, 0x56	; 86
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	84 ea       	ldi	r24, 0xA4	; 164
    138e:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    1390:	e6 e5       	ldi	r30, 0x56	; 86
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	88 1f       	adc	r24, r24
    1398:	88 27       	eor	r24, r24
    139a:	88 1f       	adc	r24, r24
    139c:	88 2f       	mov	r24, r24
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	90 70       	andi	r25, 0x00	; 0
    13a2:	00 97       	sbiw	r24, 0x00	; 0
    13a4:	a9 f3       	breq	.-22     	; 0x1390 <TWI_repeatedStart+0x10>
    return (TWSR & STATUS_MASK);
    13a6:	e1 e2       	ldi	r30, 0x21	; 33
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	88 7f       	andi	r24, 0xF8	; 248
}
    13ae:	cf 91       	pop	r28
    13b0:	df 91       	pop	r29
    13b2:	08 95       	ret

000013b4 <TWI_stop>:

void TWI_stop(void) {
    13b4:	df 93       	push	r29
    13b6:	cf 93       	push	r28
    13b8:	cd b7       	in	r28, 0x3d	; 61
    13ba:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    13bc:	e6 e5       	ldi	r30, 0x56	; 86
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	84 e9       	ldi	r24, 0x94	; 148
    13c2:	80 83       	st	Z, r24
}
    13c4:	cf 91       	pop	r28
    13c6:	df 91       	pop	r29
    13c8:	08 95       	ret

000013ca <TWI_writeByte>:

u8 TWI_writeByte(u8 data) {
    13ca:	df 93       	push	r29
    13cc:	cf 93       	push	r28
    13ce:	0f 92       	push	r0
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    13d4:	89 83       	std	Y+1, r24	; 0x01
    TWDR = data;
    13d6:	e3 e2       	ldi	r30, 0x23	; 35
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	89 81       	ldd	r24, Y+1	; 0x01
    13dc:	80 83       	st	Z, r24
    TWCR = (1 << TWINT) | (1 << TWEN);
    13de:	e6 e5       	ldi	r30, 0x56	; 86
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	84 e8       	ldi	r24, 0x84	; 132
    13e4:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    13e6:	e6 e5       	ldi	r30, 0x56	; 86
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	88 1f       	adc	r24, r24
    13ee:	88 27       	eor	r24, r24
    13f0:	88 1f       	adc	r24, r24
    13f2:	88 2f       	mov	r24, r24
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	90 70       	andi	r25, 0x00	; 0
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	a9 f3       	breq	.-22     	; 0x13e6 <TWI_writeByte+0x1c>
    return (TWSR & STATUS_MASK);
    13fc:	e1 e2       	ldi	r30, 0x21	; 33
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	88 7f       	andi	r24, 0xF8	; 248
}
    1404:	0f 90       	pop	r0
    1406:	cf 91       	pop	r28
    1408:	df 91       	pop	r29
    140a:	08 95       	ret

0000140c <TWI_readByteWithACK>:

u8 TWI_readByteWithACK(u8 *data) {
    140c:	df 93       	push	r29
    140e:	cf 93       	push	r28
    1410:	00 d0       	rcall	.+0      	; 0x1412 <TWI_readByteWithACK+0x6>
    1412:	0f 92       	push	r0
    1414:	cd b7       	in	r28, 0x3d	; 61
    1416:	de b7       	in	r29, 0x3e	; 62
    1418:	9a 83       	std	Y+2, r25	; 0x02
    141a:	89 83       	std	Y+1, r24	; 0x01
    if (!data) return 0xFF;
    141c:	89 81       	ldd	r24, Y+1	; 0x01
    141e:	9a 81       	ldd	r25, Y+2	; 0x02
    1420:	00 97       	sbiw	r24, 0x00	; 0
    1422:	19 f4       	brne	.+6      	; 0x142a <TWI_readByteWithACK+0x1e>
    1424:	8f ef       	ldi	r24, 0xFF	; 255
    1426:	8b 83       	std	Y+3, r24	; 0x03
    1428:	1b c0       	rjmp	.+54     	; 0x1460 <TWI_readByteWithACK+0x54>
    TWCR = (1 << TWINT) | (1 << TWEA) | (1 << TWEN);
    142a:	e6 e5       	ldi	r30, 0x56	; 86
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	84 ec       	ldi	r24, 0xC4	; 196
    1430:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    1432:	e6 e5       	ldi	r30, 0x56	; 86
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	80 81       	ld	r24, Z
    1438:	88 1f       	adc	r24, r24
    143a:	88 27       	eor	r24, r24
    143c:	88 1f       	adc	r24, r24
    143e:	88 2f       	mov	r24, r24
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	90 70       	andi	r25, 0x00	; 0
    1444:	00 97       	sbiw	r24, 0x00	; 0
    1446:	a9 f3       	breq	.-22     	; 0x1432 <TWI_readByteWithACK+0x26>
    *data = TWDR;
    1448:	e3 e2       	ldi	r30, 0x23	; 35
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	e9 81       	ldd	r30, Y+1	; 0x01
    1450:	fa 81       	ldd	r31, Y+2	; 0x02
    1452:	80 83       	st	Z, r24
    return (TWSR & STATUS_MASK);
    1454:	e1 e2       	ldi	r30, 0x21	; 33
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	98 2f       	mov	r25, r24
    145c:	98 7f       	andi	r25, 0xF8	; 248
    145e:	9b 83       	std	Y+3, r25	; 0x03
    1460:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1462:	0f 90       	pop	r0
    1464:	0f 90       	pop	r0
    1466:	0f 90       	pop	r0
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <TWI_readByteWithNACK>:

u8 TWI_readByteWithNACK(u8 *data) {
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	00 d0       	rcall	.+0      	; 0x1474 <TWI_readByteWithNACK+0x6>
    1474:	0f 92       	push	r0
    1476:	cd b7       	in	r28, 0x3d	; 61
    1478:	de b7       	in	r29, 0x3e	; 62
    147a:	9a 83       	std	Y+2, r25	; 0x02
    147c:	89 83       	std	Y+1, r24	; 0x01
    if (!data) return 0xFF;
    147e:	89 81       	ldd	r24, Y+1	; 0x01
    1480:	9a 81       	ldd	r25, Y+2	; 0x02
    1482:	00 97       	sbiw	r24, 0x00	; 0
    1484:	19 f4       	brne	.+6      	; 0x148c <TWI_readByteWithNACK+0x1e>
    1486:	8f ef       	ldi	r24, 0xFF	; 255
    1488:	8b 83       	std	Y+3, r24	; 0x03
    148a:	1b c0       	rjmp	.+54     	; 0x14c2 <TWI_readByteWithNACK+0x54>
    TWCR = (1 << TWINT) | (1 << TWEN);
    148c:	e6 e5       	ldi	r30, 0x56	; 86
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	84 e8       	ldi	r24, 0x84	; 132
    1492:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    1494:	e6 e5       	ldi	r30, 0x56	; 86
    1496:	f0 e0       	ldi	r31, 0x00	; 0
    1498:	80 81       	ld	r24, Z
    149a:	88 1f       	adc	r24, r24
    149c:	88 27       	eor	r24, r24
    149e:	88 1f       	adc	r24, r24
    14a0:	88 2f       	mov	r24, r24
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	90 70       	andi	r25, 0x00	; 0
    14a6:	00 97       	sbiw	r24, 0x00	; 0
    14a8:	a9 f3       	breq	.-22     	; 0x1494 <TWI_readByteWithNACK+0x26>
    *data = TWDR;
    14aa:	e3 e2       	ldi	r30, 0x23	; 35
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	e9 81       	ldd	r30, Y+1	; 0x01
    14b2:	fa 81       	ldd	r31, Y+2	; 0x02
    14b4:	80 83       	st	Z, r24
    return (TWSR & STATUS_MASK);
    14b6:	e1 e2       	ldi	r30, 0x21	; 33
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	80 81       	ld	r24, Z
    14bc:	98 2f       	mov	r25, r24
    14be:	98 7f       	andi	r25, 0xF8	; 248
    14c0:	9b 83       	std	Y+3, r25	; 0x03
    14c2:	8b 81       	ldd	r24, Y+3	; 0x03
}
    14c4:	0f 90       	pop	r0
    14c6:	0f 90       	pop	r0
    14c8:	0f 90       	pop	r0
    14ca:	cf 91       	pop	r28
    14cc:	df 91       	pop	r29
    14ce:	08 95       	ret

000014d0 <TWI_getStatus>:

u8 TWI_getStatus(void) {
    14d0:	df 93       	push	r29
    14d2:	cf 93       	push	r28
    14d4:	cd b7       	in	r28, 0x3d	; 61
    14d6:	de b7       	in	r29, 0x3e	; 62
    return (TWSR & STATUS_MASK);
    14d8:	e1 e2       	ldi	r30, 0x21	; 33
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	88 7f       	andi	r24, 0xF8	; 248
}
    14e0:	cf 91       	pop	r28
    14e2:	df 91       	pop	r29
    14e4:	08 95       	ret

000014e6 <TWI_slaveListen>:

/* Slave Functions */
u8 TWI_slaveListen(void) {
    14e6:	df 93       	push	r29
    14e8:	cf 93       	push	r28
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWEA) | (1 << TWEN);
    14ee:	e6 e5       	ldi	r30, 0x56	; 86
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	84 ec       	ldi	r24, 0xC4	; 196
    14f4:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    14f6:	e6 e5       	ldi	r30, 0x56	; 86
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	88 1f       	adc	r24, r24
    14fe:	88 27       	eor	r24, r24
    1500:	88 1f       	adc	r24, r24
    1502:	88 2f       	mov	r24, r24
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	90 70       	andi	r25, 0x00	; 0
    1508:	00 97       	sbiw	r24, 0x00	; 0
    150a:	a9 f3       	breq	.-22     	; 0x14f6 <TWI_slaveListen+0x10>
    return (TWSR & STATUS_MASK);
    150c:	e1 e2       	ldi	r30, 0x21	; 33
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	88 7f       	andi	r24, 0xF8	; 248
}
    1514:	cf 91       	pop	r28
    1516:	df 91       	pop	r29
    1518:	08 95       	ret

0000151a <TWI_slaveReceiveByte>:

u8 TWI_slaveReceiveByte(u8 *data) {
    151a:	df 93       	push	r29
    151c:	cf 93       	push	r28
    151e:	00 d0       	rcall	.+0      	; 0x1520 <TWI_slaveReceiveByte+0x6>
    1520:	0f 92       	push	r0
    1522:	cd b7       	in	r28, 0x3d	; 61
    1524:	de b7       	in	r29, 0x3e	; 62
    1526:	9a 83       	std	Y+2, r25	; 0x02
    1528:	89 83       	std	Y+1, r24	; 0x01
    if (!data) return 0xFF;
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	9a 81       	ldd	r25, Y+2	; 0x02
    152e:	00 97       	sbiw	r24, 0x00	; 0
    1530:	19 f4       	brne	.+6      	; 0x1538 <TWI_slaveReceiveByte+0x1e>
    1532:	8f ef       	ldi	r24, 0xFF	; 255
    1534:	8b 83       	std	Y+3, r24	; 0x03
    1536:	1b c0       	rjmp	.+54     	; 0x156e <TWI_slaveReceiveByte+0x54>
    TWCR = (1 << TWINT) | (1 << TWEA) | (1 << TWEN);
    1538:	e6 e5       	ldi	r30, 0x56	; 86
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	84 ec       	ldi	r24, 0xC4	; 196
    153e:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    1540:	e6 e5       	ldi	r30, 0x56	; 86
    1542:	f0 e0       	ldi	r31, 0x00	; 0
    1544:	80 81       	ld	r24, Z
    1546:	88 1f       	adc	r24, r24
    1548:	88 27       	eor	r24, r24
    154a:	88 1f       	adc	r24, r24
    154c:	88 2f       	mov	r24, r24
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	90 70       	andi	r25, 0x00	; 0
    1552:	00 97       	sbiw	r24, 0x00	; 0
    1554:	a9 f3       	breq	.-22     	; 0x1540 <TWI_slaveReceiveByte+0x26>
    *data = TWDR;
    1556:	e3 e2       	ldi	r30, 0x23	; 35
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	e9 81       	ldd	r30, Y+1	; 0x01
    155e:	fa 81       	ldd	r31, Y+2	; 0x02
    1560:	80 83       	st	Z, r24
    return (TWSR & STATUS_MASK);
    1562:	e1 e2       	ldi	r30, 0x21	; 33
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	98 2f       	mov	r25, r24
    156a:	98 7f       	andi	r25, 0xF8	; 248
    156c:	9b 83       	std	Y+3, r25	; 0x03
    156e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1570:	0f 90       	pop	r0
    1572:	0f 90       	pop	r0
    1574:	0f 90       	pop	r0
    1576:	cf 91       	pop	r28
    1578:	df 91       	pop	r29
    157a:	08 95       	ret

0000157c <TWI_slaveSendByte>:

u8 TWI_slaveSendByte(u8 data) {
    157c:	df 93       	push	r29
    157e:	cf 93       	push	r28
    1580:	0f 92       	push	r0
    1582:	cd b7       	in	r28, 0x3d	; 61
    1584:	de b7       	in	r29, 0x3e	; 62
    1586:	89 83       	std	Y+1, r24	; 0x01
    TWDR = data;
    1588:	e3 e2       	ldi	r30, 0x23	; 35
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	80 83       	st	Z, r24
    TWCR = (1 << TWINT) | (1 << TWEA) | (1 << TWEN);
    1590:	e6 e5       	ldi	r30, 0x56	; 86
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	84 ec       	ldi	r24, 0xC4	; 196
    1596:	80 83       	st	Z, r24
    while (!GET_BIT(TWCR, TWINT));
    1598:	e6 e5       	ldi	r30, 0x56	; 86
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	88 1f       	adc	r24, r24
    15a0:	88 27       	eor	r24, r24
    15a2:	88 1f       	adc	r24, r24
    15a4:	88 2f       	mov	r24, r24
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	90 70       	andi	r25, 0x00	; 0
    15aa:	00 97       	sbiw	r24, 0x00	; 0
    15ac:	a9 f3       	breq	.-22     	; 0x1598 <TWI_slaveSendByte+0x1c>
    return (TWSR & STATUS_MASK);
    15ae:	e1 e2       	ldi	r30, 0x21	; 33
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	88 7f       	andi	r24, 0xF8	; 248
}
    15b6:	0f 90       	pop	r0
    15b8:	cf 91       	pop	r28
    15ba:	df 91       	pop	r29
    15bc:	08 95       	ret

000015be <TIMER2_clockSelect>:

static void (*TIMER2_OF_cb)(void) = 0;
static void (*TIMER2_OC_cb)(void) = 0;

// Select clock
static void TIMER2_clockSelect(TIMER2_CLOCK_SELECT clk){
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <TIMER2_clockSelect+0x6>
    15c4:	0f 92       	push	r0
    15c6:	cd b7       	in	r28, 0x3d	; 61
    15c8:	de b7       	in	r29, 0x3e	; 62
    15ca:	89 83       	std	Y+1, r24	; 0x01
    switch(clk){
    15cc:	89 81       	ldd	r24, Y+1	; 0x01
    15ce:	28 2f       	mov	r18, r24
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	3b 83       	std	Y+3, r19	; 0x03
    15d4:	2a 83       	std	Y+2, r18	; 0x02
    15d6:	8a 81       	ldd	r24, Y+2	; 0x02
    15d8:	9b 81       	ldd	r25, Y+3	; 0x03
    15da:	83 30       	cpi	r24, 0x03	; 3
    15dc:	91 05       	cpc	r25, r1
    15de:	09 f4       	brne	.+2      	; 0x15e2 <TIMER2_clockSelect+0x24>
    15e0:	70 c0       	rjmp	.+224    	; 0x16c2 <TIMER2_clockSelect+0x104>
    15e2:	2a 81       	ldd	r18, Y+2	; 0x02
    15e4:	3b 81       	ldd	r19, Y+3	; 0x03
    15e6:	24 30       	cpi	r18, 0x04	; 4
    15e8:	31 05       	cpc	r19, r1
    15ea:	84 f4       	brge	.+32     	; 0x160c <TIMER2_clockSelect+0x4e>
    15ec:	8a 81       	ldd	r24, Y+2	; 0x02
    15ee:	9b 81       	ldd	r25, Y+3	; 0x03
    15f0:	81 30       	cpi	r24, 0x01	; 1
    15f2:	91 05       	cpc	r25, r1
    15f4:	d1 f1       	breq	.+116    	; 0x166a <TIMER2_clockSelect+0xac>
    15f6:	2a 81       	ldd	r18, Y+2	; 0x02
    15f8:	3b 81       	ldd	r19, Y+3	; 0x03
    15fa:	22 30       	cpi	r18, 0x02	; 2
    15fc:	31 05       	cpc	r19, r1
    15fe:	0c f0       	brlt	.+2      	; 0x1602 <TIMER2_clockSelect+0x44>
    1600:	4a c0       	rjmp	.+148    	; 0x1696 <TIMER2_clockSelect+0xd8>
    1602:	8a 81       	ldd	r24, Y+2	; 0x02
    1604:	9b 81       	ldd	r25, Y+3	; 0x03
    1606:	00 97       	sbiw	r24, 0x00	; 0
    1608:	d1 f0       	breq	.+52     	; 0x163e <TIMER2_clockSelect+0x80>
    160a:	c8 c0       	rjmp	.+400    	; 0x179c <TIMER2_clockSelect+0x1de>
    160c:	2a 81       	ldd	r18, Y+2	; 0x02
    160e:	3b 81       	ldd	r19, Y+3	; 0x03
    1610:	25 30       	cpi	r18, 0x05	; 5
    1612:	31 05       	cpc	r19, r1
    1614:	09 f4       	brne	.+2      	; 0x1618 <TIMER2_clockSelect+0x5a>
    1616:	81 c0       	rjmp	.+258    	; 0x171a <TIMER2_clockSelect+0x15c>
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	9b 81       	ldd	r25, Y+3	; 0x03
    161c:	85 30       	cpi	r24, 0x05	; 5
    161e:	91 05       	cpc	r25, r1
    1620:	0c f4       	brge	.+2      	; 0x1624 <TIMER2_clockSelect+0x66>
    1622:	65 c0       	rjmp	.+202    	; 0x16ee <TIMER2_clockSelect+0x130>
    1624:	2a 81       	ldd	r18, Y+2	; 0x02
    1626:	3b 81       	ldd	r19, Y+3	; 0x03
    1628:	26 30       	cpi	r18, 0x06	; 6
    162a:	31 05       	cpc	r19, r1
    162c:	09 f4       	brne	.+2      	; 0x1630 <TIMER2_clockSelect+0x72>
    162e:	8b c0       	rjmp	.+278    	; 0x1746 <TIMER2_clockSelect+0x188>
    1630:	8a 81       	ldd	r24, Y+2	; 0x02
    1632:	9b 81       	ldd	r25, Y+3	; 0x03
    1634:	87 30       	cpi	r24, 0x07	; 7
    1636:	91 05       	cpc	r25, r1
    1638:	09 f4       	brne	.+2      	; 0x163c <TIMER2_clockSelect+0x7e>
    163a:	9b c0       	rjmp	.+310    	; 0x1772 <TIMER2_clockSelect+0x1b4>
    163c:	af c0       	rjmp	.+350    	; 0x179c <TIMER2_clockSelect+0x1de>
    case T2_NO_CLOCK:
    	CLEAR_BIT(TCCR2,CS22);
    163e:	a5 e4       	ldi	r26, 0x45	; 69
    1640:	b0 e0       	ldi	r27, 0x00	; 0
    1642:	e5 e4       	ldi	r30, 0x45	; 69
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	80 81       	ld	r24, Z
    1648:	8b 7f       	andi	r24, 0xFB	; 251
    164a:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS21);
    164c:	a5 e4       	ldi	r26, 0x45	; 69
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	e5 e4       	ldi	r30, 0x45	; 69
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8d 7f       	andi	r24, 0xFD	; 253
    1658:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS20); break;
    165a:	a5 e4       	ldi	r26, 0x45	; 69
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	e5 e4       	ldi	r30, 0x45	; 69
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	8e 7f       	andi	r24, 0xFE	; 254
    1666:	8c 93       	st	X, r24
    1668:	99 c0       	rjmp	.+306    	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_NO_PRESCALER:
    	CLEAR_BIT(TCCR2,CS22);
    166a:	a5 e4       	ldi	r26, 0x45	; 69
    166c:	b0 e0       	ldi	r27, 0x00	; 0
    166e:	e5 e4       	ldi	r30, 0x45	; 69
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	80 81       	ld	r24, Z
    1674:	8b 7f       	andi	r24, 0xFB	; 251
    1676:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS21);
    1678:	a5 e4       	ldi	r26, 0x45	; 69
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	e5 e4       	ldi	r30, 0x45	; 69
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	8d 7f       	andi	r24, 0xFD	; 253
    1684:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS20); break;
    1686:	a5 e4       	ldi	r26, 0x45	; 69
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	e5 e4       	ldi	r30, 0x45	; 69
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	81 60       	ori	r24, 0x01	; 1
    1692:	8c 93       	st	X, r24
    1694:	83 c0       	rjmp	.+262    	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_8:
    	CLEAR_BIT(TCCR2,CS22);
    1696:	a5 e4       	ldi	r26, 0x45	; 69
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	e5 e4       	ldi	r30, 0x45	; 69
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	8b 7f       	andi	r24, 0xFB	; 251
    16a2:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS21);
    16a4:	a5 e4       	ldi	r26, 0x45	; 69
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	e5 e4       	ldi	r30, 0x45	; 69
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	82 60       	ori	r24, 0x02	; 2
    16b0:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS20); break;
    16b2:	a5 e4       	ldi	r26, 0x45	; 69
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e5 e4       	ldi	r30, 0x45	; 69
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	8e 7f       	andi	r24, 0xFE	; 254
    16be:	8c 93       	st	X, r24
    16c0:	6d c0       	rjmp	.+218    	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_32:
    	CLEAR_BIT(TCCR2,CS22);
    16c2:	a5 e4       	ldi	r26, 0x45	; 69
    16c4:	b0 e0       	ldi	r27, 0x00	; 0
    16c6:	e5 e4       	ldi	r30, 0x45	; 69
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	8b 7f       	andi	r24, 0xFB	; 251
    16ce:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS21);
    16d0:	a5 e4       	ldi	r26, 0x45	; 69
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	e5 e4       	ldi	r30, 0x45	; 69
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	80 81       	ld	r24, Z
    16da:	82 60       	ori	r24, 0x02	; 2
    16dc:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS20); break;
    16de:	a5 e4       	ldi	r26, 0x45	; 69
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	e5 e4       	ldi	r30, 0x45	; 69
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	81 60       	ori	r24, 0x01	; 1
    16ea:	8c 93       	st	X, r24
    16ec:	57 c0       	rjmp	.+174    	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_64:
    	SET_BIT(TCCR2,CS22);
    16ee:	a5 e4       	ldi	r26, 0x45	; 69
    16f0:	b0 e0       	ldi	r27, 0x00	; 0
    16f2:	e5 e4       	ldi	r30, 0x45	; 69
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	84 60       	ori	r24, 0x04	; 4
    16fa:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS21);
    16fc:	a5 e4       	ldi	r26, 0x45	; 69
    16fe:	b0 e0       	ldi	r27, 0x00	; 0
    1700:	e5 e4       	ldi	r30, 0x45	; 69
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	80 81       	ld	r24, Z
    1706:	8d 7f       	andi	r24, 0xFD	; 253
    1708:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS20); break;
    170a:	a5 e4       	ldi	r26, 0x45	; 69
    170c:	b0 e0       	ldi	r27, 0x00	; 0
    170e:	e5 e4       	ldi	r30, 0x45	; 69
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	80 81       	ld	r24, Z
    1714:	8e 7f       	andi	r24, 0xFE	; 254
    1716:	8c 93       	st	X, r24
    1718:	41 c0       	rjmp	.+130    	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_128:
    	SET_BIT(TCCR2,CS22);
    171a:	a5 e4       	ldi	r26, 0x45	; 69
    171c:	b0 e0       	ldi	r27, 0x00	; 0
    171e:	e5 e4       	ldi	r30, 0x45	; 69
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	80 81       	ld	r24, Z
    1724:	84 60       	ori	r24, 0x04	; 4
    1726:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS21);
    1728:	a5 e4       	ldi	r26, 0x45	; 69
    172a:	b0 e0       	ldi	r27, 0x00	; 0
    172c:	e5 e4       	ldi	r30, 0x45	; 69
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	8d 7f       	andi	r24, 0xFD	; 253
    1734:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS20); break;
    1736:	a5 e4       	ldi	r26, 0x45	; 69
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e5 e4       	ldi	r30, 0x45	; 69
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	80 81       	ld	r24, Z
    1740:	81 60       	ori	r24, 0x01	; 1
    1742:	8c 93       	st	X, r24
    1744:	2b c0       	rjmp	.+86     	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_256:
    	SET_BIT(TCCR2,CS22);
    1746:	a5 e4       	ldi	r26, 0x45	; 69
    1748:	b0 e0       	ldi	r27, 0x00	; 0
    174a:	e5 e4       	ldi	r30, 0x45	; 69
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	84 60       	ori	r24, 0x04	; 4
    1752:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS21);
    1754:	a5 e4       	ldi	r26, 0x45	; 69
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	e5 e4       	ldi	r30, 0x45	; 69
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	82 60       	ori	r24, 0x02	; 2
    1760:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,CS20); break;
    1762:	a5 e4       	ldi	r26, 0x45	; 69
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	e5 e4       	ldi	r30, 0x45	; 69
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	8e 7f       	andi	r24, 0xFE	; 254
    176e:	8c 93       	st	X, r24
    1770:	15 c0       	rjmp	.+42     	; 0x179c <TIMER2_clockSelect+0x1de>

    case T2_PRESCALER_1024:
    	SET_BIT(TCCR2,CS22);
    1772:	a5 e4       	ldi	r26, 0x45	; 69
    1774:	b0 e0       	ldi	r27, 0x00	; 0
    1776:	e5 e4       	ldi	r30, 0x45	; 69
    1778:	f0 e0       	ldi	r31, 0x00	; 0
    177a:	80 81       	ld	r24, Z
    177c:	84 60       	ori	r24, 0x04	; 4
    177e:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS21);
    1780:	a5 e4       	ldi	r26, 0x45	; 69
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	e5 e4       	ldi	r30, 0x45	; 69
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	82 60       	ori	r24, 0x02	; 2
    178c:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,CS20); break;
    178e:	a5 e4       	ldi	r26, 0x45	; 69
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	e5 e4       	ldi	r30, 0x45	; 69
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	81 60       	ori	r24, 0x01	; 1
    179a:	8c 93       	st	X, r24

    }
}
    179c:	0f 90       	pop	r0
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	cf 91       	pop	r28
    17a4:	df 91       	pop	r29
    17a6:	08 95       	ret

000017a8 <TIMER2_initNormal>:

void TIMER2_initNormal(TIMER2_CLOCK_SELECT clk){
    17a8:	df 93       	push	r29
    17aa:	cf 93       	push	r28
    17ac:	0f 92       	push	r0
    17ae:	cd b7       	in	r28, 0x3d	; 61
    17b0:	de b7       	in	r29, 0x3e	; 62
    17b2:	89 83       	std	Y+1, r24	; 0x01
    // Normal Mode
    CLEAR_BIT(TCCR2,WGM20);
    17b4:	a5 e4       	ldi	r26, 0x45	; 69
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e5 e4       	ldi	r30, 0x45	; 69
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	8f 7b       	andi	r24, 0xBF	; 191
    17c0:	8c 93       	st	X, r24
    CLEAR_BIT(TCCR2,WGM21);
    17c2:	a5 e4       	ldi	r26, 0x45	; 69
    17c4:	b0 e0       	ldi	r27, 0x00	; 0
    17c6:	e5 e4       	ldi	r30, 0x45	; 69
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	80 81       	ld	r24, Z
    17cc:	87 7f       	andi	r24, 0xF7	; 247
    17ce:	8c 93       	st	X, r24
    TCNT2 = 0;
    17d0:	e4 e4       	ldi	r30, 0x44	; 68
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	10 82       	st	Z, r1

    SET_BIT(TIMSK,TOIE2); // Enable overflow interrupt
    17d6:	a9 e5       	ldi	r26, 0x59	; 89
    17d8:	b0 e0       	ldi	r27, 0x00	; 0
    17da:	e9 e5       	ldi	r30, 0x59	; 89
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	80 81       	ld	r24, Z
    17e0:	80 64       	ori	r24, 0x40	; 64
    17e2:	8c 93       	st	X, r24
    TIMER2_clockSelect(clk);
    17e4:	89 81       	ldd	r24, Y+1	; 0x01
    17e6:	0e 94 df 0a 	call	0x15be	; 0x15be <TIMER2_clockSelect>
}
    17ea:	0f 90       	pop	r0
    17ec:	cf 91       	pop	r28
    17ee:	df 91       	pop	r29
    17f0:	08 95       	ret

000017f2 <TIMER2_initCTC>:

void TIMER2_initCTC(TIMER2_CTC_MODE_SELECT mode, TIMER2_CLOCK_SELECT clk, u8 compValue){
    17f2:	df 93       	push	r29
    17f4:	cf 93       	push	r28
    17f6:	00 d0       	rcall	.+0      	; 0x17f8 <TIMER2_initCTC+0x6>
    17f8:	00 d0       	rcall	.+0      	; 0x17fa <TIMER2_initCTC+0x8>
    17fa:	0f 92       	push	r0
    17fc:	cd b7       	in	r28, 0x3d	; 61
    17fe:	de b7       	in	r29, 0x3e	; 62
    1800:	89 83       	std	Y+1, r24	; 0x01
    1802:	6a 83       	std	Y+2, r22	; 0x02
    1804:	4b 83       	std	Y+3, r20	; 0x03
    // CTC Mode
    CLEAR_BIT(TCCR2,WGM20);
    1806:	a5 e4       	ldi	r26, 0x45	; 69
    1808:	b0 e0       	ldi	r27, 0x00	; 0
    180a:	e5 e4       	ldi	r30, 0x45	; 69
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	80 81       	ld	r24, Z
    1810:	8f 7b       	andi	r24, 0xBF	; 191
    1812:	8c 93       	st	X, r24
    SET_BIT(TCCR2,WGM21);
    1814:	a5 e4       	ldi	r26, 0x45	; 69
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	e5 e4       	ldi	r30, 0x45	; 69
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	88 60       	ori	r24, 0x08	; 8
    1820:	8c 93       	st	X, r24
    OCR2 = compValue;
    1822:	e3 e4       	ldi	r30, 0x43	; 67
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	8b 81       	ldd	r24, Y+3	; 0x03
    1828:	80 83       	st	Z, r24

    switch(mode){
    182a:	89 81       	ldd	r24, Y+1	; 0x01
    182c:	28 2f       	mov	r18, r24
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	3d 83       	std	Y+5, r19	; 0x05
    1832:	2c 83       	std	Y+4, r18	; 0x04
    1834:	8c 81       	ldd	r24, Y+4	; 0x04
    1836:	9d 81       	ldd	r25, Y+5	; 0x05
    1838:	81 30       	cpi	r24, 0x01	; 1
    183a:	91 05       	cpc	r25, r1
    183c:	21 f1       	breq	.+72     	; 0x1886 <TIMER2_initCTC+0x94>
    183e:	2c 81       	ldd	r18, Y+4	; 0x04
    1840:	3d 81       	ldd	r19, Y+5	; 0x05
    1842:	22 30       	cpi	r18, 0x02	; 2
    1844:	31 05       	cpc	r19, r1
    1846:	2c f4       	brge	.+10     	; 0x1852 <TIMER2_initCTC+0x60>
    1848:	8c 81       	ldd	r24, Y+4	; 0x04
    184a:	9d 81       	ldd	r25, Y+5	; 0x05
    184c:	00 97       	sbiw	r24, 0x00	; 0
    184e:	61 f0       	breq	.+24     	; 0x1868 <TIMER2_initCTC+0x76>
    1850:	46 c0       	rjmp	.+140    	; 0x18de <TIMER2_initCTC+0xec>
    1852:	2c 81       	ldd	r18, Y+4	; 0x04
    1854:	3d 81       	ldd	r19, Y+5	; 0x05
    1856:	22 30       	cpi	r18, 0x02	; 2
    1858:	31 05       	cpc	r19, r1
    185a:	21 f1       	breq	.+72     	; 0x18a4 <TIMER2_initCTC+0xb2>
    185c:	8c 81       	ldd	r24, Y+4	; 0x04
    185e:	9d 81       	ldd	r25, Y+5	; 0x05
    1860:	83 30       	cpi	r24, 0x03	; 3
    1862:	91 05       	cpc	r25, r1
    1864:	71 f1       	breq	.+92     	; 0x18c2 <TIMER2_initCTC+0xd0>
    1866:	3b c0       	rjmp	.+118    	; 0x18de <TIMER2_initCTC+0xec>
    case OC2_DISCONNECTED:
    	CLEAR_BIT(TCCR2,COM21);
    1868:	a5 e4       	ldi	r26, 0x45	; 69
    186a:	b0 e0       	ldi	r27, 0x00	; 0
    186c:	e5 e4       	ldi	r30, 0x45	; 69
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	80 81       	ld	r24, Z
    1872:	8f 7d       	andi	r24, 0xDF	; 223
    1874:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,COM20); break;
    1876:	a5 e4       	ldi	r26, 0x45	; 69
    1878:	b0 e0       	ldi	r27, 0x00	; 0
    187a:	e5 e4       	ldi	r30, 0x45	; 69
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	8f 7e       	andi	r24, 0xEF	; 239
    1882:	8c 93       	st	X, r24
    1884:	2c c0       	rjmp	.+88     	; 0x18de <TIMER2_initCTC+0xec>

    case TOGGLE_OC2:
    	CLEAR_BIT(TCCR2,COM21);
    1886:	a5 e4       	ldi	r26, 0x45	; 69
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	e5 e4       	ldi	r30, 0x45	; 69
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	8f 7d       	andi	r24, 0xDF	; 223
    1892:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,COM20); break;
    1894:	a5 e4       	ldi	r26, 0x45	; 69
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e5 e4       	ldi	r30, 0x45	; 69
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	80 81       	ld	r24, Z
    189e:	80 61       	ori	r24, 0x10	; 16
    18a0:	8c 93       	st	X, r24
    18a2:	1d c0       	rjmp	.+58     	; 0x18de <TIMER2_initCTC+0xec>

    case CLEAR_OC2:
    	SET_BIT(TCCR2,COM21);
    18a4:	a5 e4       	ldi	r26, 0x45	; 69
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e5 e4       	ldi	r30, 0x45	; 69
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	80 81       	ld	r24, Z
    18ae:	80 62       	ori	r24, 0x20	; 32
    18b0:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,COM20); break;
    18b2:	a5 e4       	ldi	r26, 0x45	; 69
    18b4:	b0 e0       	ldi	r27, 0x00	; 0
    18b6:	e5 e4       	ldi	r30, 0x45	; 69
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	8f 7e       	andi	r24, 0xEF	; 239
    18be:	8c 93       	st	X, r24
    18c0:	0e c0       	rjmp	.+28     	; 0x18de <TIMER2_initCTC+0xec>

    case SET_OC2:
    	SET_BIT(TCCR2,COM21);
    18c2:	a5 e4       	ldi	r26, 0x45	; 69
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	e5 e4       	ldi	r30, 0x45	; 69
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	80 62       	ori	r24, 0x20	; 32
    18ce:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,COM20); break;
    18d0:	a5 e4       	ldi	r26, 0x45	; 69
    18d2:	b0 e0       	ldi	r27, 0x00	; 0
    18d4:	e5 e4       	ldi	r30, 0x45	; 69
    18d6:	f0 e0       	ldi	r31, 0x00	; 0
    18d8:	80 81       	ld	r24, Z
    18da:	80 61       	ori	r24, 0x10	; 16
    18dc:	8c 93       	st	X, r24

    }

    SET_BIT(TIMSK,OCIE2); // Enable compare interrupt
    18de:	a9 e5       	ldi	r26, 0x59	; 89
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	e9 e5       	ldi	r30, 0x59	; 89
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	80 68       	ori	r24, 0x80	; 128
    18ea:	8c 93       	st	X, r24
    TIMER2_clockSelect(clk);
    18ec:	8a 81       	ldd	r24, Y+2	; 0x02
    18ee:	0e 94 df 0a 	call	0x15be	; 0x15be <TIMER2_clockSelect>
}
    18f2:	0f 90       	pop	r0
    18f4:	0f 90       	pop	r0
    18f6:	0f 90       	pop	r0
    18f8:	0f 90       	pop	r0
    18fa:	0f 90       	pop	r0
    18fc:	cf 91       	pop	r28
    18fe:	df 91       	pop	r29
    1900:	08 95       	ret

00001902 <TIMER2_initFastPWM>:

void TIMER2_initFastPWM(TIMER2_PWM_MODE_SELECT mode, TIMER2_CLOCK_SELECT clk){
    1902:	df 93       	push	r29
    1904:	cf 93       	push	r28
    1906:	00 d0       	rcall	.+0      	; 0x1908 <TIMER2_initFastPWM+0x6>
    1908:	00 d0       	rcall	.+0      	; 0x190a <TIMER2_initFastPWM+0x8>
    190a:	cd b7       	in	r28, 0x3d	; 61
    190c:	de b7       	in	r29, 0x3e	; 62
    190e:	89 83       	std	Y+1, r24	; 0x01
    1910:	6a 83       	std	Y+2, r22	; 0x02
    // Fast PWM
    SET_BIT(TCCR2,WGM20);
    1912:	a5 e4       	ldi	r26, 0x45	; 69
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	e5 e4       	ldi	r30, 0x45	; 69
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	80 64       	ori	r24, 0x40	; 64
    191e:	8c 93       	st	X, r24
    SET_BIT(TCCR2,WGM21);
    1920:	a5 e4       	ldi	r26, 0x45	; 69
    1922:	b0 e0       	ldi	r27, 0x00	; 0
    1924:	e5 e4       	ldi	r30, 0x45	; 69
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	80 81       	ld	r24, Z
    192a:	88 60       	ori	r24, 0x08	; 8
    192c:	8c 93       	st	X, r24

    switch(mode){
    192e:	89 81       	ldd	r24, Y+1	; 0x01
    1930:	28 2f       	mov	r18, r24
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	3c 83       	std	Y+4, r19	; 0x04
    1936:	2b 83       	std	Y+3, r18	; 0x03
    1938:	8b 81       	ldd	r24, Y+3	; 0x03
    193a:	9c 81       	ldd	r25, Y+4	; 0x04
    193c:	00 97       	sbiw	r24, 0x00	; 0
    193e:	31 f0       	breq	.+12     	; 0x194c <TIMER2_initFastPWM+0x4a>
    1940:	2b 81       	ldd	r18, Y+3	; 0x03
    1942:	3c 81       	ldd	r19, Y+4	; 0x04
    1944:	21 30       	cpi	r18, 0x01	; 1
    1946:	31 05       	cpc	r19, r1
    1948:	81 f0       	breq	.+32     	; 0x196a <TIMER2_initFastPWM+0x68>
    194a:	1d c0       	rjmp	.+58     	; 0x1986 <TIMER2_initFastPWM+0x84>
    case T2_NON_INVERTING:
    	SET_BIT(TCCR2,COM21);
    194c:	a5 e4       	ldi	r26, 0x45	; 69
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e5 e4       	ldi	r30, 0x45	; 69
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	80 62       	ori	r24, 0x20	; 32
    1958:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,COM20); break;
    195a:	a5 e4       	ldi	r26, 0x45	; 69
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	e5 e4       	ldi	r30, 0x45	; 69
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	80 81       	ld	r24, Z
    1964:	8f 7e       	andi	r24, 0xEF	; 239
    1966:	8c 93       	st	X, r24
    1968:	0e c0       	rjmp	.+28     	; 0x1986 <TIMER2_initFastPWM+0x84>

    case T2_INVERTING:
    	SET_BIT(TCCR2,COM21);
    196a:	a5 e4       	ldi	r26, 0x45	; 69
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	e5 e4       	ldi	r30, 0x45	; 69
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	80 62       	ori	r24, 0x20	; 32
    1976:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,COM20); break;
    1978:	a5 e4       	ldi	r26, 0x45	; 69
    197a:	b0 e0       	ldi	r27, 0x00	; 0
    197c:	e5 e4       	ldi	r30, 0x45	; 69
    197e:	f0 e0       	ldi	r31, 0x00	; 0
    1980:	80 81       	ld	r24, Z
    1982:	80 61       	ori	r24, 0x10	; 16
    1984:	8c 93       	st	X, r24

    }

    TIMER2_clockSelect(clk);
    1986:	8a 81       	ldd	r24, Y+2	; 0x02
    1988:	0e 94 df 0a 	call	0x15be	; 0x15be <TIMER2_clockSelect>
}
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	0f 90       	pop	r0
    1992:	0f 90       	pop	r0
    1994:	cf 91       	pop	r28
    1996:	df 91       	pop	r29
    1998:	08 95       	ret

0000199a <TIMER2_initPhaseCorrectPWM>:

void TIMER2_initPhaseCorrectPWM(TIMER2_PWM_MODE_SELECT mode, TIMER2_CLOCK_SELECT clk){
    199a:	df 93       	push	r29
    199c:	cf 93       	push	r28
    199e:	00 d0       	rcall	.+0      	; 0x19a0 <TIMER2_initPhaseCorrectPWM+0x6>
    19a0:	00 d0       	rcall	.+0      	; 0x19a2 <TIMER2_initPhaseCorrectPWM+0x8>
    19a2:	cd b7       	in	r28, 0x3d	; 61
    19a4:	de b7       	in	r29, 0x3e	; 62
    19a6:	89 83       	std	Y+1, r24	; 0x01
    19a8:	6a 83       	std	Y+2, r22	; 0x02
    // Phase Correct PWM
    SET_BIT(TCCR2,WGM20);
    19aa:	a5 e4       	ldi	r26, 0x45	; 69
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e5 e4       	ldi	r30, 0x45	; 69
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	80 64       	ori	r24, 0x40	; 64
    19b6:	8c 93       	st	X, r24
    CLEAR_BIT(TCCR2,WGM21);
    19b8:	a5 e4       	ldi	r26, 0x45	; 69
    19ba:	b0 e0       	ldi	r27, 0x00	; 0
    19bc:	e5 e4       	ldi	r30, 0x45	; 69
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	87 7f       	andi	r24, 0xF7	; 247
    19c4:	8c 93       	st	X, r24

    switch(mode){
    19c6:	89 81       	ldd	r24, Y+1	; 0x01
    19c8:	28 2f       	mov	r18, r24
    19ca:	30 e0       	ldi	r19, 0x00	; 0
    19cc:	3c 83       	std	Y+4, r19	; 0x04
    19ce:	2b 83       	std	Y+3, r18	; 0x03
    19d0:	8b 81       	ldd	r24, Y+3	; 0x03
    19d2:	9c 81       	ldd	r25, Y+4	; 0x04
    19d4:	00 97       	sbiw	r24, 0x00	; 0
    19d6:	31 f0       	breq	.+12     	; 0x19e4 <TIMER2_initPhaseCorrectPWM+0x4a>
    19d8:	2b 81       	ldd	r18, Y+3	; 0x03
    19da:	3c 81       	ldd	r19, Y+4	; 0x04
    19dc:	21 30       	cpi	r18, 0x01	; 1
    19de:	31 05       	cpc	r19, r1
    19e0:	81 f0       	breq	.+32     	; 0x1a02 <TIMER2_initPhaseCorrectPWM+0x68>
    19e2:	1d c0       	rjmp	.+58     	; 0x1a1e <TIMER2_initPhaseCorrectPWM+0x84>
    case T2_NON_INVERTING:
    	SET_BIT(TCCR2,COM21);
    19e4:	a5 e4       	ldi	r26, 0x45	; 69
    19e6:	b0 e0       	ldi	r27, 0x00	; 0
    19e8:	e5 e4       	ldi	r30, 0x45	; 69
    19ea:	f0 e0       	ldi	r31, 0x00	; 0
    19ec:	80 81       	ld	r24, Z
    19ee:	80 62       	ori	r24, 0x20	; 32
    19f0:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR2,COM20); break;
    19f2:	a5 e4       	ldi	r26, 0x45	; 69
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	e5 e4       	ldi	r30, 0x45	; 69
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 81       	ld	r24, Z
    19fc:	8f 7e       	andi	r24, 0xEF	; 239
    19fe:	8c 93       	st	X, r24
    1a00:	0e c0       	rjmp	.+28     	; 0x1a1e <TIMER2_initPhaseCorrectPWM+0x84>

    case T2_INVERTING:
    	SET_BIT(TCCR2,COM21);
    1a02:	a5 e4       	ldi	r26, 0x45	; 69
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	e5 e4       	ldi	r30, 0x45	; 69
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	80 62       	ori	r24, 0x20	; 32
    1a0e:	8c 93       	st	X, r24
    	SET_BIT(TCCR2,COM20); break;
    1a10:	a5 e4       	ldi	r26, 0x45	; 69
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e5 e4       	ldi	r30, 0x45	; 69
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	80 61       	ori	r24, 0x10	; 16
    1a1c:	8c 93       	st	X, r24

    }

    TIMER2_clockSelect(clk);
    1a1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a20:	0e 94 df 0a 	call	0x15be	; 0x15be <TIMER2_clockSelect>
}
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	cf 91       	pop	r28
    1a2e:	df 91       	pop	r29
    1a30:	08 95       	ret

00001a32 <TIMER2_setDutyCycle>:

void TIMER2_setDutyCycle(u8 duty){
    1a32:	df 93       	push	r29
    1a34:	cf 93       	push	r28
    1a36:	0f 92       	push	r0
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
    1a3c:	89 83       	std	Y+1, r24	; 0x01
    OCR2 = duty;
    1a3e:	e3 e4       	ldi	r30, 0x43	; 67
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	80 83       	st	Z, r24
}
    1a46:	0f 90       	pop	r0
    1a48:	cf 91       	pop	r28
    1a4a:	df 91       	pop	r29
    1a4c:	08 95       	ret

00001a4e <TIMER2_OF_setCallback>:

// Callbacks
void TIMER2_OF_setCallback(void (*cb)(void)){
    1a4e:	df 93       	push	r29
    1a50:	cf 93       	push	r28
    1a52:	00 d0       	rcall	.+0      	; 0x1a54 <TIMER2_OF_setCallback+0x6>
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
    1a58:	9a 83       	std	Y+2, r25	; 0x02
    1a5a:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_OF_cb = cb;
    1a5c:	89 81       	ldd	r24, Y+1	; 0x01
    1a5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1a60:	90 93 c8 01 	sts	0x01C8, r25
    1a64:	80 93 c7 01 	sts	0x01C7, r24
}
    1a68:	0f 90       	pop	r0
    1a6a:	0f 90       	pop	r0
    1a6c:	cf 91       	pop	r28
    1a6e:	df 91       	pop	r29
    1a70:	08 95       	ret

00001a72 <TIMER2_OC_setCallback>:

void TIMER2_OC_setCallback(void (*cb)(void)){
    1a72:	df 93       	push	r29
    1a74:	cf 93       	push	r28
    1a76:	00 d0       	rcall	.+0      	; 0x1a78 <TIMER2_OC_setCallback+0x6>
    1a78:	cd b7       	in	r28, 0x3d	; 61
    1a7a:	de b7       	in	r29, 0x3e	; 62
    1a7c:	9a 83       	std	Y+2, r25	; 0x02
    1a7e:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_OC_cb = cb;
    1a80:	89 81       	ldd	r24, Y+1	; 0x01
    1a82:	9a 81       	ldd	r25, Y+2	; 0x02
    1a84:	90 93 ca 01 	sts	0x01CA, r25
    1a88:	80 93 c9 01 	sts	0x01C9, r24
}
    1a8c:	0f 90       	pop	r0
    1a8e:	0f 90       	pop	r0
    1a90:	cf 91       	pop	r28
    1a92:	df 91       	pop	r29
    1a94:	08 95       	ret

00001a96 <__vector_5>:

// ISR
ISR(TIMER2_OVF_vect){
    1a96:	1f 92       	push	r1
    1a98:	0f 92       	push	r0
    1a9a:	0f b6       	in	r0, 0x3f	; 63
    1a9c:	0f 92       	push	r0
    1a9e:	11 24       	eor	r1, r1
    1aa0:	2f 93       	push	r18
    1aa2:	3f 93       	push	r19
    1aa4:	4f 93       	push	r20
    1aa6:	5f 93       	push	r21
    1aa8:	6f 93       	push	r22
    1aaa:	7f 93       	push	r23
    1aac:	8f 93       	push	r24
    1aae:	9f 93       	push	r25
    1ab0:	af 93       	push	r26
    1ab2:	bf 93       	push	r27
    1ab4:	ef 93       	push	r30
    1ab6:	ff 93       	push	r31
    1ab8:	df 93       	push	r29
    1aba:	cf 93       	push	r28
    1abc:	cd b7       	in	r28, 0x3d	; 61
    1abe:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OF_cb) TIMER2_OF_cb();
    1ac0:	80 91 c7 01 	lds	r24, 0x01C7
    1ac4:	90 91 c8 01 	lds	r25, 0x01C8
    1ac8:	00 97       	sbiw	r24, 0x00	; 0
    1aca:	29 f0       	breq	.+10     	; 0x1ad6 <__vector_5+0x40>
    1acc:	e0 91 c7 01 	lds	r30, 0x01C7
    1ad0:	f0 91 c8 01 	lds	r31, 0x01C8
    1ad4:	09 95       	icall
}
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	ff 91       	pop	r31
    1adc:	ef 91       	pop	r30
    1ade:	bf 91       	pop	r27
    1ae0:	af 91       	pop	r26
    1ae2:	9f 91       	pop	r25
    1ae4:	8f 91       	pop	r24
    1ae6:	7f 91       	pop	r23
    1ae8:	6f 91       	pop	r22
    1aea:	5f 91       	pop	r21
    1aec:	4f 91       	pop	r20
    1aee:	3f 91       	pop	r19
    1af0:	2f 91       	pop	r18
    1af2:	0f 90       	pop	r0
    1af4:	0f be       	out	0x3f, r0	; 63
    1af6:	0f 90       	pop	r0
    1af8:	1f 90       	pop	r1
    1afa:	18 95       	reti

00001afc <__vector_4>:

ISR(TIMER2_COMP_vect){
    1afc:	1f 92       	push	r1
    1afe:	0f 92       	push	r0
    1b00:	0f b6       	in	r0, 0x3f	; 63
    1b02:	0f 92       	push	r0
    1b04:	11 24       	eor	r1, r1
    1b06:	2f 93       	push	r18
    1b08:	3f 93       	push	r19
    1b0a:	4f 93       	push	r20
    1b0c:	5f 93       	push	r21
    1b0e:	6f 93       	push	r22
    1b10:	7f 93       	push	r23
    1b12:	8f 93       	push	r24
    1b14:	9f 93       	push	r25
    1b16:	af 93       	push	r26
    1b18:	bf 93       	push	r27
    1b1a:	ef 93       	push	r30
    1b1c:	ff 93       	push	r31
    1b1e:	df 93       	push	r29
    1b20:	cf 93       	push	r28
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OC_cb) TIMER2_OC_cb();
    1b26:	80 91 c9 01 	lds	r24, 0x01C9
    1b2a:	90 91 ca 01 	lds	r25, 0x01CA
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	29 f0       	breq	.+10     	; 0x1b3c <__vector_4+0x40>
    1b32:	e0 91 c9 01 	lds	r30, 0x01C9
    1b36:	f0 91 ca 01 	lds	r31, 0x01CA
    1b3a:	09 95       	icall
}
    1b3c:	cf 91       	pop	r28
    1b3e:	df 91       	pop	r29
    1b40:	ff 91       	pop	r31
    1b42:	ef 91       	pop	r30
    1b44:	bf 91       	pop	r27
    1b46:	af 91       	pop	r26
    1b48:	9f 91       	pop	r25
    1b4a:	8f 91       	pop	r24
    1b4c:	7f 91       	pop	r23
    1b4e:	6f 91       	pop	r22
    1b50:	5f 91       	pop	r21
    1b52:	4f 91       	pop	r20
    1b54:	3f 91       	pop	r19
    1b56:	2f 91       	pop	r18
    1b58:	0f 90       	pop	r0
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	0f 90       	pop	r0
    1b5e:	1f 90       	pop	r1
    1b60:	18 95       	reti

00001b62 <TIMER1_clockSelect>:
// global callback interrupt
static void (*TIMER1_OF_cb)(void)   = 0;
static void (*TIMER1_OC_A_cb)(void) = 0;
static void (*TIMER1_OC_B_cb)(void) = 0;

static void TIMER1_clockSelect(TIMER1_CLOCK_SELECT clk){
    1b62:	df 93       	push	r29
    1b64:	cf 93       	push	r28
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <TIMER1_clockSelect+0x6>
    1b68:	0f 92       	push	r0
    1b6a:	cd b7       	in	r28, 0x3d	; 61
    1b6c:	de b7       	in	r29, 0x3e	; 62
    1b6e:	89 83       	std	Y+1, r24	; 0x01
	switch(clk){
    1b70:	89 81       	ldd	r24, Y+1	; 0x01
    1b72:	28 2f       	mov	r18, r24
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	3b 83       	std	Y+3, r19	; 0x03
    1b78:	2a 83       	std	Y+2, r18	; 0x02
    1b7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7c:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7e:	82 30       	cpi	r24, 0x02	; 2
    1b80:	91 05       	cpc	r25, r1
    1b82:	09 f4       	brne	.+2      	; 0x1b86 <TIMER1_clockSelect+0x24>
    1b84:	4e c0       	rjmp	.+156    	; 0x1c22 <TIMER1_clockSelect+0xc0>
    1b86:	2a 81       	ldd	r18, Y+2	; 0x02
    1b88:	3b 81       	ldd	r19, Y+3	; 0x03
    1b8a:	23 30       	cpi	r18, 0x03	; 3
    1b8c:	31 05       	cpc	r19, r1
    1b8e:	54 f4       	brge	.+20     	; 0x1ba4 <TIMER1_clockSelect+0x42>
    1b90:	8a 81       	ldd	r24, Y+2	; 0x02
    1b92:	9b 81       	ldd	r25, Y+3	; 0x03
    1b94:	00 97       	sbiw	r24, 0x00	; 0
    1b96:	c9 f0       	breq	.+50     	; 0x1bca <TIMER1_clockSelect+0x68>
    1b98:	2a 81       	ldd	r18, Y+2	; 0x02
    1b9a:	3b 81       	ldd	r19, Y+3	; 0x03
    1b9c:	21 30       	cpi	r18, 0x01	; 1
    1b9e:	31 05       	cpc	r19, r1
    1ba0:	51 f1       	breq	.+84     	; 0x1bf6 <TIMER1_clockSelect+0x94>
    1ba2:	96 c0       	rjmp	.+300    	; 0x1cd0 <TIMER1_clockSelect+0x16e>
    1ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ba8:	84 30       	cpi	r24, 0x04	; 4
    1baa:	91 05       	cpc	r25, r1
    1bac:	09 f4       	brne	.+2      	; 0x1bb0 <TIMER1_clockSelect+0x4e>
    1bae:	65 c0       	rjmp	.+202    	; 0x1c7a <TIMER1_clockSelect+0x118>
    1bb0:	2a 81       	ldd	r18, Y+2	; 0x02
    1bb2:	3b 81       	ldd	r19, Y+3	; 0x03
    1bb4:	24 30       	cpi	r18, 0x04	; 4
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	0c f4       	brge	.+2      	; 0x1bbc <TIMER1_clockSelect+0x5a>
    1bba:	49 c0       	rjmp	.+146    	; 0x1c4e <TIMER1_clockSelect+0xec>
    1bbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bbe:	9b 81       	ldd	r25, Y+3	; 0x03
    1bc0:	85 30       	cpi	r24, 0x05	; 5
    1bc2:	91 05       	cpc	r25, r1
    1bc4:	09 f4       	brne	.+2      	; 0x1bc8 <TIMER1_clockSelect+0x66>
    1bc6:	6f c0       	rjmp	.+222    	; 0x1ca6 <TIMER1_clockSelect+0x144>
    1bc8:	83 c0       	rjmp	.+262    	; 0x1cd0 <TIMER1_clockSelect+0x16e>
	case T1_NO_CLOCK:
		CLEAR_BIT(TCCR1B,CS12);
    1bca:	ae e4       	ldi	r26, 0x4E	; 78
    1bcc:	b0 e0       	ldi	r27, 0x00	; 0
    1bce:	ee e4       	ldi	r30, 0x4E	; 78
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	8b 7f       	andi	r24, 0xFB	; 251
    1bd6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS11);
    1bd8:	ae e4       	ldi	r26, 0x4E	; 78
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	ee e4       	ldi	r30, 0x4E	; 78
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	8d 7f       	andi	r24, 0xFD	; 253
    1be4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS10); break;
    1be6:	ae e4       	ldi	r26, 0x4E	; 78
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	ee e4       	ldi	r30, 0x4E	; 78
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	8e 7f       	andi	r24, 0xFE	; 254
    1bf2:	8c 93       	st	X, r24
    1bf4:	6d c0       	rjmp	.+218    	; 0x1cd0 <TIMER1_clockSelect+0x16e>

	case T1_NO_PRESCALER:
		CLEAR_BIT(TCCR1B,CS12);
    1bf6:	ae e4       	ldi	r26, 0x4E	; 78
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	ee e4       	ldi	r30, 0x4E	; 78
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	8b 7f       	andi	r24, 0xFB	; 251
    1c02:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS11);
    1c04:	ae e4       	ldi	r26, 0x4E	; 78
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	ee e4       	ldi	r30, 0x4E	; 78
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	8d 7f       	andi	r24, 0xFD	; 253
    1c10:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,CS10); break;
    1c12:	ae e4       	ldi	r26, 0x4E	; 78
    1c14:	b0 e0       	ldi	r27, 0x00	; 0
    1c16:	ee e4       	ldi	r30, 0x4E	; 78
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 81       	ld	r24, Z
    1c1c:	81 60       	ori	r24, 0x01	; 1
    1c1e:	8c 93       	st	X, r24
    1c20:	57 c0       	rjmp	.+174    	; 0x1cd0 <TIMER1_clockSelect+0x16e>

	case T1_PRESCALER_8:
		CLEAR_BIT(TCCR1B,CS12);
    1c22:	ae e4       	ldi	r26, 0x4E	; 78
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	ee e4       	ldi	r30, 0x4E	; 78
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	8b 7f       	andi	r24, 0xFB	; 251
    1c2e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,CS11);
    1c30:	ae e4       	ldi	r26, 0x4E	; 78
    1c32:	b0 e0       	ldi	r27, 0x00	; 0
    1c34:	ee e4       	ldi	r30, 0x4E	; 78
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	82 60       	ori	r24, 0x02	; 2
    1c3c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS10); break;
    1c3e:	ae e4       	ldi	r26, 0x4E	; 78
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	ee e4       	ldi	r30, 0x4E	; 78
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	8e 7f       	andi	r24, 0xFE	; 254
    1c4a:	8c 93       	st	X, r24
    1c4c:	41 c0       	rjmp	.+130    	; 0x1cd0 <TIMER1_clockSelect+0x16e>

	case T1_PRESCALER_64:
		CLEAR_BIT(TCCR1B,CS12);
    1c4e:	ae e4       	ldi	r26, 0x4E	; 78
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	ee e4       	ldi	r30, 0x4E	; 78
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	8b 7f       	andi	r24, 0xFB	; 251
    1c5a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,CS11);
    1c5c:	ae e4       	ldi	r26, 0x4E	; 78
    1c5e:	b0 e0       	ldi	r27, 0x00	; 0
    1c60:	ee e4       	ldi	r30, 0x4E	; 78
    1c62:	f0 e0       	ldi	r31, 0x00	; 0
    1c64:	80 81       	ld	r24, Z
    1c66:	82 60       	ori	r24, 0x02	; 2
    1c68:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,CS10); break;
    1c6a:	ae e4       	ldi	r26, 0x4E	; 78
    1c6c:	b0 e0       	ldi	r27, 0x00	; 0
    1c6e:	ee e4       	ldi	r30, 0x4E	; 78
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	80 81       	ld	r24, Z
    1c74:	81 60       	ori	r24, 0x01	; 1
    1c76:	8c 93       	st	X, r24
    1c78:	2b c0       	rjmp	.+86     	; 0x1cd0 <TIMER1_clockSelect+0x16e>

	case T1_PRESCALER_256:
		SET_BIT(TCCR1B,CS12);
    1c7a:	ae e4       	ldi	r26, 0x4E	; 78
    1c7c:	b0 e0       	ldi	r27, 0x00	; 0
    1c7e:	ee e4       	ldi	r30, 0x4E	; 78
    1c80:	f0 e0       	ldi	r31, 0x00	; 0
    1c82:	80 81       	ld	r24, Z
    1c84:	84 60       	ori	r24, 0x04	; 4
    1c86:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS11);
    1c88:	ae e4       	ldi	r26, 0x4E	; 78
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	ee e4       	ldi	r30, 0x4E	; 78
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	8d 7f       	andi	r24, 0xFD	; 253
    1c94:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS10); break;
    1c96:	ae e4       	ldi	r26, 0x4E	; 78
    1c98:	b0 e0       	ldi	r27, 0x00	; 0
    1c9a:	ee e4       	ldi	r30, 0x4E	; 78
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	8e 7f       	andi	r24, 0xFE	; 254
    1ca2:	8c 93       	st	X, r24
    1ca4:	15 c0       	rjmp	.+42     	; 0x1cd0 <TIMER1_clockSelect+0x16e>

	case T1_PRESCALER_1024:
		SET_BIT(TCCR1B,CS12);
    1ca6:	ae e4       	ldi	r26, 0x4E	; 78
    1ca8:	b0 e0       	ldi	r27, 0x00	; 0
    1caa:	ee e4       	ldi	r30, 0x4E	; 78
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	84 60       	ori	r24, 0x04	; 4
    1cb2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,CS11);
    1cb4:	ae e4       	ldi	r26, 0x4E	; 78
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	ee e4       	ldi	r30, 0x4E	; 78
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	8d 7f       	andi	r24, 0xFD	; 253
    1cc0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,CS10); break;
    1cc2:	ae e4       	ldi	r26, 0x4E	; 78
    1cc4:	b0 e0       	ldi	r27, 0x00	; 0
    1cc6:	ee e4       	ldi	r30, 0x4E	; 78
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	81 60       	ori	r24, 0x01	; 1
    1cce:	8c 93       	st	X, r24
	}
}
    1cd0:	0f 90       	pop	r0
    1cd2:	0f 90       	pop	r0
    1cd4:	0f 90       	pop	r0
    1cd6:	cf 91       	pop	r28
    1cd8:	df 91       	pop	r29
    1cda:	08 95       	ret

00001cdc <TIMER1_initNormal>:

void TIMER1_initNormal(TIMER1_CLOCK_SELECT clk){
    1cdc:	df 93       	push	r29
    1cde:	cf 93       	push	r28
    1ce0:	0f 92       	push	r0
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	89 83       	std	Y+1, r24	; 0x01
    // Normal mode (WGM13:0 = 0000)
    TCCR1A = 0;
    1ce8:	ef e4       	ldi	r30, 0x4F	; 79
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	10 82       	st	Z, r1
    TCCR1B = 0;
    1cee:	ee e4       	ldi	r30, 0x4E	; 78
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	10 82       	st	Z, r1
    TCNT1 = 0;
    1cf4:	ec e4       	ldi	r30, 0x4C	; 76
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	11 82       	std	Z+1, r1	; 0x01
    1cfa:	10 82       	st	Z, r1

    SET_BIT(TIMSK, TOIE1); // Enable overflow interrupt
    1cfc:	a9 e5       	ldi	r26, 0x59	; 89
    1cfe:	b0 e0       	ldi	r27, 0x00	; 0
    1d00:	e9 e5       	ldi	r30, 0x59	; 89
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	84 60       	ori	r24, 0x04	; 4
    1d08:	8c 93       	st	X, r24
    TIMER1_clockSelect(clk);
    1d0a:	89 81       	ldd	r24, Y+1	; 0x01
    1d0c:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <TIMER1_clockSelect>
}
    1d10:	0f 90       	pop	r0
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	08 95       	ret

00001d18 <TIMER1_initCTC>:

void TIMER1_initCTC(TIMER1_CTC_MODE_SELECT mode, TIMER1_CLOCK_SELECT clk, u16 compValue){
    1d18:	df 93       	push	r29
    1d1a:	cf 93       	push	r28
    1d1c:	00 d0       	rcall	.+0      	; 0x1d1e <TIMER1_initCTC+0x6>
    1d1e:	00 d0       	rcall	.+0      	; 0x1d20 <TIMER1_initCTC+0x8>
    1d20:	00 d0       	rcall	.+0      	; 0x1d22 <TIMER1_initCTC+0xa>
    1d22:	cd b7       	in	r28, 0x3d	; 61
    1d24:	de b7       	in	r29, 0x3e	; 62
    1d26:	89 83       	std	Y+1, r24	; 0x01
    1d28:	6a 83       	std	Y+2, r22	; 0x02
    1d2a:	5c 83       	std	Y+4, r21	; 0x04
    1d2c:	4b 83       	std	Y+3, r20	; 0x03
    // CTC using OCR1A as TOP (WGM12=1, others=0)
    TCCR1A = 0;
    1d2e:	ef e4       	ldi	r30, 0x4F	; 79
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	10 82       	st	Z, r1
    TCCR1B = (1<<WGM12);
    1d34:	ee e4       	ldi	r30, 0x4E	; 78
    1d36:	f0 e0       	ldi	r31, 0x00	; 0
    1d38:	88 e0       	ldi	r24, 0x08	; 8
    1d3a:	80 83       	st	Z, r24
    TCNT1 = 0;
    1d3c:	ec e4       	ldi	r30, 0x4C	; 76
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	11 82       	std	Z+1, r1	; 0x01
    1d42:	10 82       	st	Z, r1
    OCR1A = compValue;
    1d44:	ea e4       	ldi	r30, 0x4A	; 74
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d4c:	91 83       	std	Z+1, r25	; 0x01
    1d4e:	80 83       	st	Z, r24

    switch(mode){
    1d50:	89 81       	ldd	r24, Y+1	; 0x01
    1d52:	28 2f       	mov	r18, r24
    1d54:	30 e0       	ldi	r19, 0x00	; 0
    1d56:	3e 83       	std	Y+6, r19	; 0x06
    1d58:	2d 83       	std	Y+5, r18	; 0x05
    1d5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d5e:	81 30       	cpi	r24, 0x01	; 1
    1d60:	91 05       	cpc	r25, r1
    1d62:	21 f1       	breq	.+72     	; 0x1dac <TIMER1_initCTC+0x94>
    1d64:	2d 81       	ldd	r18, Y+5	; 0x05
    1d66:	3e 81       	ldd	r19, Y+6	; 0x06
    1d68:	22 30       	cpi	r18, 0x02	; 2
    1d6a:	31 05       	cpc	r19, r1
    1d6c:	2c f4       	brge	.+10     	; 0x1d78 <TIMER1_initCTC+0x60>
    1d6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d70:	9e 81       	ldd	r25, Y+6	; 0x06
    1d72:	00 97       	sbiw	r24, 0x00	; 0
    1d74:	61 f0       	breq	.+24     	; 0x1d8e <TIMER1_initCTC+0x76>
    1d76:	46 c0       	rjmp	.+140    	; 0x1e04 <TIMER1_initCTC+0xec>
    1d78:	2d 81       	ldd	r18, Y+5	; 0x05
    1d7a:	3e 81       	ldd	r19, Y+6	; 0x06
    1d7c:	22 30       	cpi	r18, 0x02	; 2
    1d7e:	31 05       	cpc	r19, r1
    1d80:	21 f1       	breq	.+72     	; 0x1dca <TIMER1_initCTC+0xb2>
    1d82:	8d 81       	ldd	r24, Y+5	; 0x05
    1d84:	9e 81       	ldd	r25, Y+6	; 0x06
    1d86:	83 30       	cpi	r24, 0x03	; 3
    1d88:	91 05       	cpc	r25, r1
    1d8a:	71 f1       	breq	.+92     	; 0x1de8 <TIMER1_initCTC+0xd0>
    1d8c:	3b c0       	rjmp	.+118    	; 0x1e04 <TIMER1_initCTC+0xec>
    case OC1_DISCONNECTED:
    	CLEAR_BIT(TCCR1A,COM1A1);
    1d8e:	af e4       	ldi	r26, 0x4F	; 79
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	ef e4       	ldi	r30, 0x4F	; 79
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	8f 77       	andi	r24, 0x7F	; 127
    1d9a:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR1A,COM1A0); break;
    1d9c:	af e4       	ldi	r26, 0x4F	; 79
    1d9e:	b0 e0       	ldi	r27, 0x00	; 0
    1da0:	ef e4       	ldi	r30, 0x4F	; 79
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	80 81       	ld	r24, Z
    1da6:	8f 7b       	andi	r24, 0xBF	; 191
    1da8:	8c 93       	st	X, r24
    1daa:	2c c0       	rjmp	.+88     	; 0x1e04 <TIMER1_initCTC+0xec>

    case TOGGLE_OC1:
    	CLEAR_BIT(TCCR1A,COM1A1);
    1dac:	af e4       	ldi	r26, 0x4F	; 79
    1dae:	b0 e0       	ldi	r27, 0x00	; 0
    1db0:	ef e4       	ldi	r30, 0x4F	; 79
    1db2:	f0 e0       	ldi	r31, 0x00	; 0
    1db4:	80 81       	ld	r24, Z
    1db6:	8f 77       	andi	r24, 0x7F	; 127
    1db8:	8c 93       	st	X, r24
    	SET_BIT(TCCR1A,COM1A0); break;
    1dba:	af e4       	ldi	r26, 0x4F	; 79
    1dbc:	b0 e0       	ldi	r27, 0x00	; 0
    1dbe:	ef e4       	ldi	r30, 0x4F	; 79
    1dc0:	f0 e0       	ldi	r31, 0x00	; 0
    1dc2:	80 81       	ld	r24, Z
    1dc4:	80 64       	ori	r24, 0x40	; 64
    1dc6:	8c 93       	st	X, r24
    1dc8:	1d c0       	rjmp	.+58     	; 0x1e04 <TIMER1_initCTC+0xec>

    case CLEAR_OC1:
    	SET_BIT(TCCR1A,COM1A1);
    1dca:	af e4       	ldi	r26, 0x4F	; 79
    1dcc:	b0 e0       	ldi	r27, 0x00	; 0
    1dce:	ef e4       	ldi	r30, 0x4F	; 79
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	80 81       	ld	r24, Z
    1dd4:	80 68       	ori	r24, 0x80	; 128
    1dd6:	8c 93       	st	X, r24
    	CLEAR_BIT(TCCR1A,COM1A0); break;
    1dd8:	af e4       	ldi	r26, 0x4F	; 79
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	ef e4       	ldi	r30, 0x4F	; 79
    1dde:	f0 e0       	ldi	r31, 0x00	; 0
    1de0:	80 81       	ld	r24, Z
    1de2:	8f 7b       	andi	r24, 0xBF	; 191
    1de4:	8c 93       	st	X, r24
    1de6:	0e c0       	rjmp	.+28     	; 0x1e04 <TIMER1_initCTC+0xec>

    case SET_OC1:
    	SET_BIT(TCCR1A,COM1A1);
    1de8:	af e4       	ldi	r26, 0x4F	; 79
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	ef e4       	ldi	r30, 0x4F	; 79
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	80 68       	ori	r24, 0x80	; 128
    1df4:	8c 93       	st	X, r24
    	SET_BIT(TCCR1A,COM1A0); break;
    1df6:	af e4       	ldi	r26, 0x4F	; 79
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	ef e4       	ldi	r30, 0x4F	; 79
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	80 64       	ori	r24, 0x40	; 64
    1e02:	8c 93       	st	X, r24
    }

    SET_BIT(TIMSK, OCIE1A); // Enable compare A interrupt
    1e04:	a9 e5       	ldi	r26, 0x59	; 89
    1e06:	b0 e0       	ldi	r27, 0x00	; 0
    1e08:	e9 e5       	ldi	r30, 0x59	; 89
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	80 61       	ori	r24, 0x10	; 16
    1e10:	8c 93       	st	X, r24
    TIMER1_clockSelect(clk);
    1e12:	8a 81       	ldd	r24, Y+2	; 0x02
    1e14:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <TIMER1_clockSelect>
}
    1e18:	26 96       	adiw	r28, 0x06	; 6
    1e1a:	0f b6       	in	r0, 0x3f	; 63
    1e1c:	f8 94       	cli
    1e1e:	de bf       	out	0x3e, r29	; 62
    1e20:	0f be       	out	0x3f, r0	; 63
    1e22:	cd bf       	out	0x3d, r28	; 61
    1e24:	cf 91       	pop	r28
    1e26:	df 91       	pop	r29
    1e28:	08 95       	ret

00001e2a <TIMER1_initFastPWM_ICR1>:

void TIMER1_initFastPWM_ICR1(TIMER1_PWM_MODE_SELECT mode, TIMER1_CLOCK_SELECT clk, u16 top){
    1e2a:	df 93       	push	r29
    1e2c:	cf 93       	push	r28
    1e2e:	00 d0       	rcall	.+0      	; 0x1e30 <TIMER1_initFastPWM_ICR1+0x6>
    1e30:	00 d0       	rcall	.+0      	; 0x1e32 <TIMER1_initFastPWM_ICR1+0x8>
    1e32:	00 d0       	rcall	.+0      	; 0x1e34 <TIMER1_initFastPWM_ICR1+0xa>
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
    1e38:	89 83       	std	Y+1, r24	; 0x01
    1e3a:	6a 83       	std	Y+2, r22	; 0x02
    1e3c:	5c 83       	std	Y+4, r21	; 0x04
    1e3e:	4b 83       	std	Y+3, r20	; 0x03
    // Fast PWM, ICR1 as TOP (WGM13:0 = 1110)
    TCCR1A = (1<<WGM11);
    1e40:	ef e4       	ldi	r30, 0x4F	; 79
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	82 e0       	ldi	r24, 0x02	; 2
    1e46:	80 83       	st	Z, r24
    TCCR1B = (1<<WGM12) | (1<<WGM13);
    1e48:	ee e4       	ldi	r30, 0x4E	; 78
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	88 e1       	ldi	r24, 0x18	; 24
    1e4e:	80 83       	st	Z, r24

    ICR1 = top;
    1e50:	e6 e4       	ldi	r30, 0x46	; 70
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	8b 81       	ldd	r24, Y+3	; 0x03
    1e56:	9c 81       	ldd	r25, Y+4	; 0x04
    1e58:	91 83       	std	Z+1, r25	; 0x01
    1e5a:	80 83       	st	Z, r24
    OCR1A = 0;
    1e5c:	ea e4       	ldi	r30, 0x4A	; 74
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	11 82       	std	Z+1, r1	; 0x01
    1e62:	10 82       	st	Z, r1
    OCR1B = 0;
    1e64:	e8 e4       	ldi	r30, 0x48	; 72
    1e66:	f0 e0       	ldi	r31, 0x00	; 0
    1e68:	11 82       	std	Z+1, r1	; 0x01
    1e6a:	10 82       	st	Z, r1

    switch(mode){
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	28 2f       	mov	r18, r24
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	3e 83       	std	Y+6, r19	; 0x06
    1e74:	2d 83       	std	Y+5, r18	; 0x05
    1e76:	8d 81       	ldd	r24, Y+5	; 0x05
    1e78:	9e 81       	ldd	r25, Y+6	; 0x06
    1e7a:	00 97       	sbiw	r24, 0x00	; 0
    1e7c:	31 f0       	breq	.+12     	; 0x1e8a <TIMER1_initFastPWM_ICR1+0x60>
    1e7e:	2d 81       	ldd	r18, Y+5	; 0x05
    1e80:	3e 81       	ldd	r19, Y+6	; 0x06
    1e82:	21 30       	cpi	r18, 0x01	; 1
    1e84:	31 05       	cpc	r19, r1
    1e86:	f1 f0       	breq	.+60     	; 0x1ec4 <TIMER1_initFastPWM_ICR1+0x9a>
    1e88:	39 c0       	rjmp	.+114    	; 0x1efc <TIMER1_initFastPWM_ICR1+0xd2>
    case T1_NON_INVERTING:
        SET_BIT(TCCR1A, COM1A1);
    1e8a:	af e4       	ldi	r26, 0x4F	; 79
    1e8c:	b0 e0       	ldi	r27, 0x00	; 0
    1e8e:	ef e4       	ldi	r30, 0x4F	; 79
    1e90:	f0 e0       	ldi	r31, 0x00	; 0
    1e92:	80 81       	ld	r24, Z
    1e94:	80 68       	ori	r24, 0x80	; 128
    1e96:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR1A, COM1A0);
    1e98:	af e4       	ldi	r26, 0x4F	; 79
    1e9a:	b0 e0       	ldi	r27, 0x00	; 0
    1e9c:	ef e4       	ldi	r30, 0x4F	; 79
    1e9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ea0:	80 81       	ld	r24, Z
    1ea2:	8f 7b       	andi	r24, 0xBF	; 191
    1ea4:	8c 93       	st	X, r24
        SET_BIT(TCCR1A, COM1B1);
    1ea6:	af e4       	ldi	r26, 0x4F	; 79
    1ea8:	b0 e0       	ldi	r27, 0x00	; 0
    1eaa:	ef e4       	ldi	r30, 0x4F	; 79
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	80 62       	ori	r24, 0x20	; 32
    1eb2:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR1A, COM1B0);  break;
    1eb4:	af e4       	ldi	r26, 0x4F	; 79
    1eb6:	b0 e0       	ldi	r27, 0x00	; 0
    1eb8:	ef e4       	ldi	r30, 0x4F	; 79
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	80 81       	ld	r24, Z
    1ebe:	8f 7e       	andi	r24, 0xEF	; 239
    1ec0:	8c 93       	st	X, r24
    1ec2:	1c c0       	rjmp	.+56     	; 0x1efc <TIMER1_initFastPWM_ICR1+0xd2>

    case T1_INVERTING:
        SET_BIT(TCCR1A, COM1A1);
    1ec4:	af e4       	ldi	r26, 0x4F	; 79
    1ec6:	b0 e0       	ldi	r27, 0x00	; 0
    1ec8:	ef e4       	ldi	r30, 0x4F	; 79
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	80 81       	ld	r24, Z
    1ece:	80 68       	ori	r24, 0x80	; 128
    1ed0:	8c 93       	st	X, r24
        SET_BIT(TCCR1A, COM1A0);
    1ed2:	af e4       	ldi	r26, 0x4F	; 79
    1ed4:	b0 e0       	ldi	r27, 0x00	; 0
    1ed6:	ef e4       	ldi	r30, 0x4F	; 79
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	80 64       	ori	r24, 0x40	; 64
    1ede:	8c 93       	st	X, r24
        SET_BIT(TCCR1A, COM1B1);
    1ee0:	af e4       	ldi	r26, 0x4F	; 79
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	ef e4       	ldi	r30, 0x4F	; 79
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	80 62       	ori	r24, 0x20	; 32
    1eec:	8c 93       	st	X, r24
        SET_BIT(TCCR1A, COM1B0);    break;
    1eee:	af e4       	ldi	r26, 0x4F	; 79
    1ef0:	b0 e0       	ldi	r27, 0x00	; 0
    1ef2:	ef e4       	ldi	r30, 0x4F	; 79
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	80 81       	ld	r24, Z
    1ef8:	80 61       	ori	r24, 0x10	; 16
    1efa:	8c 93       	st	X, r24
    }

    TIMER1_clockSelect(clk);
    1efc:	8a 81       	ldd	r24, Y+2	; 0x02
    1efe:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <TIMER1_clockSelect>
}
    1f02:	26 96       	adiw	r28, 0x06	; 6
    1f04:	0f b6       	in	r0, 0x3f	; 63
    1f06:	f8 94       	cli
    1f08:	de bf       	out	0x3e, r29	; 62
    1f0a:	0f be       	out	0x3f, r0	; 63
    1f0c:	cd bf       	out	0x3d, r28	; 61
    1f0e:	cf 91       	pop	r28
    1f10:	df 91       	pop	r29
    1f12:	08 95       	ret

00001f14 <TIMER1_setDutyCycleA>:

void TIMER1_setDutyCycleA(u16 duty){
    1f14:	df 93       	push	r29
    1f16:	cf 93       	push	r28
    1f18:	00 d0       	rcall	.+0      	; 0x1f1a <TIMER1_setDutyCycleA+0x6>
    1f1a:	cd b7       	in	r28, 0x3d	; 61
    1f1c:	de b7       	in	r29, 0x3e	; 62
    1f1e:	9a 83       	std	Y+2, r25	; 0x02
    1f20:	89 83       	std	Y+1, r24	; 0x01
    OCR1A = duty;
    1f22:	ea e4       	ldi	r30, 0x4A	; 74
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	89 81       	ldd	r24, Y+1	; 0x01
    1f28:	9a 81       	ldd	r25, Y+2	; 0x02
    1f2a:	91 83       	std	Z+1, r25	; 0x01
    1f2c:	80 83       	st	Z, r24
}
    1f2e:	0f 90       	pop	r0
    1f30:	0f 90       	pop	r0
    1f32:	cf 91       	pop	r28
    1f34:	df 91       	pop	r29
    1f36:	08 95       	ret

00001f38 <TIMER1_setDutyCycleB>:

void TIMER1_setDutyCycleB(u16 duty){
    1f38:	df 93       	push	r29
    1f3a:	cf 93       	push	r28
    1f3c:	00 d0       	rcall	.+0      	; 0x1f3e <TIMER1_setDutyCycleB+0x6>
    1f3e:	cd b7       	in	r28, 0x3d	; 61
    1f40:	de b7       	in	r29, 0x3e	; 62
    1f42:	9a 83       	std	Y+2, r25	; 0x02
    1f44:	89 83       	std	Y+1, r24	; 0x01
    OCR1B = duty;
    1f46:	e8 e4       	ldi	r30, 0x48	; 72
    1f48:	f0 e0       	ldi	r31, 0x00	; 0
    1f4a:	89 81       	ldd	r24, Y+1	; 0x01
    1f4c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f4e:	91 83       	std	Z+1, r25	; 0x01
    1f50:	80 83       	st	Z, r24
}
    1f52:	0f 90       	pop	r0
    1f54:	0f 90       	pop	r0
    1f56:	cf 91       	pop	r28
    1f58:	df 91       	pop	r29
    1f5a:	08 95       	ret

00001f5c <TIMER1_OF_setCallback>:

// Callback setters
void TIMER1_OF_setCallback(void (*cb)(void)){
    1f5c:	df 93       	push	r29
    1f5e:	cf 93       	push	r28
    1f60:	00 d0       	rcall	.+0      	; 0x1f62 <TIMER1_OF_setCallback+0x6>
    1f62:	cd b7       	in	r28, 0x3d	; 61
    1f64:	de b7       	in	r29, 0x3e	; 62
    1f66:	9a 83       	std	Y+2, r25	; 0x02
    1f68:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_OF_cb = cb;
    1f6a:	89 81       	ldd	r24, Y+1	; 0x01
    1f6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f6e:	90 93 cc 01 	sts	0x01CC, r25
    1f72:	80 93 cb 01 	sts	0x01CB, r24
}
    1f76:	0f 90       	pop	r0
    1f78:	0f 90       	pop	r0
    1f7a:	cf 91       	pop	r28
    1f7c:	df 91       	pop	r29
    1f7e:	08 95       	ret

00001f80 <TIMER1_OC_A_setCallback>:

void TIMER1_OC_A_setCallback(void (*cb)(void)){
    1f80:	df 93       	push	r29
    1f82:	cf 93       	push	r28
    1f84:	00 d0       	rcall	.+0      	; 0x1f86 <TIMER1_OC_A_setCallback+0x6>
    1f86:	cd b7       	in	r28, 0x3d	; 61
    1f88:	de b7       	in	r29, 0x3e	; 62
    1f8a:	9a 83       	std	Y+2, r25	; 0x02
    1f8c:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_OC_A_cb = cb;
    1f8e:	89 81       	ldd	r24, Y+1	; 0x01
    1f90:	9a 81       	ldd	r25, Y+2	; 0x02
    1f92:	90 93 ce 01 	sts	0x01CE, r25
    1f96:	80 93 cd 01 	sts	0x01CD, r24
}
    1f9a:	0f 90       	pop	r0
    1f9c:	0f 90       	pop	r0
    1f9e:	cf 91       	pop	r28
    1fa0:	df 91       	pop	r29
    1fa2:	08 95       	ret

00001fa4 <TIMER1_OC_B_setCallback>:

void TIMER1_OC_B_setCallback(void (*cb)(void)){
    1fa4:	df 93       	push	r29
    1fa6:	cf 93       	push	r28
    1fa8:	00 d0       	rcall	.+0      	; 0x1faa <TIMER1_OC_B_setCallback+0x6>
    1faa:	cd b7       	in	r28, 0x3d	; 61
    1fac:	de b7       	in	r29, 0x3e	; 62
    1fae:	9a 83       	std	Y+2, r25	; 0x02
    1fb0:	89 83       	std	Y+1, r24	; 0x01
	TIMER1_OC_B_cb = cb;
    1fb2:	89 81       	ldd	r24, Y+1	; 0x01
    1fb4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb6:	90 93 d0 01 	sts	0x01D0, r25
    1fba:	80 93 cf 01 	sts	0x01CF, r24
}
    1fbe:	0f 90       	pop	r0
    1fc0:	0f 90       	pop	r0
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <__vector_9>:

// ISR
ISR(TIMER1_OVF_vect){
    1fc8:	1f 92       	push	r1
    1fca:	0f 92       	push	r0
    1fcc:	0f b6       	in	r0, 0x3f	; 63
    1fce:	0f 92       	push	r0
    1fd0:	11 24       	eor	r1, r1
    1fd2:	2f 93       	push	r18
    1fd4:	3f 93       	push	r19
    1fd6:	4f 93       	push	r20
    1fd8:	5f 93       	push	r21
    1fda:	6f 93       	push	r22
    1fdc:	7f 93       	push	r23
    1fde:	8f 93       	push	r24
    1fe0:	9f 93       	push	r25
    1fe2:	af 93       	push	r26
    1fe4:	bf 93       	push	r27
    1fe6:	ef 93       	push	r30
    1fe8:	ff 93       	push	r31
    1fea:	df 93       	push	r29
    1fec:	cf 93       	push	r28
    1fee:	cd b7       	in	r28, 0x3d	; 61
    1ff0:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_OF_cb) TIMER1_OF_cb();
    1ff2:	80 91 cb 01 	lds	r24, 0x01CB
    1ff6:	90 91 cc 01 	lds	r25, 0x01CC
    1ffa:	00 97       	sbiw	r24, 0x00	; 0
    1ffc:	29 f0       	breq	.+10     	; 0x2008 <__vector_9+0x40>
    1ffe:	e0 91 cb 01 	lds	r30, 0x01CB
    2002:	f0 91 cc 01 	lds	r31, 0x01CC
    2006:	09 95       	icall
}
    2008:	cf 91       	pop	r28
    200a:	df 91       	pop	r29
    200c:	ff 91       	pop	r31
    200e:	ef 91       	pop	r30
    2010:	bf 91       	pop	r27
    2012:	af 91       	pop	r26
    2014:	9f 91       	pop	r25
    2016:	8f 91       	pop	r24
    2018:	7f 91       	pop	r23
    201a:	6f 91       	pop	r22
    201c:	5f 91       	pop	r21
    201e:	4f 91       	pop	r20
    2020:	3f 91       	pop	r19
    2022:	2f 91       	pop	r18
    2024:	0f 90       	pop	r0
    2026:	0f be       	out	0x3f, r0	; 63
    2028:	0f 90       	pop	r0
    202a:	1f 90       	pop	r1
    202c:	18 95       	reti

0000202e <__vector_7>:

ISR(TIMER1_COMPA_vect){
    202e:	1f 92       	push	r1
    2030:	0f 92       	push	r0
    2032:	0f b6       	in	r0, 0x3f	; 63
    2034:	0f 92       	push	r0
    2036:	11 24       	eor	r1, r1
    2038:	2f 93       	push	r18
    203a:	3f 93       	push	r19
    203c:	4f 93       	push	r20
    203e:	5f 93       	push	r21
    2040:	6f 93       	push	r22
    2042:	7f 93       	push	r23
    2044:	8f 93       	push	r24
    2046:	9f 93       	push	r25
    2048:	af 93       	push	r26
    204a:	bf 93       	push	r27
    204c:	ef 93       	push	r30
    204e:	ff 93       	push	r31
    2050:	df 93       	push	r29
    2052:	cf 93       	push	r28
    2054:	cd b7       	in	r28, 0x3d	; 61
    2056:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_OC_A_cb) TIMER1_OC_A_cb();
    2058:	80 91 cd 01 	lds	r24, 0x01CD
    205c:	90 91 ce 01 	lds	r25, 0x01CE
    2060:	00 97       	sbiw	r24, 0x00	; 0
    2062:	29 f0       	breq	.+10     	; 0x206e <__vector_7+0x40>
    2064:	e0 91 cd 01 	lds	r30, 0x01CD
    2068:	f0 91 ce 01 	lds	r31, 0x01CE
    206c:	09 95       	icall
}
    206e:	cf 91       	pop	r28
    2070:	df 91       	pop	r29
    2072:	ff 91       	pop	r31
    2074:	ef 91       	pop	r30
    2076:	bf 91       	pop	r27
    2078:	af 91       	pop	r26
    207a:	9f 91       	pop	r25
    207c:	8f 91       	pop	r24
    207e:	7f 91       	pop	r23
    2080:	6f 91       	pop	r22
    2082:	5f 91       	pop	r21
    2084:	4f 91       	pop	r20
    2086:	3f 91       	pop	r19
    2088:	2f 91       	pop	r18
    208a:	0f 90       	pop	r0
    208c:	0f be       	out	0x3f, r0	; 63
    208e:	0f 90       	pop	r0
    2090:	1f 90       	pop	r1
    2092:	18 95       	reti

00002094 <__vector_8>:

ISR(TIMER1_COMPB_vect){
    2094:	1f 92       	push	r1
    2096:	0f 92       	push	r0
    2098:	0f b6       	in	r0, 0x3f	; 63
    209a:	0f 92       	push	r0
    209c:	11 24       	eor	r1, r1
    209e:	2f 93       	push	r18
    20a0:	3f 93       	push	r19
    20a2:	4f 93       	push	r20
    20a4:	5f 93       	push	r21
    20a6:	6f 93       	push	r22
    20a8:	7f 93       	push	r23
    20aa:	8f 93       	push	r24
    20ac:	9f 93       	push	r25
    20ae:	af 93       	push	r26
    20b0:	bf 93       	push	r27
    20b2:	ef 93       	push	r30
    20b4:	ff 93       	push	r31
    20b6:	df 93       	push	r29
    20b8:	cf 93       	push	r28
    20ba:	cd b7       	in	r28, 0x3d	; 61
    20bc:	de b7       	in	r29, 0x3e	; 62
	if(TIMER1_OC_B_cb) TIMER1_OC_B_cb();
    20be:	80 91 cf 01 	lds	r24, 0x01CF
    20c2:	90 91 d0 01 	lds	r25, 0x01D0
    20c6:	00 97       	sbiw	r24, 0x00	; 0
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__vector_8+0x40>
    20ca:	e0 91 cf 01 	lds	r30, 0x01CF
    20ce:	f0 91 d0 01 	lds	r31, 0x01D0
    20d2:	09 95       	icall
}
    20d4:	cf 91       	pop	r28
    20d6:	df 91       	pop	r29
    20d8:	ff 91       	pop	r31
    20da:	ef 91       	pop	r30
    20dc:	bf 91       	pop	r27
    20de:	af 91       	pop	r26
    20e0:	9f 91       	pop	r25
    20e2:	8f 91       	pop	r24
    20e4:	7f 91       	pop	r23
    20e6:	6f 91       	pop	r22
    20e8:	5f 91       	pop	r21
    20ea:	4f 91       	pop	r20
    20ec:	3f 91       	pop	r19
    20ee:	2f 91       	pop	r18
    20f0:	0f 90       	pop	r0
    20f2:	0f be       	out	0x3f, r0	; 63
    20f4:	0f 90       	pop	r0
    20f6:	1f 90       	pop	r1
    20f8:	18 95       	reti

000020fa <TIMER0_clockSelect>:

/*
 * 	NO_CLOCK, NO_PRESCALER, PRESCALER_8, PRESCALER_64, PRESCALER_256,PRESCALER_1024
 *
 */
void TIMER0_clockSelect(TIMER0_CLOCK_SELECT clock){
    20fa:	df 93       	push	r29
    20fc:	cf 93       	push	r28
    20fe:	00 d0       	rcall	.+0      	; 0x2100 <TIMER0_clockSelect+0x6>
    2100:	0f 92       	push	r0
    2102:	cd b7       	in	r28, 0x3d	; 61
    2104:	de b7       	in	r29, 0x3e	; 62
    2106:	89 83       	std	Y+1, r24	; 0x01
	switch(clock){
    2108:	89 81       	ldd	r24, Y+1	; 0x01
    210a:	28 2f       	mov	r18, r24
    210c:	30 e0       	ldi	r19, 0x00	; 0
    210e:	3b 83       	std	Y+3, r19	; 0x03
    2110:	2a 83       	std	Y+2, r18	; 0x02
    2112:	8a 81       	ldd	r24, Y+2	; 0x02
    2114:	9b 81       	ldd	r25, Y+3	; 0x03
    2116:	82 30       	cpi	r24, 0x02	; 2
    2118:	91 05       	cpc	r25, r1
    211a:	09 f4       	brne	.+2      	; 0x211e <TIMER0_clockSelect+0x24>
    211c:	4e c0       	rjmp	.+156    	; 0x21ba <TIMER0_clockSelect+0xc0>
    211e:	2a 81       	ldd	r18, Y+2	; 0x02
    2120:	3b 81       	ldd	r19, Y+3	; 0x03
    2122:	23 30       	cpi	r18, 0x03	; 3
    2124:	31 05       	cpc	r19, r1
    2126:	54 f4       	brge	.+20     	; 0x213c <TIMER0_clockSelect+0x42>
    2128:	8a 81       	ldd	r24, Y+2	; 0x02
    212a:	9b 81       	ldd	r25, Y+3	; 0x03
    212c:	00 97       	sbiw	r24, 0x00	; 0
    212e:	c9 f0       	breq	.+50     	; 0x2162 <TIMER0_clockSelect+0x68>
    2130:	2a 81       	ldd	r18, Y+2	; 0x02
    2132:	3b 81       	ldd	r19, Y+3	; 0x03
    2134:	21 30       	cpi	r18, 0x01	; 1
    2136:	31 05       	cpc	r19, r1
    2138:	51 f1       	breq	.+84     	; 0x218e <TIMER0_clockSelect+0x94>
    213a:	96 c0       	rjmp	.+300    	; 0x2268 <TIMER0_clockSelect+0x16e>
    213c:	8a 81       	ldd	r24, Y+2	; 0x02
    213e:	9b 81       	ldd	r25, Y+3	; 0x03
    2140:	84 30       	cpi	r24, 0x04	; 4
    2142:	91 05       	cpc	r25, r1
    2144:	09 f4       	brne	.+2      	; 0x2148 <TIMER0_clockSelect+0x4e>
    2146:	65 c0       	rjmp	.+202    	; 0x2212 <TIMER0_clockSelect+0x118>
    2148:	2a 81       	ldd	r18, Y+2	; 0x02
    214a:	3b 81       	ldd	r19, Y+3	; 0x03
    214c:	24 30       	cpi	r18, 0x04	; 4
    214e:	31 05       	cpc	r19, r1
    2150:	0c f4       	brge	.+2      	; 0x2154 <TIMER0_clockSelect+0x5a>
    2152:	49 c0       	rjmp	.+146    	; 0x21e6 <TIMER0_clockSelect+0xec>
    2154:	8a 81       	ldd	r24, Y+2	; 0x02
    2156:	9b 81       	ldd	r25, Y+3	; 0x03
    2158:	85 30       	cpi	r24, 0x05	; 5
    215a:	91 05       	cpc	r25, r1
    215c:	09 f4       	brne	.+2      	; 0x2160 <TIMER0_clockSelect+0x66>
    215e:	6f c0       	rjmp	.+222    	; 0x223e <TIMER0_clockSelect+0x144>
    2160:	83 c0       	rjmp	.+262    	; 0x2268 <TIMER0_clockSelect+0x16e>
	case T0_NO_CLOCK:
		CLEAR_BIT(TCCR0, CS02);
    2162:	a3 e5       	ldi	r26, 0x53	; 83
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	e3 e5       	ldi	r30, 0x53	; 83
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	8b 7f       	andi	r24, 0xFB	; 251
    216e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS01);
    2170:	a3 e5       	ldi	r26, 0x53	; 83
    2172:	b0 e0       	ldi	r27, 0x00	; 0
    2174:	e3 e5       	ldi	r30, 0x53	; 83
    2176:	f0 e0       	ldi	r31, 0x00	; 0
    2178:	80 81       	ld	r24, Z
    217a:	8d 7f       	andi	r24, 0xFD	; 253
    217c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS00);
    217e:	a3 e5       	ldi	r26, 0x53	; 83
    2180:	b0 e0       	ldi	r27, 0x00	; 0
    2182:	e3 e5       	ldi	r30, 0x53	; 83
    2184:	f0 e0       	ldi	r31, 0x00	; 0
    2186:	80 81       	ld	r24, Z
    2188:	8e 7f       	andi	r24, 0xFE	; 254
    218a:	8c 93       	st	X, r24
    218c:	6d c0       	rjmp	.+218    	; 0x2268 <TIMER0_clockSelect+0x16e>
		break;
	case T0_NO_PRESCALER:
		CLEAR_BIT(TCCR0, CS02);
    218e:	a3 e5       	ldi	r26, 0x53	; 83
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e3 e5       	ldi	r30, 0x53	; 83
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	8b 7f       	andi	r24, 0xFB	; 251
    219a:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS01);
    219c:	a3 e5       	ldi	r26, 0x53	; 83
    219e:	b0 e0       	ldi	r27, 0x00	; 0
    21a0:	e3 e5       	ldi	r30, 0x53	; 83
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	80 81       	ld	r24, Z
    21a6:	8d 7f       	andi	r24, 0xFD	; 253
    21a8:	8c 93       	st	X, r24
		SET_BIT(TCCR0, CS00);
    21aa:	a3 e5       	ldi	r26, 0x53	; 83
    21ac:	b0 e0       	ldi	r27, 0x00	; 0
    21ae:	e3 e5       	ldi	r30, 0x53	; 83
    21b0:	f0 e0       	ldi	r31, 0x00	; 0
    21b2:	80 81       	ld	r24, Z
    21b4:	81 60       	ori	r24, 0x01	; 1
    21b6:	8c 93       	st	X, r24
    21b8:	57 c0       	rjmp	.+174    	; 0x2268 <TIMER0_clockSelect+0x16e>
		break;

	case T0_PRESCALER_8:
		CLEAR_BIT(TCCR0, CS02);
    21ba:	a3 e5       	ldi	r26, 0x53	; 83
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e3 e5       	ldi	r30, 0x53	; 83
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	80 81       	ld	r24, Z
    21c4:	8b 7f       	andi	r24, 0xFB	; 251
    21c6:	8c 93       	st	X, r24
		SET_BIT(TCCR0, CS01);
    21c8:	a3 e5       	ldi	r26, 0x53	; 83
    21ca:	b0 e0       	ldi	r27, 0x00	; 0
    21cc:	e3 e5       	ldi	r30, 0x53	; 83
    21ce:	f0 e0       	ldi	r31, 0x00	; 0
    21d0:	80 81       	ld	r24, Z
    21d2:	82 60       	ori	r24, 0x02	; 2
    21d4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS00);
    21d6:	a3 e5       	ldi	r26, 0x53	; 83
    21d8:	b0 e0       	ldi	r27, 0x00	; 0
    21da:	e3 e5       	ldi	r30, 0x53	; 83
    21dc:	f0 e0       	ldi	r31, 0x00	; 0
    21de:	80 81       	ld	r24, Z
    21e0:	8e 7f       	andi	r24, 0xFE	; 254
    21e2:	8c 93       	st	X, r24
    21e4:	41 c0       	rjmp	.+130    	; 0x2268 <TIMER0_clockSelect+0x16e>
		break;

	case T0_PRESCALER_64:
		CLEAR_BIT(TCCR0, CS02);
    21e6:	a3 e5       	ldi	r26, 0x53	; 83
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	e3 e5       	ldi	r30, 0x53	; 83
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	8b 7f       	andi	r24, 0xFB	; 251
    21f2:	8c 93       	st	X, r24
		SET_BIT(TCCR0, CS01);
    21f4:	a3 e5       	ldi	r26, 0x53	; 83
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	e3 e5       	ldi	r30, 0x53	; 83
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 81       	ld	r24, Z
    21fe:	82 60       	ori	r24, 0x02	; 2
    2200:	8c 93       	st	X, r24
		SET_BIT(TCCR0, CS00);
    2202:	a3 e5       	ldi	r26, 0x53	; 83
    2204:	b0 e0       	ldi	r27, 0x00	; 0
    2206:	e3 e5       	ldi	r30, 0x53	; 83
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	80 81       	ld	r24, Z
    220c:	81 60       	ori	r24, 0x01	; 1
    220e:	8c 93       	st	X, r24
    2210:	2b c0       	rjmp	.+86     	; 0x2268 <TIMER0_clockSelect+0x16e>
		break;

	case T0_PRESCALER_256:
		SET_BIT(TCCR0, CS02);
    2212:	a3 e5       	ldi	r26, 0x53	; 83
    2214:	b0 e0       	ldi	r27, 0x00	; 0
    2216:	e3 e5       	ldi	r30, 0x53	; 83
    2218:	f0 e0       	ldi	r31, 0x00	; 0
    221a:	80 81       	ld	r24, Z
    221c:	84 60       	ori	r24, 0x04	; 4
    221e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS01);
    2220:	a3 e5       	ldi	r26, 0x53	; 83
    2222:	b0 e0       	ldi	r27, 0x00	; 0
    2224:	e3 e5       	ldi	r30, 0x53	; 83
    2226:	f0 e0       	ldi	r31, 0x00	; 0
    2228:	80 81       	ld	r24, Z
    222a:	8d 7f       	andi	r24, 0xFD	; 253
    222c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS00);
    222e:	a3 e5       	ldi	r26, 0x53	; 83
    2230:	b0 e0       	ldi	r27, 0x00	; 0
    2232:	e3 e5       	ldi	r30, 0x53	; 83
    2234:	f0 e0       	ldi	r31, 0x00	; 0
    2236:	80 81       	ld	r24, Z
    2238:	8e 7f       	andi	r24, 0xFE	; 254
    223a:	8c 93       	st	X, r24
    223c:	15 c0       	rjmp	.+42     	; 0x2268 <TIMER0_clockSelect+0x16e>
		break;

	case T0_PRESCALER_1024:
		SET_BIT(TCCR0, CS02);
    223e:	a3 e5       	ldi	r26, 0x53	; 83
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	e3 e5       	ldi	r30, 0x53	; 83
    2244:	f0 e0       	ldi	r31, 0x00	; 0
    2246:	80 81       	ld	r24, Z
    2248:	84 60       	ori	r24, 0x04	; 4
    224a:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, CS01);
    224c:	a3 e5       	ldi	r26, 0x53	; 83
    224e:	b0 e0       	ldi	r27, 0x00	; 0
    2250:	e3 e5       	ldi	r30, 0x53	; 83
    2252:	f0 e0       	ldi	r31, 0x00	; 0
    2254:	80 81       	ld	r24, Z
    2256:	8d 7f       	andi	r24, 0xFD	; 253
    2258:	8c 93       	st	X, r24
		SET_BIT(TCCR0, CS00);
    225a:	a3 e5       	ldi	r26, 0x53	; 83
    225c:	b0 e0       	ldi	r27, 0x00	; 0
    225e:	e3 e5       	ldi	r30, 0x53	; 83
    2260:	f0 e0       	ldi	r31, 0x00	; 0
    2262:	80 81       	ld	r24, Z
    2264:	81 60       	ori	r24, 0x01	; 1
    2266:	8c 93       	st	X, r24
		break;
	}
}
    2268:	0f 90       	pop	r0
    226a:	0f 90       	pop	r0
    226c:	0f 90       	pop	r0
    226e:	cf 91       	pop	r28
    2270:	df 91       	pop	r29
    2272:	08 95       	ret

00002274 <TIMER0_OF_init>:

void TIMER0_OF_init(TIMER0_CLOCK_SELECT clock){
    2274:	df 93       	push	r29
    2276:	cf 93       	push	r28
    2278:	0f 92       	push	r0
    227a:	cd b7       	in	r28, 0x3d	; 61
    227c:	de b7       	in	r29, 0x3e	; 62
    227e:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = TIMER0_PRELOAD;
    2280:	e2 e5       	ldi	r30, 0x52	; 82
    2282:	f0 e0       	ldi	r31, 0x00	; 0
    2284:	10 82       	st	Z, r1
	SET_BIT(TCCR0, FOC0);
    2286:	a3 e5       	ldi	r26, 0x53	; 83
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e3 e5       	ldi	r30, 0x53	; 83
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	80 81       	ld	r24, Z
    2290:	80 68       	ori	r24, 0x80	; 128
    2292:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, WGM01);
    2294:	a3 e5       	ldi	r26, 0x53	; 83
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	e3 e5       	ldi	r30, 0x53	; 83
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	80 81       	ld	r24, Z
    229e:	87 7f       	andi	r24, 0xF7	; 247
    22a0:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, WGM00);
    22a2:	a3 e5       	ldi	r26, 0x53	; 83
    22a4:	b0 e0       	ldi	r27, 0x00	; 0
    22a6:	e3 e5       	ldi	r30, 0x53	; 83
    22a8:	f0 e0       	ldi	r31, 0x00	; 0
    22aa:	80 81       	ld	r24, Z
    22ac:	8f 7b       	andi	r24, 0xBF	; 191
    22ae:	8c 93       	st	X, r24

	TIMER0_clockSelect(clock);
    22b0:	89 81       	ldd	r24, Y+1	; 0x01
    22b2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <TIMER0_clockSelect>

#if (TIMER0_OF_INTERRUPT_ENABLE == True)
	SET_BIT(TIMSK, TOIE0);
    22b6:	a9 e5       	ldi	r26, 0x59	; 89
    22b8:	b0 e0       	ldi	r27, 0x00	; 0
    22ba:	e9 e5       	ldi	r30, 0x59	; 89
    22bc:	f0 e0       	ldi	r31, 0x00	; 0
    22be:	80 81       	ld	r24, Z
    22c0:	81 60       	ori	r24, 0x01	; 1
    22c2:	8c 93       	st	X, r24
	EXT_interrupt_GIE_state(ENABLE);
    22c4:	81 e0       	ldi	r24, 0x01	; 1
    22c6:	0e 94 67 15 	call	0x2ace	; 0x2ace <EXT_interrupt_GIE_state>
	while( BIT_IS_CLEAR(TIFR, TOV0) );
	SET_BIT(TIFR, TOV0);
	TCNT0 = 0;
#endif

}
    22ca:	0f 90       	pop	r0
    22cc:	cf 91       	pop	r28
    22ce:	df 91       	pop	r29
    22d0:	08 95       	ret

000022d2 <TIMER0_CTC_init>:

void TIMER0_CTC_init(TIMER0_CTC_MODE_SELECT mode, TIMER0_CLOCK_SELECT clock, u8 compValue){
    22d2:	df 93       	push	r29
    22d4:	cf 93       	push	r28
    22d6:	00 d0       	rcall	.+0      	; 0x22d8 <TIMER0_CTC_init+0x6>
    22d8:	00 d0       	rcall	.+0      	; 0x22da <TIMER0_CTC_init+0x8>
    22da:	0f 92       	push	r0
    22dc:	cd b7       	in	r28, 0x3d	; 61
    22de:	de b7       	in	r29, 0x3e	; 62
    22e0:	89 83       	std	Y+1, r24	; 0x01
    22e2:	6a 83       	std	Y+2, r22	; 0x02
    22e4:	4b 83       	std	Y+3, r20	; 0x03

	TCNT0 = TIMER0_PRELOAD;
    22e6:	e2 e5       	ldi	r30, 0x52	; 82
    22e8:	f0 e0       	ldi	r31, 0x00	; 0
    22ea:	10 82       	st	Z, r1
	OCR0 = compValue;
    22ec:	ec e5       	ldi	r30, 0x5C	; 92
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	8b 81       	ldd	r24, Y+3	; 0x03
    22f2:	80 83       	st	Z, r24

	SET_BIT(TCCR0, FOC0);
    22f4:	a3 e5       	ldi	r26, 0x53	; 83
    22f6:	b0 e0       	ldi	r27, 0x00	; 0
    22f8:	e3 e5       	ldi	r30, 0x53	; 83
    22fa:	f0 e0       	ldi	r31, 0x00	; 0
    22fc:	80 81       	ld	r24, Z
    22fe:	80 68       	ori	r24, 0x80	; 128
    2300:	8c 93       	st	X, r24
	SET_BIT(TCCR0, WGM01);
    2302:	a3 e5       	ldi	r26, 0x53	; 83
    2304:	b0 e0       	ldi	r27, 0x00	; 0
    2306:	e3 e5       	ldi	r30, 0x53	; 83
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	80 81       	ld	r24, Z
    230c:	88 60       	ori	r24, 0x08	; 8
    230e:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, WGM00);
    2310:	a3 e5       	ldi	r26, 0x53	; 83
    2312:	b0 e0       	ldi	r27, 0x00	; 0
    2314:	e3 e5       	ldi	r30, 0x53	; 83
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	80 81       	ld	r24, Z
    231a:	8f 7b       	andi	r24, 0xBF	; 191
    231c:	8c 93       	st	X, r24

	switch(mode){
    231e:	89 81       	ldd	r24, Y+1	; 0x01
    2320:	28 2f       	mov	r18, r24
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	3d 83       	std	Y+5, r19	; 0x05
    2326:	2c 83       	std	Y+4, r18	; 0x04
    2328:	8c 81       	ldd	r24, Y+4	; 0x04
    232a:	9d 81       	ldd	r25, Y+5	; 0x05
    232c:	81 30       	cpi	r24, 0x01	; 1
    232e:	91 05       	cpc	r25, r1
    2330:	21 f1       	breq	.+72     	; 0x237a <TIMER0_CTC_init+0xa8>
    2332:	2c 81       	ldd	r18, Y+4	; 0x04
    2334:	3d 81       	ldd	r19, Y+5	; 0x05
    2336:	22 30       	cpi	r18, 0x02	; 2
    2338:	31 05       	cpc	r19, r1
    233a:	2c f4       	brge	.+10     	; 0x2346 <TIMER0_CTC_init+0x74>
    233c:	8c 81       	ldd	r24, Y+4	; 0x04
    233e:	9d 81       	ldd	r25, Y+5	; 0x05
    2340:	00 97       	sbiw	r24, 0x00	; 0
    2342:	61 f0       	breq	.+24     	; 0x235c <TIMER0_CTC_init+0x8a>
    2344:	46 c0       	rjmp	.+140    	; 0x23d2 <TIMER0_CTC_init+0x100>
    2346:	2c 81       	ldd	r18, Y+4	; 0x04
    2348:	3d 81       	ldd	r19, Y+5	; 0x05
    234a:	22 30       	cpi	r18, 0x02	; 2
    234c:	31 05       	cpc	r19, r1
    234e:	21 f1       	breq	.+72     	; 0x2398 <TIMER0_CTC_init+0xc6>
    2350:	8c 81       	ldd	r24, Y+4	; 0x04
    2352:	9d 81       	ldd	r25, Y+5	; 0x05
    2354:	83 30       	cpi	r24, 0x03	; 3
    2356:	91 05       	cpc	r25, r1
    2358:	71 f1       	breq	.+92     	; 0x23b6 <TIMER0_CTC_init+0xe4>
    235a:	3b c0       	rjmp	.+118    	; 0x23d2 <TIMER0_CTC_init+0x100>
	case OC0_CTC_NORTMAL:
		CLEAR_BIT(TCCR0, COM01);
    235c:	a3 e5       	ldi	r26, 0x53	; 83
    235e:	b0 e0       	ldi	r27, 0x00	; 0
    2360:	e3 e5       	ldi	r30, 0x53	; 83
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	80 81       	ld	r24, Z
    2366:	8f 7d       	andi	r24, 0xDF	; 223
    2368:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, COM00);
    236a:	a3 e5       	ldi	r26, 0x53	; 83
    236c:	b0 e0       	ldi	r27, 0x00	; 0
    236e:	e3 e5       	ldi	r30, 0x53	; 83
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	80 81       	ld	r24, Z
    2374:	8f 7e       	andi	r24, 0xEF	; 239
    2376:	8c 93       	st	X, r24
    2378:	2c c0       	rjmp	.+88     	; 0x23d2 <TIMER0_CTC_init+0x100>
		break;
	case TOGGLE_OC0:
		CLEAR_BIT(TCCR0, COM01);
    237a:	a3 e5       	ldi	r26, 0x53	; 83
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	e3 e5       	ldi	r30, 0x53	; 83
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	8f 7d       	andi	r24, 0xDF	; 223
    2386:	8c 93       	st	X, r24
		SET_BIT(TCCR0, COM00);
    2388:	a3 e5       	ldi	r26, 0x53	; 83
    238a:	b0 e0       	ldi	r27, 0x00	; 0
    238c:	e3 e5       	ldi	r30, 0x53	; 83
    238e:	f0 e0       	ldi	r31, 0x00	; 0
    2390:	80 81       	ld	r24, Z
    2392:	80 61       	ori	r24, 0x10	; 16
    2394:	8c 93       	st	X, r24
    2396:	1d c0       	rjmp	.+58     	; 0x23d2 <TIMER0_CTC_init+0x100>
		break;
	case CLEAR_OC0:
		SET_BIT(TCCR0, COM01);
    2398:	a3 e5       	ldi	r26, 0x53	; 83
    239a:	b0 e0       	ldi	r27, 0x00	; 0
    239c:	e3 e5       	ldi	r30, 0x53	; 83
    239e:	f0 e0       	ldi	r31, 0x00	; 0
    23a0:	80 81       	ld	r24, Z
    23a2:	80 62       	ori	r24, 0x20	; 32
    23a4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0, COM00);
    23a6:	a3 e5       	ldi	r26, 0x53	; 83
    23a8:	b0 e0       	ldi	r27, 0x00	; 0
    23aa:	e3 e5       	ldi	r30, 0x53	; 83
    23ac:	f0 e0       	ldi	r31, 0x00	; 0
    23ae:	80 81       	ld	r24, Z
    23b0:	8f 7e       	andi	r24, 0xEF	; 239
    23b2:	8c 93       	st	X, r24
    23b4:	0e c0       	rjmp	.+28     	; 0x23d2 <TIMER0_CTC_init+0x100>
		break;
	case SET_OC0:
		SET_BIT(TCCR0, COM01);
    23b6:	a3 e5       	ldi	r26, 0x53	; 83
    23b8:	b0 e0       	ldi	r27, 0x00	; 0
    23ba:	e3 e5       	ldi	r30, 0x53	; 83
    23bc:	f0 e0       	ldi	r31, 0x00	; 0
    23be:	80 81       	ld	r24, Z
    23c0:	80 62       	ori	r24, 0x20	; 32
    23c2:	8c 93       	st	X, r24
		SET_BIT(TCCR0, COM00);
    23c4:	a3 e5       	ldi	r26, 0x53	; 83
    23c6:	b0 e0       	ldi	r27, 0x00	; 0
    23c8:	e3 e5       	ldi	r30, 0x53	; 83
    23ca:	f0 e0       	ldi	r31, 0x00	; 0
    23cc:	80 81       	ld	r24, Z
    23ce:	80 61       	ori	r24, 0x10	; 16
    23d0:	8c 93       	st	X, r24
		break;
	}

	TIMER0_clockSelect(clock);
    23d2:	8a 81       	ldd	r24, Y+2	; 0x02
    23d4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <TIMER0_clockSelect>

#if(TIMER0_CTC_INTERRUPT_ENABLE == True)
	SET_BIT(TIMSK, OCIE0);
    23d8:	a9 e5       	ldi	r26, 0x59	; 89
    23da:	b0 e0       	ldi	r27, 0x00	; 0
    23dc:	e9 e5       	ldi	r30, 0x59	; 89
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
    23e2:	82 60       	ori	r24, 0x02	; 2
    23e4:	8c 93       	st	X, r24
	EXT_interrupt_GIE_state(ENABLE);
    23e6:	81 e0       	ldi	r24, 0x01	; 1
    23e8:	0e 94 67 15 	call	0x2ace	; 0x2ace <EXT_interrupt_GIE_state>
#else
	while(BIT_IS_CLEAR(TIFR, OCF0));
	SET_BIT(TIFR, OCF0);
	TCCR0 = 0;
#endif
}
    23ec:	0f 90       	pop	r0
    23ee:	0f 90       	pop	r0
    23f0:	0f 90       	pop	r0
    23f2:	0f 90       	pop	r0
    23f4:	0f 90       	pop	r0
    23f6:	cf 91       	pop	r28
    23f8:	df 91       	pop	r29
    23fa:	08 95       	ret

000023fc <TIMER0_FAST_PWM_init>:

void TIMER0_FAST_PWM_init(FAST_PWM_MODE_SELECT mode, TIMER0_CLOCK_SELECT clock){
    23fc:	df 93       	push	r29
    23fe:	cf 93       	push	r28
    2400:	00 d0       	rcall	.+0      	; 0x2402 <TIMER0_FAST_PWM_init+0x6>
    2402:	00 d0       	rcall	.+0      	; 0x2404 <TIMER0_FAST_PWM_init+0x8>
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
    2408:	89 83       	std	Y+1, r24	; 0x01
    240a:	6a 83       	std	Y+2, r22	; 0x02
    OCR0 = 0;  // start with 0% duty cycle
    240c:	ec e5       	ldi	r30, 0x5C	; 92
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	10 82       	st	Z, r1

    // Fast PWM (WGM01=1, WGM00=1)
    SET_BIT(TCCR0, WGM00);
    2412:	a3 e5       	ldi	r26, 0x53	; 83
    2414:	b0 e0       	ldi	r27, 0x00	; 0
    2416:	e3 e5       	ldi	r30, 0x53	; 83
    2418:	f0 e0       	ldi	r31, 0x00	; 0
    241a:	80 81       	ld	r24, Z
    241c:	80 64       	ori	r24, 0x40	; 64
    241e:	8c 93       	st	X, r24
    SET_BIT(TCCR0, WGM01);
    2420:	a3 e5       	ldi	r26, 0x53	; 83
    2422:	b0 e0       	ldi	r27, 0x00	; 0
    2424:	e3 e5       	ldi	r30, 0x53	; 83
    2426:	f0 e0       	ldi	r31, 0x00	; 0
    2428:	80 81       	ld	r24, Z
    242a:	88 60       	ori	r24, 0x08	; 8
    242c:	8c 93       	st	X, r24

    // Clock select
    TIMER0_clockSelect(clock);
    242e:	8a 81       	ldd	r24, Y+2	; 0x02
    2430:	0e 94 7d 10 	call	0x20fa	; 0x20fa <TIMER0_clockSelect>

    // Compare Output Mode
    switch(mode){
    2434:	89 81       	ldd	r24, Y+1	; 0x01
    2436:	28 2f       	mov	r18, r24
    2438:	30 e0       	ldi	r19, 0x00	; 0
    243a:	3c 83       	std	Y+4, r19	; 0x04
    243c:	2b 83       	std	Y+3, r18	; 0x03
    243e:	8b 81       	ldd	r24, Y+3	; 0x03
    2440:	9c 81       	ldd	r25, Y+4	; 0x04
    2442:	81 30       	cpi	r24, 0x01	; 1
    2444:	91 05       	cpc	r25, r1
    2446:	c1 f0       	breq	.+48     	; 0x2478 <TIMER0_FAST_PWM_init+0x7c>
    2448:	2b 81       	ldd	r18, Y+3	; 0x03
    244a:	3c 81       	ldd	r19, Y+4	; 0x04
    244c:	22 30       	cpi	r18, 0x02	; 2
    244e:	31 05       	cpc	r19, r1
    2450:	11 f1       	breq	.+68     	; 0x2496 <TIMER0_FAST_PWM_init+0x9a>
    2452:	8b 81       	ldd	r24, Y+3	; 0x03
    2454:	9c 81       	ldd	r25, Y+4	; 0x04
    2456:	00 97       	sbiw	r24, 0x00	; 0
    2458:	61 f5       	brne	.+88     	; 0x24b2 <TIMER0_FAST_PWM_init+0xb6>
    case FAST_PWM_NORMAL: // OC0 disconnected
        CLEAR_BIT(TCCR0, COM01);
    245a:	a3 e5       	ldi	r26, 0x53	; 83
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	e3 e5       	ldi	r30, 0x53	; 83
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	80 81       	ld	r24, Z
    2464:	8f 7d       	andi	r24, 0xDF	; 223
    2466:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, COM00);
    2468:	a3 e5       	ldi	r26, 0x53	; 83
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	e3 e5       	ldi	r30, 0x53	; 83
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	8f 7e       	andi	r24, 0xEF	; 239
    2474:	8c 93       	st	X, r24
    2476:	1d c0       	rjmp	.+58     	; 0x24b2 <TIMER0_FAST_PWM_init+0xb6>
        break;
    case NON_INVERTING_MODE:
        SET_BIT(TCCR0, COM01);
    2478:	a3 e5       	ldi	r26, 0x53	; 83
    247a:	b0 e0       	ldi	r27, 0x00	; 0
    247c:	e3 e5       	ldi	r30, 0x53	; 83
    247e:	f0 e0       	ldi	r31, 0x00	; 0
    2480:	80 81       	ld	r24, Z
    2482:	80 62       	ori	r24, 0x20	; 32
    2484:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, COM00);
    2486:	a3 e5       	ldi	r26, 0x53	; 83
    2488:	b0 e0       	ldi	r27, 0x00	; 0
    248a:	e3 e5       	ldi	r30, 0x53	; 83
    248c:	f0 e0       	ldi	r31, 0x00	; 0
    248e:	80 81       	ld	r24, Z
    2490:	8f 7e       	andi	r24, 0xEF	; 239
    2492:	8c 93       	st	X, r24
    2494:	0e c0       	rjmp	.+28     	; 0x24b2 <TIMER0_FAST_PWM_init+0xb6>
        break;
    case INVERTING_MODE:
        SET_BIT(TCCR0, COM01);
    2496:	a3 e5       	ldi	r26, 0x53	; 83
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e3 e5       	ldi	r30, 0x53	; 83
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	80 81       	ld	r24, Z
    24a0:	80 62       	ori	r24, 0x20	; 32
    24a2:	8c 93       	st	X, r24
        SET_BIT(TCCR0, COM00);
    24a4:	a3 e5       	ldi	r26, 0x53	; 83
    24a6:	b0 e0       	ldi	r27, 0x00	; 0
    24a8:	e3 e5       	ldi	r30, 0x53	; 83
    24aa:	f0 e0       	ldi	r31, 0x00	; 0
    24ac:	80 81       	ld	r24, Z
    24ae:	80 61       	ori	r24, 0x10	; 16
    24b0:	8c 93       	st	X, r24
        break;
    }
}
    24b2:	0f 90       	pop	r0
    24b4:	0f 90       	pop	r0
    24b6:	0f 90       	pop	r0
    24b8:	0f 90       	pop	r0
    24ba:	cf 91       	pop	r28
    24bc:	df 91       	pop	r29
    24be:	08 95       	ret

000024c0 <TIMER0_PHASE_CORRECT_PWM_init>:

void TIMER0_PHASE_CORRECT_PWM_init(FAST_PWM_MODE_SELECT mode, TIMER0_CLOCK_SELECT clock){
    24c0:	df 93       	push	r29
    24c2:	cf 93       	push	r28
    24c4:	00 d0       	rcall	.+0      	; 0x24c6 <TIMER0_PHASE_CORRECT_PWM_init+0x6>
    24c6:	00 d0       	rcall	.+0      	; 0x24c8 <TIMER0_PHASE_CORRECT_PWM_init+0x8>
    24c8:	cd b7       	in	r28, 0x3d	; 61
    24ca:	de b7       	in	r29, 0x3e	; 62
    24cc:	89 83       	std	Y+1, r24	; 0x01
    24ce:	6a 83       	std	Y+2, r22	; 0x02
    OCR0 = 0;  // start with 0% duty cycle
    24d0:	ec e5       	ldi	r30, 0x5C	; 92
    24d2:	f0 e0       	ldi	r31, 0x00	; 0
    24d4:	10 82       	st	Z, r1

    // Phase Correct PWM (WGM01=0, WGM00=1)
    CLEAR_BIT(TCCR0, WGM01);
    24d6:	a3 e5       	ldi	r26, 0x53	; 83
    24d8:	b0 e0       	ldi	r27, 0x00	; 0
    24da:	e3 e5       	ldi	r30, 0x53	; 83
    24dc:	f0 e0       	ldi	r31, 0x00	; 0
    24de:	80 81       	ld	r24, Z
    24e0:	87 7f       	andi	r24, 0xF7	; 247
    24e2:	8c 93       	st	X, r24
    SET_BIT(TCCR0, WGM00);
    24e4:	a3 e5       	ldi	r26, 0x53	; 83
    24e6:	b0 e0       	ldi	r27, 0x00	; 0
    24e8:	e3 e5       	ldi	r30, 0x53	; 83
    24ea:	f0 e0       	ldi	r31, 0x00	; 0
    24ec:	80 81       	ld	r24, Z
    24ee:	80 64       	ori	r24, 0x40	; 64
    24f0:	8c 93       	st	X, r24

    // Clock select
    TIMER0_clockSelect(clock);
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <TIMER0_clockSelect>

    // Compare Output Mode
    switch(mode){
    24f8:	89 81       	ldd	r24, Y+1	; 0x01
    24fa:	28 2f       	mov	r18, r24
    24fc:	30 e0       	ldi	r19, 0x00	; 0
    24fe:	3c 83       	std	Y+4, r19	; 0x04
    2500:	2b 83       	std	Y+3, r18	; 0x03
    2502:	8b 81       	ldd	r24, Y+3	; 0x03
    2504:	9c 81       	ldd	r25, Y+4	; 0x04
    2506:	81 30       	cpi	r24, 0x01	; 1
    2508:	91 05       	cpc	r25, r1
    250a:	c1 f0       	breq	.+48     	; 0x253c <TIMER0_PHASE_CORRECT_PWM_init+0x7c>
    250c:	2b 81       	ldd	r18, Y+3	; 0x03
    250e:	3c 81       	ldd	r19, Y+4	; 0x04
    2510:	22 30       	cpi	r18, 0x02	; 2
    2512:	31 05       	cpc	r19, r1
    2514:	11 f1       	breq	.+68     	; 0x255a <TIMER0_PHASE_CORRECT_PWM_init+0x9a>
    2516:	8b 81       	ldd	r24, Y+3	; 0x03
    2518:	9c 81       	ldd	r25, Y+4	; 0x04
    251a:	00 97       	sbiw	r24, 0x00	; 0
    251c:	61 f5       	brne	.+88     	; 0x2576 <TIMER0_PHASE_CORRECT_PWM_init+0xb6>
    case FAST_PWM_NORMAL: // OC0 disconnected
        CLEAR_BIT(TCCR0, COM01);
    251e:	a3 e5       	ldi	r26, 0x53	; 83
    2520:	b0 e0       	ldi	r27, 0x00	; 0
    2522:	e3 e5       	ldi	r30, 0x53	; 83
    2524:	f0 e0       	ldi	r31, 0x00	; 0
    2526:	80 81       	ld	r24, Z
    2528:	8f 7d       	andi	r24, 0xDF	; 223
    252a:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, COM00);
    252c:	a3 e5       	ldi	r26, 0x53	; 83
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	e3 e5       	ldi	r30, 0x53	; 83
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	8f 7e       	andi	r24, 0xEF	; 239
    2538:	8c 93       	st	X, r24
    253a:	1d c0       	rjmp	.+58     	; 0x2576 <TIMER0_PHASE_CORRECT_PWM_init+0xb6>
        break;
    case NON_INVERTING_MODE:
        SET_BIT(TCCR0, COM01);
    253c:	a3 e5       	ldi	r26, 0x53	; 83
    253e:	b0 e0       	ldi	r27, 0x00	; 0
    2540:	e3 e5       	ldi	r30, 0x53	; 83
    2542:	f0 e0       	ldi	r31, 0x00	; 0
    2544:	80 81       	ld	r24, Z
    2546:	80 62       	ori	r24, 0x20	; 32
    2548:	8c 93       	st	X, r24
        CLEAR_BIT(TCCR0, COM00);
    254a:	a3 e5       	ldi	r26, 0x53	; 83
    254c:	b0 e0       	ldi	r27, 0x00	; 0
    254e:	e3 e5       	ldi	r30, 0x53	; 83
    2550:	f0 e0       	ldi	r31, 0x00	; 0
    2552:	80 81       	ld	r24, Z
    2554:	8f 7e       	andi	r24, 0xEF	; 239
    2556:	8c 93       	st	X, r24
    2558:	0e c0       	rjmp	.+28     	; 0x2576 <TIMER0_PHASE_CORRECT_PWM_init+0xb6>
        break;
    case INVERTING_MODE:
        SET_BIT(TCCR0, COM01);
    255a:	a3 e5       	ldi	r26, 0x53	; 83
    255c:	b0 e0       	ldi	r27, 0x00	; 0
    255e:	e3 e5       	ldi	r30, 0x53	; 83
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	80 81       	ld	r24, Z
    2564:	80 62       	ori	r24, 0x20	; 32
    2566:	8c 93       	st	X, r24
        SET_BIT(TCCR0, COM00);
    2568:	a3 e5       	ldi	r26, 0x53	; 83
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e3 e5       	ldi	r30, 0x53	; 83
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	80 61       	ori	r24, 0x10	; 16
    2574:	8c 93       	st	X, r24
        break;
    }
}
    2576:	0f 90       	pop	r0
    2578:	0f 90       	pop	r0
    257a:	0f 90       	pop	r0
    257c:	0f 90       	pop	r0
    257e:	cf 91       	pop	r28
    2580:	df 91       	pop	r29
    2582:	08 95       	ret

00002584 <TIMER0_FAST_PWM_set_dutyCycle>:

void TIMER0_FAST_PWM_set_dutyCycle(u8 dutyCycle){
    2584:	df 93       	push	r29
    2586:	cf 93       	push	r28
    2588:	0f 92       	push	r0
    258a:	cd b7       	in	r28, 0x3d	; 61
    258c:	de b7       	in	r29, 0x3e	; 62
    258e:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = dutyCycle;
    2590:	ec e5       	ldi	r30, 0x5C	; 92
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	89 81       	ldd	r24, Y+1	; 0x01
    2596:	80 83       	st	Z, r24
}
    2598:	0f 90       	pop	r0
    259a:	cf 91       	pop	r28
    259c:	df 91       	pop	r29
    259e:	08 95       	ret

000025a0 <TIMER0_PHASECORRECT_set_dutyCycle>:

void TIMER0_PHASECORRECT_set_dutyCycle(u8 dutyCycle){
    25a0:	df 93       	push	r29
    25a2:	cf 93       	push	r28
    25a4:	0f 92       	push	r0
    25a6:	cd b7       	in	r28, 0x3d	; 61
    25a8:	de b7       	in	r29, 0x3e	; 62
    25aa:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = dutyCycle;
    25ac:	ec e5       	ldi	r30, 0x5C	; 92
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	89 81       	ldd	r24, Y+1	; 0x01
    25b2:	80 83       	st	Z, r24
}
    25b4:	0f 90       	pop	r0
    25b6:	cf 91       	pop	r28
    25b8:	df 91       	pop	r29
    25ba:	08 95       	ret

000025bc <TIMER0_OF_set_cb>:

void TIMER0_OF_set_cb(void (*cb)(void)){
    25bc:	df 93       	push	r29
    25be:	cf 93       	push	r28
    25c0:	00 d0       	rcall	.+0      	; 0x25c2 <TIMER0_OF_set_cb+0x6>
    25c2:	cd b7       	in	r28, 0x3d	; 61
    25c4:	de b7       	in	r29, 0x3e	; 62
    25c6:	9a 83       	std	Y+2, r25	; 0x02
    25c8:	89 83       	std	Y+1, r24	; 0x01
	if(cb != NULL_PTR) TIMER_OF_cb = cb;
    25ca:	89 81       	ldd	r24, Y+1	; 0x01
    25cc:	9a 81       	ldd	r25, Y+2	; 0x02
    25ce:	00 97       	sbiw	r24, 0x00	; 0
    25d0:	31 f0       	breq	.+12     	; 0x25de <TIMER0_OF_set_cb+0x22>
    25d2:	89 81       	ldd	r24, Y+1	; 0x01
    25d4:	9a 81       	ldd	r25, Y+2	; 0x02
    25d6:	90 93 d2 01 	sts	0x01D2, r25
    25da:	80 93 d1 01 	sts	0x01D1, r24
}
    25de:	0f 90       	pop	r0
    25e0:	0f 90       	pop	r0
    25e2:	cf 91       	pop	r28
    25e4:	df 91       	pop	r29
    25e6:	08 95       	ret

000025e8 <TIMER0_CTC_set_cb>:

void TIMER0_CTC_set_cb(void (*cb)(void)){
    25e8:	df 93       	push	r29
    25ea:	cf 93       	push	r28
    25ec:	00 d0       	rcall	.+0      	; 0x25ee <TIMER0_CTC_set_cb+0x6>
    25ee:	cd b7       	in	r28, 0x3d	; 61
    25f0:	de b7       	in	r29, 0x3e	; 62
    25f2:	9a 83       	std	Y+2, r25	; 0x02
    25f4:	89 83       	std	Y+1, r24	; 0x01
	if(cb != NULL_PTR) TIMER_CTC_cb = cb;
    25f6:	89 81       	ldd	r24, Y+1	; 0x01
    25f8:	9a 81       	ldd	r25, Y+2	; 0x02
    25fa:	00 97       	sbiw	r24, 0x00	; 0
    25fc:	31 f0       	breq	.+12     	; 0x260a <TIMER0_CTC_set_cb+0x22>
    25fe:	89 81       	ldd	r24, Y+1	; 0x01
    2600:	9a 81       	ldd	r25, Y+2	; 0x02
    2602:	90 93 d4 01 	sts	0x01D4, r25
    2606:	80 93 d3 01 	sts	0x01D3, r24
}
    260a:	0f 90       	pop	r0
    260c:	0f 90       	pop	r0
    260e:	cf 91       	pop	r28
    2610:	df 91       	pop	r29
    2612:	08 95       	ret

00002614 <__vector_11>:

ISR(TIMER0_OVF_vect){
    2614:	1f 92       	push	r1
    2616:	0f 92       	push	r0
    2618:	0f b6       	in	r0, 0x3f	; 63
    261a:	0f 92       	push	r0
    261c:	11 24       	eor	r1, r1
    261e:	2f 93       	push	r18
    2620:	3f 93       	push	r19
    2622:	4f 93       	push	r20
    2624:	5f 93       	push	r21
    2626:	6f 93       	push	r22
    2628:	7f 93       	push	r23
    262a:	8f 93       	push	r24
    262c:	9f 93       	push	r25
    262e:	af 93       	push	r26
    2630:	bf 93       	push	r27
    2632:	ef 93       	push	r30
    2634:	ff 93       	push	r31
    2636:	df 93       	push	r29
    2638:	cf 93       	push	r28
    263a:	cd b7       	in	r28, 0x3d	; 61
    263c:	de b7       	in	r29, 0x3e	; 62
	if(TIMER_OF_cb != NULL_PTR) TIMER_OF_cb();
    263e:	80 91 d1 01 	lds	r24, 0x01D1
    2642:	90 91 d2 01 	lds	r25, 0x01D2
    2646:	00 97       	sbiw	r24, 0x00	; 0
    2648:	29 f0       	breq	.+10     	; 0x2654 <__vector_11+0x40>
    264a:	e0 91 d1 01 	lds	r30, 0x01D1
    264e:	f0 91 d2 01 	lds	r31, 0x01D2
    2652:	09 95       	icall
}
    2654:	cf 91       	pop	r28
    2656:	df 91       	pop	r29
    2658:	ff 91       	pop	r31
    265a:	ef 91       	pop	r30
    265c:	bf 91       	pop	r27
    265e:	af 91       	pop	r26
    2660:	9f 91       	pop	r25
    2662:	8f 91       	pop	r24
    2664:	7f 91       	pop	r23
    2666:	6f 91       	pop	r22
    2668:	5f 91       	pop	r21
    266a:	4f 91       	pop	r20
    266c:	3f 91       	pop	r19
    266e:	2f 91       	pop	r18
    2670:	0f 90       	pop	r0
    2672:	0f be       	out	0x3f, r0	; 63
    2674:	0f 90       	pop	r0
    2676:	1f 90       	pop	r1
    2678:	18 95       	reti

0000267a <__vector_10>:

ISR(TIMER0_COMP_vect){
    267a:	1f 92       	push	r1
    267c:	0f 92       	push	r0
    267e:	0f b6       	in	r0, 0x3f	; 63
    2680:	0f 92       	push	r0
    2682:	11 24       	eor	r1, r1
    2684:	2f 93       	push	r18
    2686:	3f 93       	push	r19
    2688:	4f 93       	push	r20
    268a:	5f 93       	push	r21
    268c:	6f 93       	push	r22
    268e:	7f 93       	push	r23
    2690:	8f 93       	push	r24
    2692:	9f 93       	push	r25
    2694:	af 93       	push	r26
    2696:	bf 93       	push	r27
    2698:	ef 93       	push	r30
    269a:	ff 93       	push	r31
    269c:	df 93       	push	r29
    269e:	cf 93       	push	r28
    26a0:	cd b7       	in	r28, 0x3d	; 61
    26a2:	de b7       	in	r29, 0x3e	; 62
	if(TIMER_CTC_cb != NULL_PTR) TIMER_CTC_cb();
    26a4:	80 91 d3 01 	lds	r24, 0x01D3
    26a8:	90 91 d4 01 	lds	r25, 0x01D4
    26ac:	00 97       	sbiw	r24, 0x00	; 0
    26ae:	29 f0       	breq	.+10     	; 0x26ba <__vector_10+0x40>
    26b0:	e0 91 d3 01 	lds	r30, 0x01D3
    26b4:	f0 91 d4 01 	lds	r31, 0x01D4
    26b8:	09 95       	icall
}
    26ba:	cf 91       	pop	r28
    26bc:	df 91       	pop	r29
    26be:	ff 91       	pop	r31
    26c0:	ef 91       	pop	r30
    26c2:	bf 91       	pop	r27
    26c4:	af 91       	pop	r26
    26c6:	9f 91       	pop	r25
    26c8:	8f 91       	pop	r24
    26ca:	7f 91       	pop	r23
    26cc:	6f 91       	pop	r22
    26ce:	5f 91       	pop	r21
    26d0:	4f 91       	pop	r20
    26d2:	3f 91       	pop	r19
    26d4:	2f 91       	pop	r18
    26d6:	0f 90       	pop	r0
    26d8:	0f be       	out	0x3f, r0	; 63
    26da:	0f 90       	pop	r0
    26dc:	1f 90       	pop	r1
    26de:	18 95       	reti

000026e0 <SPI_masterInit>:
#include "SPI_INTERFACE.h"
#include "../DIO_DRIVER/DIO_interface.h"

/*  SPI Master Init  */
void SPI_masterInit(SPI_CLOCK_RATE clock, SPI_MODE mode)
{
    26e0:	df 93       	push	r29
    26e2:	cf 93       	push	r28
    26e4:	00 d0       	rcall	.+0      	; 0x26e6 <SPI_masterInit+0x6>
    26e6:	00 d0       	rcall	.+0      	; 0x26e8 <SPI_masterInit+0x8>
    26e8:	00 d0       	rcall	.+0      	; 0x26ea <SPI_masterInit+0xa>
    26ea:	cd b7       	in	r28, 0x3d	; 61
    26ec:	de b7       	in	r29, 0x3e	; 62
    26ee:	89 83       	std	Y+1, r24	; 0x01
    26f0:	6a 83       	std	Y+2, r22	; 0x02
    /* Set MOSI(PB5), SCK(PB7), SS(PB4) as output */
    DIO_voidSetPinDir(PORTB_ID, PIN5_ID, PIN_OUTPUT);
    26f2:	81 e0       	ldi	r24, 0x01	; 1
    26f4:	65 e0       	ldi	r22, 0x05	; 5
    26f6:	41 e0       	ldi	r20, 0x01	; 1
    26f8:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    DIO_voidSetPinDir(PORTB_ID, PIN7_ID, PIN_OUTPUT);
    26fc:	81 e0       	ldi	r24, 0x01	; 1
    26fe:	67 e0       	ldi	r22, 0x07	; 7
    2700:	41 e0       	ldi	r20, 0x01	; 1
    2702:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    DIO_voidSetPinDir(PORTB_ID, PIN4_ID, PIN_OUTPUT);
    2706:	81 e0       	ldi	r24, 0x01	; 1
    2708:	64 e0       	ldi	r22, 0x04	; 4
    270a:	41 e0       	ldi	r20, 0x01	; 1
    270c:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>

    /* Set MISO(PB6) as input */
    DIO_voidSetPinDir(PORTB_ID, PIN6_ID, PIN_INPUT);
    2710:	81 e0       	ldi	r24, 0x01	; 1
    2712:	66 e0       	ldi	r22, 0x06	; 6
    2714:	40 e0       	ldi	r20, 0x00	; 0
    2716:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>

    /* Enable SPI, set as Master */
    SPCR = (1 << SPE) | (1 << MSTR);
    271a:	ed e2       	ldi	r30, 0x2D	; 45
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 e5       	ldi	r24, 0x50	; 80
    2720:	80 83       	st	Z, r24

    /* Configure SPI Mode (CPOL/CPHA) */
    switch(mode) {
    2722:	8a 81       	ldd	r24, Y+2	; 0x02
    2724:	28 2f       	mov	r18, r24
    2726:	30 e0       	ldi	r19, 0x00	; 0
    2728:	3e 83       	std	Y+6, r19	; 0x06
    272a:	2d 83       	std	Y+5, r18	; 0x05
    272c:	8d 81       	ldd	r24, Y+5	; 0x05
    272e:	9e 81       	ldd	r25, Y+6	; 0x06
    2730:	81 30       	cpi	r24, 0x01	; 1
    2732:	91 05       	cpc	r25, r1
    2734:	e9 f0       	breq	.+58     	; 0x2770 <SPI_masterInit+0x90>
    2736:	2d 81       	ldd	r18, Y+5	; 0x05
    2738:	3e 81       	ldd	r19, Y+6	; 0x06
    273a:	22 30       	cpi	r18, 0x02	; 2
    273c:	31 05       	cpc	r19, r1
    273e:	2c f4       	brge	.+10     	; 0x274a <SPI_masterInit+0x6a>
    2740:	8d 81       	ldd	r24, Y+5	; 0x05
    2742:	9e 81       	ldd	r25, Y+6	; 0x06
    2744:	00 97       	sbiw	r24, 0x00	; 0
    2746:	61 f0       	breq	.+24     	; 0x2760 <SPI_masterInit+0x80>
    2748:	2c c0       	rjmp	.+88     	; 0x27a2 <SPI_masterInit+0xc2>
    274a:	2d 81       	ldd	r18, Y+5	; 0x05
    274c:	3e 81       	ldd	r19, Y+6	; 0x06
    274e:	22 30       	cpi	r18, 0x02	; 2
    2750:	31 05       	cpc	r19, r1
    2752:	b9 f0       	breq	.+46     	; 0x2782 <SPI_masterInit+0xa2>
    2754:	8d 81       	ldd	r24, Y+5	; 0x05
    2756:	9e 81       	ldd	r25, Y+6	; 0x06
    2758:	83 30       	cpi	r24, 0x03	; 3
    275a:	91 05       	cpc	r25, r1
    275c:	d9 f0       	breq	.+54     	; 0x2794 <SPI_masterInit+0xb4>
    275e:	21 c0       	rjmp	.+66     	; 0x27a2 <SPI_masterInit+0xc2>
        case SPI_MODE0: SPCR &= ~((1<<CPOL)|(1<<CPHA)); break;
    2760:	ad e2       	ldi	r26, 0x2D	; 45
    2762:	b0 e0       	ldi	r27, 0x00	; 0
    2764:	ed e2       	ldi	r30, 0x2D	; 45
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	80 81       	ld	r24, Z
    276a:	83 7f       	andi	r24, 0xF3	; 243
    276c:	8c 93       	st	X, r24
    276e:	19 c0       	rjmp	.+50     	; 0x27a2 <SPI_masterInit+0xc2>
        case SPI_MODE1: SPCR = (SPCR & ~(1<<CPOL)) | (1<<CPHA); break;
    2770:	ad e2       	ldi	r26, 0x2D	; 45
    2772:	b0 e0       	ldi	r27, 0x00	; 0
    2774:	ed e2       	ldi	r30, 0x2D	; 45
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	80 81       	ld	r24, Z
    277a:	83 7f       	andi	r24, 0xF3	; 243
    277c:	84 60       	ori	r24, 0x04	; 4
    277e:	8c 93       	st	X, r24
    2780:	10 c0       	rjmp	.+32     	; 0x27a2 <SPI_masterInit+0xc2>
        case SPI_MODE2: SPCR = (SPCR & ~(1<<CPHA)) | (1<<CPOL); break;
    2782:	ad e2       	ldi	r26, 0x2D	; 45
    2784:	b0 e0       	ldi	r27, 0x00	; 0
    2786:	ed e2       	ldi	r30, 0x2D	; 45
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	83 7f       	andi	r24, 0xF3	; 243
    278e:	88 60       	ori	r24, 0x08	; 8
    2790:	8c 93       	st	X, r24
    2792:	07 c0       	rjmp	.+14     	; 0x27a2 <SPI_masterInit+0xc2>
        case SPI_MODE3: SPCR |= (1<<CPOL) | (1<<CPHA); break;
    2794:	ad e2       	ldi	r26, 0x2D	; 45
    2796:	b0 e0       	ldi	r27, 0x00	; 0
    2798:	ed e2       	ldi	r30, 0x2D	; 45
    279a:	f0 e0       	ldi	r31, 0x00	; 0
    279c:	80 81       	ld	r24, Z
    279e:	8c 60       	ori	r24, 0x0C	; 12
    27a0:	8c 93       	st	X, r24
    }

    /* Configure Clock rate */
    switch(clock)
    27a2:	89 81       	ldd	r24, Y+1	; 0x01
    27a4:	28 2f       	mov	r18, r24
    27a6:	30 e0       	ldi	r19, 0x00	; 0
    27a8:	3c 83       	std	Y+4, r19	; 0x04
    27aa:	2b 83       	std	Y+3, r18	; 0x03
    27ac:	8b 81       	ldd	r24, Y+3	; 0x03
    27ae:	9c 81       	ldd	r25, Y+4	; 0x04
    27b0:	83 30       	cpi	r24, 0x03	; 3
    27b2:	91 05       	cpc	r25, r1
    27b4:	09 f4       	brne	.+2      	; 0x27b8 <SPI_masterInit+0xd8>
    27b6:	55 c0       	rjmp	.+170    	; 0x2862 <SPI_masterInit+0x182>
    27b8:	2b 81       	ldd	r18, Y+3	; 0x03
    27ba:	3c 81       	ldd	r19, Y+4	; 0x04
    27bc:	24 30       	cpi	r18, 0x04	; 4
    27be:	31 05       	cpc	r19, r1
    27c0:	7c f4       	brge	.+30     	; 0x27e0 <SPI_masterInit+0x100>
    27c2:	8b 81       	ldd	r24, Y+3	; 0x03
    27c4:	9c 81       	ldd	r25, Y+4	; 0x04
    27c6:	81 30       	cpi	r24, 0x01	; 1
    27c8:	91 05       	cpc	r25, r1
    27ca:	61 f1       	breq	.+88     	; 0x2824 <SPI_masterInit+0x144>
    27cc:	2b 81       	ldd	r18, Y+3	; 0x03
    27ce:	3c 81       	ldd	r19, Y+4	; 0x04
    27d0:	22 30       	cpi	r18, 0x02	; 2
    27d2:	31 05       	cpc	r19, r1
    27d4:	b4 f5       	brge	.+108    	; 0x2842 <SPI_masterInit+0x162>
    27d6:	8b 81       	ldd	r24, Y+3	; 0x03
    27d8:	9c 81       	ldd	r25, Y+4	; 0x04
    27da:	00 97       	sbiw	r24, 0x00	; 0
    27dc:	a1 f0       	breq	.+40     	; 0x2806 <SPI_masterInit+0x126>
    27de:	7f c0       	rjmp	.+254    	; 0x28de <SPI_masterInit+0x1fe>
    27e0:	2b 81       	ldd	r18, Y+3	; 0x03
    27e2:	3c 81       	ldd	r19, Y+4	; 0x04
    27e4:	25 30       	cpi	r18, 0x05	; 5
    27e6:	31 05       	cpc	r19, r1
    27e8:	09 f4       	brne	.+2      	; 0x27ec <SPI_masterInit+0x10c>
    27ea:	5b c0       	rjmp	.+182    	; 0x28a2 <SPI_masterInit+0x1c2>
    27ec:	8b 81       	ldd	r24, Y+3	; 0x03
    27ee:	9c 81       	ldd	r25, Y+4	; 0x04
    27f0:	85 30       	cpi	r24, 0x05	; 5
    27f2:	91 05       	cpc	r25, r1
    27f4:	0c f4       	brge	.+2      	; 0x27f8 <SPI_masterInit+0x118>
    27f6:	45 c0       	rjmp	.+138    	; 0x2882 <SPI_masterInit+0x1a2>
    27f8:	2b 81       	ldd	r18, Y+3	; 0x03
    27fa:	3c 81       	ldd	r19, Y+4	; 0x04
    27fc:	26 30       	cpi	r18, 0x06	; 6
    27fe:	31 05       	cpc	r19, r1
    2800:	09 f4       	brne	.+2      	; 0x2804 <SPI_masterInit+0x124>
    2802:	5f c0       	rjmp	.+190    	; 0x28c2 <SPI_masterInit+0x1e2>
    2804:	6c c0       	rjmp	.+216    	; 0x28de <SPI_masterInit+0x1fe>
    {
        case CLOCK_2:
            SPSR |= (1 << SPI2X);
    2806:	ae e2       	ldi	r26, 0x2E	; 46
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	ee e2       	ldi	r30, 0x2E	; 46
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	81 60       	ori	r24, 0x01	; 1
    2812:	8c 93       	st	X, r24
            SPCR &= ~((1 << SPR0) | (1 << SPR1));
    2814:	ad e2       	ldi	r26, 0x2D	; 45
    2816:	b0 e0       	ldi	r27, 0x00	; 0
    2818:	ed e2       	ldi	r30, 0x2D	; 45
    281a:	f0 e0       	ldi	r31, 0x00	; 0
    281c:	80 81       	ld	r24, Z
    281e:	8c 7f       	andi	r24, 0xFC	; 252
    2820:	8c 93       	st	X, r24
    2822:	5d c0       	rjmp	.+186    	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_4:
            SPSR &= ~(1 << SPI2X);
    2824:	ae e2       	ldi	r26, 0x2E	; 46
    2826:	b0 e0       	ldi	r27, 0x00	; 0
    2828:	ee e2       	ldi	r30, 0x2E	; 46
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	80 81       	ld	r24, Z
    282e:	8e 7f       	andi	r24, 0xFE	; 254
    2830:	8c 93       	st	X, r24
            SPCR &= ~((1 << SPR0) | (1 << SPR1));
    2832:	ad e2       	ldi	r26, 0x2D	; 45
    2834:	b0 e0       	ldi	r27, 0x00	; 0
    2836:	ed e2       	ldi	r30, 0x2D	; 45
    2838:	f0 e0       	ldi	r31, 0x00	; 0
    283a:	80 81       	ld	r24, Z
    283c:	8c 7f       	andi	r24, 0xFC	; 252
    283e:	8c 93       	st	X, r24
    2840:	4e c0       	rjmp	.+156    	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_8:
            SPSR |= (1 << SPI2X);
    2842:	ae e2       	ldi	r26, 0x2E	; 46
    2844:	b0 e0       	ldi	r27, 0x00	; 0
    2846:	ee e2       	ldi	r30, 0x2E	; 46
    2848:	f0 e0       	ldi	r31, 0x00	; 0
    284a:	80 81       	ld	r24, Z
    284c:	81 60       	ori	r24, 0x01	; 1
    284e:	8c 93       	st	X, r24
            SPCR = (SPCR & ~((1 << SPR0) | (1 << SPR1))) | (1 << SPR0);
    2850:	ad e2       	ldi	r26, 0x2D	; 45
    2852:	b0 e0       	ldi	r27, 0x00	; 0
    2854:	ed e2       	ldi	r30, 0x2D	; 45
    2856:	f0 e0       	ldi	r31, 0x00	; 0
    2858:	80 81       	ld	r24, Z
    285a:	8c 7f       	andi	r24, 0xFC	; 252
    285c:	81 60       	ori	r24, 0x01	; 1
    285e:	8c 93       	st	X, r24
    2860:	3e c0       	rjmp	.+124    	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_16:
            SPSR &= ~(1 << SPI2X);
    2862:	ae e2       	ldi	r26, 0x2E	; 46
    2864:	b0 e0       	ldi	r27, 0x00	; 0
    2866:	ee e2       	ldi	r30, 0x2E	; 46
    2868:	f0 e0       	ldi	r31, 0x00	; 0
    286a:	80 81       	ld	r24, Z
    286c:	8e 7f       	andi	r24, 0xFE	; 254
    286e:	8c 93       	st	X, r24
            SPCR = (SPCR & ~((1 << SPR0) | (1 << SPR1))) | (1 << SPR0);
    2870:	ad e2       	ldi	r26, 0x2D	; 45
    2872:	b0 e0       	ldi	r27, 0x00	; 0
    2874:	ed e2       	ldi	r30, 0x2D	; 45
    2876:	f0 e0       	ldi	r31, 0x00	; 0
    2878:	80 81       	ld	r24, Z
    287a:	8c 7f       	andi	r24, 0xFC	; 252
    287c:	81 60       	ori	r24, 0x01	; 1
    287e:	8c 93       	st	X, r24
    2880:	2e c0       	rjmp	.+92     	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_32:
            SPSR |= (1 << SPI2X);
    2882:	ae e2       	ldi	r26, 0x2E	; 46
    2884:	b0 e0       	ldi	r27, 0x00	; 0
    2886:	ee e2       	ldi	r30, 0x2E	; 46
    2888:	f0 e0       	ldi	r31, 0x00	; 0
    288a:	80 81       	ld	r24, Z
    288c:	81 60       	ori	r24, 0x01	; 1
    288e:	8c 93       	st	X, r24
            SPCR = (SPCR & ~((1 << SPR0) | (1 << SPR1))) | (1 << SPR1);
    2890:	ad e2       	ldi	r26, 0x2D	; 45
    2892:	b0 e0       	ldi	r27, 0x00	; 0
    2894:	ed e2       	ldi	r30, 0x2D	; 45
    2896:	f0 e0       	ldi	r31, 0x00	; 0
    2898:	80 81       	ld	r24, Z
    289a:	8c 7f       	andi	r24, 0xFC	; 252
    289c:	82 60       	ori	r24, 0x02	; 2
    289e:	8c 93       	st	X, r24
    28a0:	1e c0       	rjmp	.+60     	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_64:
            SPSR &= ~(1 << SPI2X);
    28a2:	ae e2       	ldi	r26, 0x2E	; 46
    28a4:	b0 e0       	ldi	r27, 0x00	; 0
    28a6:	ee e2       	ldi	r30, 0x2E	; 46
    28a8:	f0 e0       	ldi	r31, 0x00	; 0
    28aa:	80 81       	ld	r24, Z
    28ac:	8e 7f       	andi	r24, 0xFE	; 254
    28ae:	8c 93       	st	X, r24
            SPCR = (SPCR & ~((1 << SPR0) | (1 << SPR1))) | (1 << SPR1);
    28b0:	ad e2       	ldi	r26, 0x2D	; 45
    28b2:	b0 e0       	ldi	r27, 0x00	; 0
    28b4:	ed e2       	ldi	r30, 0x2D	; 45
    28b6:	f0 e0       	ldi	r31, 0x00	; 0
    28b8:	80 81       	ld	r24, Z
    28ba:	8c 7f       	andi	r24, 0xFC	; 252
    28bc:	82 60       	ori	r24, 0x02	; 2
    28be:	8c 93       	st	X, r24
    28c0:	0e c0       	rjmp	.+28     	; 0x28de <SPI_masterInit+0x1fe>
            break;
        case CLOCK_128:
            SPSR &= ~(1 << SPI2X);
    28c2:	ae e2       	ldi	r26, 0x2E	; 46
    28c4:	b0 e0       	ldi	r27, 0x00	; 0
    28c6:	ee e2       	ldi	r30, 0x2E	; 46
    28c8:	f0 e0       	ldi	r31, 0x00	; 0
    28ca:	80 81       	ld	r24, Z
    28cc:	8e 7f       	andi	r24, 0xFE	; 254
    28ce:	8c 93       	st	X, r24
            SPCR |= (1 << SPR0) | (1 << SPR1);
    28d0:	ad e2       	ldi	r26, 0x2D	; 45
    28d2:	b0 e0       	ldi	r27, 0x00	; 0
    28d4:	ed e2       	ldi	r30, 0x2D	; 45
    28d6:	f0 e0       	ldi	r31, 0x00	; 0
    28d8:	80 81       	ld	r24, Z
    28da:	83 60       	ori	r24, 0x03	; 3
    28dc:	8c 93       	st	X, r24
            break;
    }
}
    28de:	26 96       	adiw	r28, 0x06	; 6
    28e0:	0f b6       	in	r0, 0x3f	; 63
    28e2:	f8 94       	cli
    28e4:	de bf       	out	0x3e, r29	; 62
    28e6:	0f be       	out	0x3f, r0	; 63
    28e8:	cd bf       	out	0x3d, r28	; 61
    28ea:	cf 91       	pop	r28
    28ec:	df 91       	pop	r29
    28ee:	08 95       	ret

000028f0 <SPI_slaveInit>:

/*  SPI Slave Init  */
void SPI_slaveInit(SPI_MODE mode)
{
    28f0:	df 93       	push	r29
    28f2:	cf 93       	push	r28
    28f4:	00 d0       	rcall	.+0      	; 0x28f6 <SPI_slaveInit+0x6>
    28f6:	0f 92       	push	r0
    28f8:	cd b7       	in	r28, 0x3d	; 61
    28fa:	de b7       	in	r29, 0x3e	; 62
    28fc:	89 83       	std	Y+1, r24	; 0x01
    /* Set MISO(PB6) as output */
    DIO_voidSetPinDir(PORTB_ID, PIN6_ID, PIN_OUTPUT);
    28fe:	81 e0       	ldi	r24, 0x01	; 1
    2900:	66 e0       	ldi	r22, 0x06	; 6
    2902:	41 e0       	ldi	r20, 0x01	; 1
    2904:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>

    /* Set MOSI, SCK, SS as input */
    DIO_voidSetPinDir(PORTB_ID, PIN5_ID, PIN_INPUT);
    2908:	81 e0       	ldi	r24, 0x01	; 1
    290a:	65 e0       	ldi	r22, 0x05	; 5
    290c:	40 e0       	ldi	r20, 0x00	; 0
    290e:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    DIO_voidSetPinDir(PORTB_ID, PIN7_ID, PIN_INPUT);
    2912:	81 e0       	ldi	r24, 0x01	; 1
    2914:	67 e0       	ldi	r22, 0x07	; 7
    2916:	40 e0       	ldi	r20, 0x00	; 0
    2918:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    DIO_voidSetPinDir(PORTB_ID, PIN4_ID, PIN_INPUT);
    291c:	81 e0       	ldi	r24, 0x01	; 1
    291e:	64 e0       	ldi	r22, 0x04	; 4
    2920:	40 e0       	ldi	r20, 0x00	; 0
    2922:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>

    /* Enable SPI (slave mode by default when MSTR=0) */
    SPCR = (1 << SPE);
    2926:	ed e2       	ldi	r30, 0x2D	; 45
    2928:	f0 e0       	ldi	r31, 0x00	; 0
    292a:	80 e4       	ldi	r24, 0x40	; 64
    292c:	80 83       	st	Z, r24

    /* Configure SPI Mode (CPOL/CPHA) */
    switch(mode) {
    292e:	89 81       	ldd	r24, Y+1	; 0x01
    2930:	28 2f       	mov	r18, r24
    2932:	30 e0       	ldi	r19, 0x00	; 0
    2934:	3b 83       	std	Y+3, r19	; 0x03
    2936:	2a 83       	std	Y+2, r18	; 0x02
    2938:	8a 81       	ldd	r24, Y+2	; 0x02
    293a:	9b 81       	ldd	r25, Y+3	; 0x03
    293c:	81 30       	cpi	r24, 0x01	; 1
    293e:	91 05       	cpc	r25, r1
    2940:	e9 f0       	breq	.+58     	; 0x297c <SPI_slaveInit+0x8c>
    2942:	2a 81       	ldd	r18, Y+2	; 0x02
    2944:	3b 81       	ldd	r19, Y+3	; 0x03
    2946:	22 30       	cpi	r18, 0x02	; 2
    2948:	31 05       	cpc	r19, r1
    294a:	2c f4       	brge	.+10     	; 0x2956 <SPI_slaveInit+0x66>
    294c:	8a 81       	ldd	r24, Y+2	; 0x02
    294e:	9b 81       	ldd	r25, Y+3	; 0x03
    2950:	00 97       	sbiw	r24, 0x00	; 0
    2952:	61 f0       	breq	.+24     	; 0x296c <SPI_slaveInit+0x7c>
    2954:	2c c0       	rjmp	.+88     	; 0x29ae <SPI_slaveInit+0xbe>
    2956:	2a 81       	ldd	r18, Y+2	; 0x02
    2958:	3b 81       	ldd	r19, Y+3	; 0x03
    295a:	22 30       	cpi	r18, 0x02	; 2
    295c:	31 05       	cpc	r19, r1
    295e:	b9 f0       	breq	.+46     	; 0x298e <SPI_slaveInit+0x9e>
    2960:	8a 81       	ldd	r24, Y+2	; 0x02
    2962:	9b 81       	ldd	r25, Y+3	; 0x03
    2964:	83 30       	cpi	r24, 0x03	; 3
    2966:	91 05       	cpc	r25, r1
    2968:	d9 f0       	breq	.+54     	; 0x29a0 <SPI_slaveInit+0xb0>
    296a:	21 c0       	rjmp	.+66     	; 0x29ae <SPI_slaveInit+0xbe>
        case SPI_MODE0: SPCR &= ~((1<<CPOL)|(1<<CPHA)); break;
    296c:	ad e2       	ldi	r26, 0x2D	; 45
    296e:	b0 e0       	ldi	r27, 0x00	; 0
    2970:	ed e2       	ldi	r30, 0x2D	; 45
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	80 81       	ld	r24, Z
    2976:	83 7f       	andi	r24, 0xF3	; 243
    2978:	8c 93       	st	X, r24
    297a:	19 c0       	rjmp	.+50     	; 0x29ae <SPI_slaveInit+0xbe>
        case SPI_MODE1: SPCR = (SPCR & ~(1<<CPOL)) | (1<<CPHA); break;
    297c:	ad e2       	ldi	r26, 0x2D	; 45
    297e:	b0 e0       	ldi	r27, 0x00	; 0
    2980:	ed e2       	ldi	r30, 0x2D	; 45
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	80 81       	ld	r24, Z
    2986:	83 7f       	andi	r24, 0xF3	; 243
    2988:	84 60       	ori	r24, 0x04	; 4
    298a:	8c 93       	st	X, r24
    298c:	10 c0       	rjmp	.+32     	; 0x29ae <SPI_slaveInit+0xbe>
        case SPI_MODE2: SPCR = (SPCR & ~(1<<CPHA)) | (1<<CPOL); break;
    298e:	ad e2       	ldi	r26, 0x2D	; 45
    2990:	b0 e0       	ldi	r27, 0x00	; 0
    2992:	ed e2       	ldi	r30, 0x2D	; 45
    2994:	f0 e0       	ldi	r31, 0x00	; 0
    2996:	80 81       	ld	r24, Z
    2998:	83 7f       	andi	r24, 0xF3	; 243
    299a:	88 60       	ori	r24, 0x08	; 8
    299c:	8c 93       	st	X, r24
    299e:	07 c0       	rjmp	.+14     	; 0x29ae <SPI_slaveInit+0xbe>
        case SPI_MODE3: SPCR |= (1<<CPOL) | (1<<CPHA); break;
    29a0:	ad e2       	ldi	r26, 0x2D	; 45
    29a2:	b0 e0       	ldi	r27, 0x00	; 0
    29a4:	ed e2       	ldi	r30, 0x2D	; 45
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	80 81       	ld	r24, Z
    29aa:	8c 60       	ori	r24, 0x0C	; 12
    29ac:	8c 93       	st	X, r24
    }
}
    29ae:	0f 90       	pop	r0
    29b0:	0f 90       	pop	r0
    29b2:	0f 90       	pop	r0
    29b4:	cf 91       	pop	r28
    29b6:	df 91       	pop	r29
    29b8:	08 95       	ret

000029ba <SPI_sendReceiveByte>:

/*  Send & Receive Byte  */
u8 SPI_sendReceiveByte(u8 data)
{
    29ba:	df 93       	push	r29
    29bc:	cf 93       	push	r28
    29be:	0f 92       	push	r0
    29c0:	cd b7       	in	r28, 0x3d	; 61
    29c2:	de b7       	in	r29, 0x3e	; 62
    29c4:	89 83       	std	Y+1, r24	; 0x01
    SPDR = data;                       /* Start transmission */
    29c6:	ef e2       	ldi	r30, 0x2F	; 47
    29c8:	f0 e0       	ldi	r31, 0x00	; 0
    29ca:	89 81       	ldd	r24, Y+1	; 0x01
    29cc:	80 83       	st	Z, r24
    while (!(SPSR & (1 << SPIF)));     /* Wait for transmission complete */
    29ce:	ee e2       	ldi	r30, 0x2E	; 46
    29d0:	f0 e0       	ldi	r31, 0x00	; 0
    29d2:	80 81       	ld	r24, Z
    29d4:	88 23       	and	r24, r24
    29d6:	dc f7       	brge	.-10     	; 0x29ce <SPI_sendReceiveByte+0x14>
    return SPDR;                       /* Return received data */
    29d8:	ef e2       	ldi	r30, 0x2F	; 47
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	80 81       	ld	r24, Z
}
    29de:	0f 90       	pop	r0
    29e0:	cf 91       	pop	r28
    29e2:	df 91       	pop	r29
    29e4:	08 95       	ret

000029e6 <SPI_sendReceiveByteDaisy>:

/*  Send & Receive Daisy Mode  */
u8 SPI_sendReceiveByteDaisy(void)
{
    29e6:	df 93       	push	r29
    29e8:	cf 93       	push	r28
    29ea:	cd b7       	in	r28, 0x3d	; 61
    29ec:	de b7       	in	r29, 0x3e	; 62
    SPDR = SPI_DEFAULT_VALUE;          /* Send dummy byte */
    29ee:	ef e2       	ldi	r30, 0x2F	; 47
    29f0:	f0 e0       	ldi	r31, 0x00	; 0
    29f2:	8f ef       	ldi	r24, 0xFF	; 255
    29f4:	80 83       	st	Z, r24
    while (!(SPSR & (1 << SPIF)));
    29f6:	ee e2       	ldi	r30, 0x2E	; 46
    29f8:	f0 e0       	ldi	r31, 0x00	; 0
    29fa:	80 81       	ld	r24, Z
    29fc:	88 23       	and	r24, r24
    29fe:	dc f7       	brge	.-10     	; 0x29f6 <SPI_sendReceiveByteDaisy+0x10>
    return SPDR;
    2a00:	ef e2       	ldi	r30, 0x2F	; 47
    2a02:	f0 e0       	ldi	r31, 0x00	; 0
    2a04:	80 81       	ld	r24, Z
}
    2a06:	cf 91       	pop	r28
    2a08:	df 91       	pop	r29
    2a0a:	08 95       	ret

00002a0c <SPI_sendString>:

/*  Send String  */
void SPI_sendString(u8 *str)
{
    2a0c:	df 93       	push	r29
    2a0e:	cf 93       	push	r28
    2a10:	00 d0       	rcall	.+0      	; 0x2a12 <SPI_sendString+0x6>
    2a12:	0f 92       	push	r0
    2a14:	cd b7       	in	r28, 0x3d	; 61
    2a16:	de b7       	in	r29, 0x3e	; 62
    2a18:	9b 83       	std	Y+3, r25	; 0x03
    2a1a:	8a 83       	std	Y+2, r24	; 0x02
    u8 i = 0;
    2a1c:	19 82       	std	Y+1, r1	; 0x01
    2a1e:	0e c0       	rjmp	.+28     	; 0x2a3c <SPI_sendString+0x30>
    while (str[i] != '\0' && i < MAX_STRING_LENGTH)
    {
        SPI_sendReceiveByte(str[i]);
    2a20:	89 81       	ldd	r24, Y+1	; 0x01
    2a22:	28 2f       	mov	r18, r24
    2a24:	30 e0       	ldi	r19, 0x00	; 0
    2a26:	8a 81       	ldd	r24, Y+2	; 0x02
    2a28:	9b 81       	ldd	r25, Y+3	; 0x03
    2a2a:	fc 01       	movw	r30, r24
    2a2c:	e2 0f       	add	r30, r18
    2a2e:	f3 1f       	adc	r31, r19
    2a30:	80 81       	ld	r24, Z
    2a32:	0e 94 dd 14 	call	0x29ba	; 0x29ba <SPI_sendReceiveByte>
        i++;
    2a36:	89 81       	ldd	r24, Y+1	; 0x01
    2a38:	8f 5f       	subi	r24, 0xFF	; 255
    2a3a:	89 83       	std	Y+1, r24	; 0x01

/*  Send String  */
void SPI_sendString(u8 *str)
{
    u8 i = 0;
    while (str[i] != '\0' && i < MAX_STRING_LENGTH)
    2a3c:	89 81       	ldd	r24, Y+1	; 0x01
    2a3e:	28 2f       	mov	r18, r24
    2a40:	30 e0       	ldi	r19, 0x00	; 0
    2a42:	8a 81       	ldd	r24, Y+2	; 0x02
    2a44:	9b 81       	ldd	r25, Y+3	; 0x03
    2a46:	fc 01       	movw	r30, r24
    2a48:	e2 0f       	add	r30, r18
    2a4a:	f3 1f       	adc	r31, r19
    2a4c:	80 81       	ld	r24, Z
    2a4e:	88 23       	and	r24, r24
    2a50:	19 f0       	breq	.+6      	; 0x2a58 <SPI_sendString+0x4c>
    2a52:	89 81       	ldd	r24, Y+1	; 0x01
    2a54:	82 33       	cpi	r24, 0x32	; 50
    2a56:	20 f3       	brcs	.-56     	; 0x2a20 <SPI_sendString+0x14>
    {
        SPI_sendReceiveByte(str[i]);
        i++;
    }
    /* Send string terminator */
    SPI_sendReceiveByte('#');
    2a58:	83 e2       	ldi	r24, 0x23	; 35
    2a5a:	0e 94 dd 14 	call	0x29ba	; 0x29ba <SPI_sendReceiveByte>
}
    2a5e:	0f 90       	pop	r0
    2a60:	0f 90       	pop	r0
    2a62:	0f 90       	pop	r0
    2a64:	cf 91       	pop	r28
    2a66:	df 91       	pop	r29
    2a68:	08 95       	ret

00002a6a <SPI_receiveString>:

/*  Receive String  */
void SPI_receiveString(u8 *str)
{
    2a6a:	df 93       	push	r29
    2a6c:	cf 93       	push	r28
    2a6e:	00 d0       	rcall	.+0      	; 0x2a70 <SPI_receiveString+0x6>
    2a70:	00 d0       	rcall	.+0      	; 0x2a72 <SPI_receiveString+0x8>
    2a72:	cd b7       	in	r28, 0x3d	; 61
    2a74:	de b7       	in	r29, 0x3e	; 62
    2a76:	9c 83       	std	Y+4, r25	; 0x04
    2a78:	8b 83       	std	Y+3, r24	; 0x03
    u8 i = 0;
    2a7a:	1a 82       	std	Y+2, r1	; 0x02
    u8 data;

    do {
        data = SPI_sendReceiveByteDaisy();
    2a7c:	0e 94 f3 14 	call	0x29e6	; 0x29e6 <SPI_sendReceiveByteDaisy>
    2a80:	89 83       	std	Y+1, r24	; 0x01
        str[i] = data;
    2a82:	8a 81       	ldd	r24, Y+2	; 0x02
    2a84:	28 2f       	mov	r18, r24
    2a86:	30 e0       	ldi	r19, 0x00	; 0
    2a88:	8b 81       	ldd	r24, Y+3	; 0x03
    2a8a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a8c:	fc 01       	movw	r30, r24
    2a8e:	e2 0f       	add	r30, r18
    2a90:	f3 1f       	adc	r31, r19
    2a92:	89 81       	ldd	r24, Y+1	; 0x01
    2a94:	80 83       	st	Z, r24
        i++;
    2a96:	8a 81       	ldd	r24, Y+2	; 0x02
    2a98:	8f 5f       	subi	r24, 0xFF	; 255
    2a9a:	8a 83       	std	Y+2, r24	; 0x02
    } while (data != '#' && i < MAX_STRING_LENGTH - 1);
    2a9c:	89 81       	ldd	r24, Y+1	; 0x01
    2a9e:	83 32       	cpi	r24, 0x23	; 35
    2aa0:	19 f0       	breq	.+6      	; 0x2aa8 <SPI_receiveString+0x3e>
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	81 33       	cpi	r24, 0x31	; 49
    2aa6:	50 f3       	brcs	.-44     	; 0x2a7c <SPI_receiveString+0x12>

    str[i-1] = '\0';   /* Replace '#' with null terminator */
    2aa8:	8a 81       	ldd	r24, Y+2	; 0x02
    2aaa:	88 2f       	mov	r24, r24
    2aac:	90 e0       	ldi	r25, 0x00	; 0
    2aae:	9c 01       	movw	r18, r24
    2ab0:	21 50       	subi	r18, 0x01	; 1
    2ab2:	30 40       	sbci	r19, 0x00	; 0
    2ab4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ab6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ab8:	fc 01       	movw	r30, r24
    2aba:	e2 0f       	add	r30, r18
    2abc:	f3 1f       	adc	r31, r19
    2abe:	10 82       	st	Z, r1
}
    2ac0:	0f 90       	pop	r0
    2ac2:	0f 90       	pop	r0
    2ac4:	0f 90       	pop	r0
    2ac6:	0f 90       	pop	r0
    2ac8:	cf 91       	pop	r28
    2aca:	df 91       	pop	r29
    2acc:	08 95       	ret

00002ace <EXT_interrupt_GIE_state>:
static void (*INT0_callback)(void) = NULL;
static void (*INT1_callback)(void) = NULL;
static void (*INT2_callback)(void) = NULL;

// Enable or disable global interrupt flag (I-bit)
void EXT_interrupt_GIE_state(INT_STATE state) {
    2ace:	df 93       	push	r29
    2ad0:	cf 93       	push	r28
    2ad2:	0f 92       	push	r0
    2ad4:	cd b7       	in	r28, 0x3d	; 61
    2ad6:	de b7       	in	r29, 0x3e	; 62
    2ad8:	89 83       	std	Y+1, r24	; 0x01
    if (state == ENABLE) {
    2ada:	89 81       	ldd	r24, Y+1	; 0x01
    2adc:	81 30       	cpi	r24, 0x01	; 1
    2ade:	41 f4       	brne	.+16     	; 0x2af0 <EXT_interrupt_GIE_state+0x22>
        SET_BIT(SREG, I_BIT);
    2ae0:	af e5       	ldi	r26, 0x5F	; 95
    2ae2:	b0 e0       	ldi	r27, 0x00	; 0
    2ae4:	ef e5       	ldi	r30, 0x5F	; 95
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	80 68       	ori	r24, 0x80	; 128
    2aec:	8c 93       	st	X, r24
    2aee:	07 c0       	rjmp	.+14     	; 0x2afe <EXT_interrupt_GIE_state+0x30>
    } else {
        CLEAR_BIT(SREG, I_BIT);
    2af0:	af e5       	ldi	r26, 0x5F	; 95
    2af2:	b0 e0       	ldi	r27, 0x00	; 0
    2af4:	ef e5       	ldi	r30, 0x5F	; 95
    2af6:	f0 e0       	ldi	r31, 0x00	; 0
    2af8:	80 81       	ld	r24, Z
    2afa:	8f 77       	andi	r24, 0x7F	; 127
    2afc:	8c 93       	st	X, r24
    }
}
    2afe:	0f 90       	pop	r0
    2b00:	cf 91       	pop	r28
    2b02:	df 91       	pop	r29
    2b04:	08 95       	ret

00002b06 <EXT_INT0_init>:

// ================= INT0 =================
void EXT_INT0_init(INT_STATE state, INT_CONTROL ctrl) {
    2b06:	df 93       	push	r29
    2b08:	cf 93       	push	r28
    2b0a:	00 d0       	rcall	.+0      	; 0x2b0c <EXT_INT0_init+0x6>
    2b0c:	00 d0       	rcall	.+0      	; 0x2b0e <EXT_INT0_init+0x8>
    2b0e:	cd b7       	in	r28, 0x3d	; 61
    2b10:	de b7       	in	r29, 0x3e	; 62
    2b12:	89 83       	std	Y+1, r24	; 0x01
    2b14:	6a 83       	std	Y+2, r22	; 0x02
    if (state == ENABLE) {
    2b16:	89 81       	ldd	r24, Y+1	; 0x01
    2b18:	81 30       	cpi	r24, 0x01	; 1
    2b1a:	41 f4       	brne	.+16     	; 0x2b2c <EXT_INT0_init+0x26>
        SET_BIT(GICR, INT0);
    2b1c:	ab e5       	ldi	r26, 0x5B	; 91
    2b1e:	b0 e0       	ldi	r27, 0x00	; 0
    2b20:	eb e5       	ldi	r30, 0x5B	; 91
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	80 81       	ld	r24, Z
    2b26:	80 64       	ori	r24, 0x40	; 64
    2b28:	8c 93       	st	X, r24
    2b2a:	07 c0       	rjmp	.+14     	; 0x2b3a <EXT_INT0_init+0x34>
    } else {
        CLEAR_BIT(GICR, INT0);
    2b2c:	ab e5       	ldi	r26, 0x5B	; 91
    2b2e:	b0 e0       	ldi	r27, 0x00	; 0
    2b30:	eb e5       	ldi	r30, 0x5B	; 91
    2b32:	f0 e0       	ldi	r31, 0x00	; 0
    2b34:	80 81       	ld	r24, Z
    2b36:	8f 7b       	andi	r24, 0xBF	; 191
    2b38:	8c 93       	st	X, r24
    }

    switch (ctrl) {
    2b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b3c:	28 2f       	mov	r18, r24
    2b3e:	30 e0       	ldi	r19, 0x00	; 0
    2b40:	3c 83       	std	Y+4, r19	; 0x04
    2b42:	2b 83       	std	Y+3, r18	; 0x03
    2b44:	8b 81       	ldd	r24, Y+3	; 0x03
    2b46:	9c 81       	ldd	r25, Y+4	; 0x04
    2b48:	81 30       	cpi	r24, 0x01	; 1
    2b4a:	91 05       	cpc	r25, r1
    2b4c:	21 f1       	breq	.+72     	; 0x2b96 <EXT_INT0_init+0x90>
    2b4e:	2b 81       	ldd	r18, Y+3	; 0x03
    2b50:	3c 81       	ldd	r19, Y+4	; 0x04
    2b52:	22 30       	cpi	r18, 0x02	; 2
    2b54:	31 05       	cpc	r19, r1
    2b56:	2c f4       	brge	.+10     	; 0x2b62 <EXT_INT0_init+0x5c>
    2b58:	8b 81       	ldd	r24, Y+3	; 0x03
    2b5a:	9c 81       	ldd	r25, Y+4	; 0x04
    2b5c:	00 97       	sbiw	r24, 0x00	; 0
    2b5e:	61 f0       	breq	.+24     	; 0x2b78 <EXT_INT0_init+0x72>
    2b60:	46 c0       	rjmp	.+140    	; 0x2bee <EXT_INT0_init+0xe8>
    2b62:	2b 81       	ldd	r18, Y+3	; 0x03
    2b64:	3c 81       	ldd	r19, Y+4	; 0x04
    2b66:	22 30       	cpi	r18, 0x02	; 2
    2b68:	31 05       	cpc	r19, r1
    2b6a:	21 f1       	breq	.+72     	; 0x2bb4 <EXT_INT0_init+0xae>
    2b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b6e:	9c 81       	ldd	r25, Y+4	; 0x04
    2b70:	83 30       	cpi	r24, 0x03	; 3
    2b72:	91 05       	cpc	r25, r1
    2b74:	71 f1       	breq	.+92     	; 0x2bd2 <EXT_INT0_init+0xcc>
    2b76:	3b c0       	rjmp	.+118    	; 0x2bee <EXT_INT0_init+0xe8>
        case LOW_LEVEL:
            CLEAR_BIT(MCUCR, ISC00);
    2b78:	a5 e5       	ldi	r26, 0x55	; 85
    2b7a:	b0 e0       	ldi	r27, 0x00	; 0
    2b7c:	e5 e5       	ldi	r30, 0x55	; 85
    2b7e:	f0 e0       	ldi	r31, 0x00	; 0
    2b80:	80 81       	ld	r24, Z
    2b82:	8e 7f       	andi	r24, 0xFE	; 254
    2b84:	8c 93       	st	X, r24
            CLEAR_BIT(MCUCR, ISC01);
    2b86:	a5 e5       	ldi	r26, 0x55	; 85
    2b88:	b0 e0       	ldi	r27, 0x00	; 0
    2b8a:	e5 e5       	ldi	r30, 0x55	; 85
    2b8c:	f0 e0       	ldi	r31, 0x00	; 0
    2b8e:	80 81       	ld	r24, Z
    2b90:	8d 7f       	andi	r24, 0xFD	; 253
    2b92:	8c 93       	st	X, r24
    2b94:	2c c0       	rjmp	.+88     	; 0x2bee <EXT_INT0_init+0xe8>
            break;
        case ANY_CHANGE:
            SET_BIT(MCUCR, ISC00);
    2b96:	a5 e5       	ldi	r26, 0x55	; 85
    2b98:	b0 e0       	ldi	r27, 0x00	; 0
    2b9a:	e5 e5       	ldi	r30, 0x55	; 85
    2b9c:	f0 e0       	ldi	r31, 0x00	; 0
    2b9e:	80 81       	ld	r24, Z
    2ba0:	81 60       	ori	r24, 0x01	; 1
    2ba2:	8c 93       	st	X, r24
            CLEAR_BIT(MCUCR, ISC01);
    2ba4:	a5 e5       	ldi	r26, 0x55	; 85
    2ba6:	b0 e0       	ldi	r27, 0x00	; 0
    2ba8:	e5 e5       	ldi	r30, 0x55	; 85
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	80 81       	ld	r24, Z
    2bae:	8d 7f       	andi	r24, 0xFD	; 253
    2bb0:	8c 93       	st	X, r24
    2bb2:	1d c0       	rjmp	.+58     	; 0x2bee <EXT_INT0_init+0xe8>
            break;
        case FALLING_EDGE:
            CLEAR_BIT(MCUCR, ISC00);
    2bb4:	a5 e5       	ldi	r26, 0x55	; 85
    2bb6:	b0 e0       	ldi	r27, 0x00	; 0
    2bb8:	e5 e5       	ldi	r30, 0x55	; 85
    2bba:	f0 e0       	ldi	r31, 0x00	; 0
    2bbc:	80 81       	ld	r24, Z
    2bbe:	8e 7f       	andi	r24, 0xFE	; 254
    2bc0:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC01);
    2bc2:	a5 e5       	ldi	r26, 0x55	; 85
    2bc4:	b0 e0       	ldi	r27, 0x00	; 0
    2bc6:	e5 e5       	ldi	r30, 0x55	; 85
    2bc8:	f0 e0       	ldi	r31, 0x00	; 0
    2bca:	80 81       	ld	r24, Z
    2bcc:	82 60       	ori	r24, 0x02	; 2
    2bce:	8c 93       	st	X, r24
    2bd0:	0e c0       	rjmp	.+28     	; 0x2bee <EXT_INT0_init+0xe8>
            break;
        case RISING_EDGE:
            SET_BIT(MCUCR, ISC00);
    2bd2:	a5 e5       	ldi	r26, 0x55	; 85
    2bd4:	b0 e0       	ldi	r27, 0x00	; 0
    2bd6:	e5 e5       	ldi	r30, 0x55	; 85
    2bd8:	f0 e0       	ldi	r31, 0x00	; 0
    2bda:	80 81       	ld	r24, Z
    2bdc:	81 60       	ori	r24, 0x01	; 1
    2bde:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC01);
    2be0:	a5 e5       	ldi	r26, 0x55	; 85
    2be2:	b0 e0       	ldi	r27, 0x00	; 0
    2be4:	e5 e5       	ldi	r30, 0x55	; 85
    2be6:	f0 e0       	ldi	r31, 0x00	; 0
    2be8:	80 81       	ld	r24, Z
    2bea:	82 60       	ori	r24, 0x02	; 2
    2bec:	8c 93       	st	X, r24
            break;
    }
}
    2bee:	0f 90       	pop	r0
    2bf0:	0f 90       	pop	r0
    2bf2:	0f 90       	pop	r0
    2bf4:	0f 90       	pop	r0
    2bf6:	cf 91       	pop	r28
    2bf8:	df 91       	pop	r29
    2bfa:	08 95       	ret

00002bfc <EXT_int0_set_cb>:

void EXT_int0_set_cb(void (*cb)(void)) {
    2bfc:	df 93       	push	r29
    2bfe:	cf 93       	push	r28
    2c00:	00 d0       	rcall	.+0      	; 0x2c02 <EXT_int0_set_cb+0x6>
    2c02:	cd b7       	in	r28, 0x3d	; 61
    2c04:	de b7       	in	r29, 0x3e	; 62
    2c06:	9a 83       	std	Y+2, r25	; 0x02
    2c08:	89 83       	std	Y+1, r24	; 0x01
	if(cb != NULL )
    2c0a:	89 81       	ldd	r24, Y+1	; 0x01
    2c0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c0e:	00 97       	sbiw	r24, 0x00	; 0
    2c10:	31 f0       	breq	.+12     	; 0x2c1e <EXT_int0_set_cb+0x22>
    INT0_callback = cb;
    2c12:	89 81       	ldd	r24, Y+1	; 0x01
    2c14:	9a 81       	ldd	r25, Y+2	; 0x02
    2c16:	90 93 d6 01 	sts	0x01D6, r25
    2c1a:	80 93 d5 01 	sts	0x01D5, r24
}
    2c1e:	0f 90       	pop	r0
    2c20:	0f 90       	pop	r0
    2c22:	cf 91       	pop	r28
    2c24:	df 91       	pop	r29
    2c26:	08 95       	ret

00002c28 <__vector_1>:

ISR(INT0_vect) {
    2c28:	1f 92       	push	r1
    2c2a:	0f 92       	push	r0
    2c2c:	0f b6       	in	r0, 0x3f	; 63
    2c2e:	0f 92       	push	r0
    2c30:	11 24       	eor	r1, r1
    2c32:	2f 93       	push	r18
    2c34:	3f 93       	push	r19
    2c36:	4f 93       	push	r20
    2c38:	5f 93       	push	r21
    2c3a:	6f 93       	push	r22
    2c3c:	7f 93       	push	r23
    2c3e:	8f 93       	push	r24
    2c40:	9f 93       	push	r25
    2c42:	af 93       	push	r26
    2c44:	bf 93       	push	r27
    2c46:	ef 93       	push	r30
    2c48:	ff 93       	push	r31
    2c4a:	df 93       	push	r29
    2c4c:	cf 93       	push	r28
    2c4e:	cd b7       	in	r28, 0x3d	; 61
    2c50:	de b7       	in	r29, 0x3e	; 62
    if (INT0_callback != NULL) {
    2c52:	80 91 d5 01 	lds	r24, 0x01D5
    2c56:	90 91 d6 01 	lds	r25, 0x01D6
    2c5a:	00 97       	sbiw	r24, 0x00	; 0
    2c5c:	29 f0       	breq	.+10     	; 0x2c68 <__vector_1+0x40>
        INT0_callback();
    2c5e:	e0 91 d5 01 	lds	r30, 0x01D5
    2c62:	f0 91 d6 01 	lds	r31, 0x01D6
    2c66:	09 95       	icall
    }
}
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	ff 91       	pop	r31
    2c6e:	ef 91       	pop	r30
    2c70:	bf 91       	pop	r27
    2c72:	af 91       	pop	r26
    2c74:	9f 91       	pop	r25
    2c76:	8f 91       	pop	r24
    2c78:	7f 91       	pop	r23
    2c7a:	6f 91       	pop	r22
    2c7c:	5f 91       	pop	r21
    2c7e:	4f 91       	pop	r20
    2c80:	3f 91       	pop	r19
    2c82:	2f 91       	pop	r18
    2c84:	0f 90       	pop	r0
    2c86:	0f be       	out	0x3f, r0	; 63
    2c88:	0f 90       	pop	r0
    2c8a:	1f 90       	pop	r1
    2c8c:	18 95       	reti

00002c8e <EXT_INT1_init>:

// ================= INT1 =================
void EXT_INT1_init(INT_STATE state, INT_CONTROL ctrl) {
    2c8e:	df 93       	push	r29
    2c90:	cf 93       	push	r28
    2c92:	00 d0       	rcall	.+0      	; 0x2c94 <EXT_INT1_init+0x6>
    2c94:	00 d0       	rcall	.+0      	; 0x2c96 <EXT_INT1_init+0x8>
    2c96:	cd b7       	in	r28, 0x3d	; 61
    2c98:	de b7       	in	r29, 0x3e	; 62
    2c9a:	89 83       	std	Y+1, r24	; 0x01
    2c9c:	6a 83       	std	Y+2, r22	; 0x02
    if (state == ENABLE) {
    2c9e:	89 81       	ldd	r24, Y+1	; 0x01
    2ca0:	81 30       	cpi	r24, 0x01	; 1
    2ca2:	41 f4       	brne	.+16     	; 0x2cb4 <EXT_INT1_init+0x26>
        SET_BIT(GICR, INT1);
    2ca4:	ab e5       	ldi	r26, 0x5B	; 91
    2ca6:	b0 e0       	ldi	r27, 0x00	; 0
    2ca8:	eb e5       	ldi	r30, 0x5B	; 91
    2caa:	f0 e0       	ldi	r31, 0x00	; 0
    2cac:	80 81       	ld	r24, Z
    2cae:	80 68       	ori	r24, 0x80	; 128
    2cb0:	8c 93       	st	X, r24
    2cb2:	07 c0       	rjmp	.+14     	; 0x2cc2 <EXT_INT1_init+0x34>
    } else {
        CLEAR_BIT(GICR, INT1);
    2cb4:	ab e5       	ldi	r26, 0x5B	; 91
    2cb6:	b0 e0       	ldi	r27, 0x00	; 0
    2cb8:	eb e5       	ldi	r30, 0x5B	; 91
    2cba:	f0 e0       	ldi	r31, 0x00	; 0
    2cbc:	80 81       	ld	r24, Z
    2cbe:	8f 77       	andi	r24, 0x7F	; 127
    2cc0:	8c 93       	st	X, r24
    }

    switch (ctrl) {
    2cc2:	8a 81       	ldd	r24, Y+2	; 0x02
    2cc4:	28 2f       	mov	r18, r24
    2cc6:	30 e0       	ldi	r19, 0x00	; 0
    2cc8:	3c 83       	std	Y+4, r19	; 0x04
    2cca:	2b 83       	std	Y+3, r18	; 0x03
    2ccc:	8b 81       	ldd	r24, Y+3	; 0x03
    2cce:	9c 81       	ldd	r25, Y+4	; 0x04
    2cd0:	81 30       	cpi	r24, 0x01	; 1
    2cd2:	91 05       	cpc	r25, r1
    2cd4:	21 f1       	breq	.+72     	; 0x2d1e <EXT_INT1_init+0x90>
    2cd6:	2b 81       	ldd	r18, Y+3	; 0x03
    2cd8:	3c 81       	ldd	r19, Y+4	; 0x04
    2cda:	22 30       	cpi	r18, 0x02	; 2
    2cdc:	31 05       	cpc	r19, r1
    2cde:	2c f4       	brge	.+10     	; 0x2cea <EXT_INT1_init+0x5c>
    2ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ce2:	9c 81       	ldd	r25, Y+4	; 0x04
    2ce4:	00 97       	sbiw	r24, 0x00	; 0
    2ce6:	61 f0       	breq	.+24     	; 0x2d00 <EXT_INT1_init+0x72>
    2ce8:	46 c0       	rjmp	.+140    	; 0x2d76 <EXT_INT1_init+0xe8>
    2cea:	2b 81       	ldd	r18, Y+3	; 0x03
    2cec:	3c 81       	ldd	r19, Y+4	; 0x04
    2cee:	22 30       	cpi	r18, 0x02	; 2
    2cf0:	31 05       	cpc	r19, r1
    2cf2:	21 f1       	breq	.+72     	; 0x2d3c <EXT_INT1_init+0xae>
    2cf4:	8b 81       	ldd	r24, Y+3	; 0x03
    2cf6:	9c 81       	ldd	r25, Y+4	; 0x04
    2cf8:	83 30       	cpi	r24, 0x03	; 3
    2cfa:	91 05       	cpc	r25, r1
    2cfc:	71 f1       	breq	.+92     	; 0x2d5a <EXT_INT1_init+0xcc>
    2cfe:	3b c0       	rjmp	.+118    	; 0x2d76 <EXT_INT1_init+0xe8>
        case LOW_LEVEL:
            CLEAR_BIT(MCUCR, ISC10);
    2d00:	a5 e5       	ldi	r26, 0x55	; 85
    2d02:	b0 e0       	ldi	r27, 0x00	; 0
    2d04:	e5 e5       	ldi	r30, 0x55	; 85
    2d06:	f0 e0       	ldi	r31, 0x00	; 0
    2d08:	80 81       	ld	r24, Z
    2d0a:	8b 7f       	andi	r24, 0xFB	; 251
    2d0c:	8c 93       	st	X, r24
            CLEAR_BIT(MCUCR, ISC11);
    2d0e:	a5 e5       	ldi	r26, 0x55	; 85
    2d10:	b0 e0       	ldi	r27, 0x00	; 0
    2d12:	e5 e5       	ldi	r30, 0x55	; 85
    2d14:	f0 e0       	ldi	r31, 0x00	; 0
    2d16:	80 81       	ld	r24, Z
    2d18:	87 7f       	andi	r24, 0xF7	; 247
    2d1a:	8c 93       	st	X, r24
    2d1c:	2c c0       	rjmp	.+88     	; 0x2d76 <EXT_INT1_init+0xe8>
            break;
        case ANY_CHANGE:
            SET_BIT(MCUCR, ISC10);
    2d1e:	a5 e5       	ldi	r26, 0x55	; 85
    2d20:	b0 e0       	ldi	r27, 0x00	; 0
    2d22:	e5 e5       	ldi	r30, 0x55	; 85
    2d24:	f0 e0       	ldi	r31, 0x00	; 0
    2d26:	80 81       	ld	r24, Z
    2d28:	84 60       	ori	r24, 0x04	; 4
    2d2a:	8c 93       	st	X, r24
            CLEAR_BIT(MCUCR, ISC11);
    2d2c:	a5 e5       	ldi	r26, 0x55	; 85
    2d2e:	b0 e0       	ldi	r27, 0x00	; 0
    2d30:	e5 e5       	ldi	r30, 0x55	; 85
    2d32:	f0 e0       	ldi	r31, 0x00	; 0
    2d34:	80 81       	ld	r24, Z
    2d36:	87 7f       	andi	r24, 0xF7	; 247
    2d38:	8c 93       	st	X, r24
    2d3a:	1d c0       	rjmp	.+58     	; 0x2d76 <EXT_INT1_init+0xe8>
            break;
        case FALLING_EDGE:
            CLEAR_BIT(MCUCR, ISC10);
    2d3c:	a5 e5       	ldi	r26, 0x55	; 85
    2d3e:	b0 e0       	ldi	r27, 0x00	; 0
    2d40:	e5 e5       	ldi	r30, 0x55	; 85
    2d42:	f0 e0       	ldi	r31, 0x00	; 0
    2d44:	80 81       	ld	r24, Z
    2d46:	8b 7f       	andi	r24, 0xFB	; 251
    2d48:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC11);
    2d4a:	a5 e5       	ldi	r26, 0x55	; 85
    2d4c:	b0 e0       	ldi	r27, 0x00	; 0
    2d4e:	e5 e5       	ldi	r30, 0x55	; 85
    2d50:	f0 e0       	ldi	r31, 0x00	; 0
    2d52:	80 81       	ld	r24, Z
    2d54:	88 60       	ori	r24, 0x08	; 8
    2d56:	8c 93       	st	X, r24
    2d58:	0e c0       	rjmp	.+28     	; 0x2d76 <EXT_INT1_init+0xe8>
            break;
        case RISING_EDGE:
            SET_BIT(MCUCR, ISC10);
    2d5a:	a5 e5       	ldi	r26, 0x55	; 85
    2d5c:	b0 e0       	ldi	r27, 0x00	; 0
    2d5e:	e5 e5       	ldi	r30, 0x55	; 85
    2d60:	f0 e0       	ldi	r31, 0x00	; 0
    2d62:	80 81       	ld	r24, Z
    2d64:	84 60       	ori	r24, 0x04	; 4
    2d66:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC11);
    2d68:	a5 e5       	ldi	r26, 0x55	; 85
    2d6a:	b0 e0       	ldi	r27, 0x00	; 0
    2d6c:	e5 e5       	ldi	r30, 0x55	; 85
    2d6e:	f0 e0       	ldi	r31, 0x00	; 0
    2d70:	80 81       	ld	r24, Z
    2d72:	88 60       	ori	r24, 0x08	; 8
    2d74:	8c 93       	st	X, r24
            break;
    }
}
    2d76:	0f 90       	pop	r0
    2d78:	0f 90       	pop	r0
    2d7a:	0f 90       	pop	r0
    2d7c:	0f 90       	pop	r0
    2d7e:	cf 91       	pop	r28
    2d80:	df 91       	pop	r29
    2d82:	08 95       	ret

00002d84 <EXT_int1_set_cb>:

void EXT_int1_set_cb(void (*cb)(void)) {
    2d84:	df 93       	push	r29
    2d86:	cf 93       	push	r28
    2d88:	00 d0       	rcall	.+0      	; 0x2d8a <EXT_int1_set_cb+0x6>
    2d8a:	cd b7       	in	r28, 0x3d	; 61
    2d8c:	de b7       	in	r29, 0x3e	; 62
    2d8e:	9a 83       	std	Y+2, r25	; 0x02
    2d90:	89 83       	std	Y+1, r24	; 0x01
    INT1_callback = cb;
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	9a 81       	ldd	r25, Y+2	; 0x02
    2d96:	90 93 d8 01 	sts	0x01D8, r25
    2d9a:	80 93 d7 01 	sts	0x01D7, r24
}
    2d9e:	0f 90       	pop	r0
    2da0:	0f 90       	pop	r0
    2da2:	cf 91       	pop	r28
    2da4:	df 91       	pop	r29
    2da6:	08 95       	ret

00002da8 <__vector_2>:

ISR(INT1_vect) {
    2da8:	1f 92       	push	r1
    2daa:	0f 92       	push	r0
    2dac:	0f b6       	in	r0, 0x3f	; 63
    2dae:	0f 92       	push	r0
    2db0:	11 24       	eor	r1, r1
    2db2:	2f 93       	push	r18
    2db4:	3f 93       	push	r19
    2db6:	4f 93       	push	r20
    2db8:	5f 93       	push	r21
    2dba:	6f 93       	push	r22
    2dbc:	7f 93       	push	r23
    2dbe:	8f 93       	push	r24
    2dc0:	9f 93       	push	r25
    2dc2:	af 93       	push	r26
    2dc4:	bf 93       	push	r27
    2dc6:	ef 93       	push	r30
    2dc8:	ff 93       	push	r31
    2dca:	df 93       	push	r29
    2dcc:	cf 93       	push	r28
    2dce:	cd b7       	in	r28, 0x3d	; 61
    2dd0:	de b7       	in	r29, 0x3e	; 62
    if (INT1_callback != NULL) {
    2dd2:	80 91 d7 01 	lds	r24, 0x01D7
    2dd6:	90 91 d8 01 	lds	r25, 0x01D8
    2dda:	00 97       	sbiw	r24, 0x00	; 0
    2ddc:	29 f0       	breq	.+10     	; 0x2de8 <__vector_2+0x40>
        INT1_callback();
    2dde:	e0 91 d7 01 	lds	r30, 0x01D7
    2de2:	f0 91 d8 01 	lds	r31, 0x01D8
    2de6:	09 95       	icall
    }
}
    2de8:	cf 91       	pop	r28
    2dea:	df 91       	pop	r29
    2dec:	ff 91       	pop	r31
    2dee:	ef 91       	pop	r30
    2df0:	bf 91       	pop	r27
    2df2:	af 91       	pop	r26
    2df4:	9f 91       	pop	r25
    2df6:	8f 91       	pop	r24
    2df8:	7f 91       	pop	r23
    2dfa:	6f 91       	pop	r22
    2dfc:	5f 91       	pop	r21
    2dfe:	4f 91       	pop	r20
    2e00:	3f 91       	pop	r19
    2e02:	2f 91       	pop	r18
    2e04:	0f 90       	pop	r0
    2e06:	0f be       	out	0x3f, r0	; 63
    2e08:	0f 90       	pop	r0
    2e0a:	1f 90       	pop	r1
    2e0c:	18 95       	reti

00002e0e <EXT_INT2_init>:

// ================= INT2 =================
void EXT_INT2_init(INT_STATE state, INT_CONTROL ctrl) {
    2e0e:	df 93       	push	r29
    2e10:	cf 93       	push	r28
    2e12:	00 d0       	rcall	.+0      	; 0x2e14 <EXT_INT2_init+0x6>
    2e14:	cd b7       	in	r28, 0x3d	; 61
    2e16:	de b7       	in	r29, 0x3e	; 62
    2e18:	89 83       	std	Y+1, r24	; 0x01
    2e1a:	6a 83       	std	Y+2, r22	; 0x02
    if (state == ENABLE) {
    2e1c:	89 81       	ldd	r24, Y+1	; 0x01
    2e1e:	81 30       	cpi	r24, 0x01	; 1
    2e20:	41 f4       	brne	.+16     	; 0x2e32 <EXT_INT2_init+0x24>
        SET_BIT(GICR, INT2);
    2e22:	ab e5       	ldi	r26, 0x5B	; 91
    2e24:	b0 e0       	ldi	r27, 0x00	; 0
    2e26:	eb e5       	ldi	r30, 0x5B	; 91
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	80 81       	ld	r24, Z
    2e2c:	80 62       	ori	r24, 0x20	; 32
    2e2e:	8c 93       	st	X, r24
    2e30:	07 c0       	rjmp	.+14     	; 0x2e40 <EXT_INT2_init+0x32>
    } else {
        CLEAR_BIT(GICR, INT2);
    2e32:	ab e5       	ldi	r26, 0x5B	; 91
    2e34:	b0 e0       	ldi	r27, 0x00	; 0
    2e36:	eb e5       	ldi	r30, 0x5B	; 91
    2e38:	f0 e0       	ldi	r31, 0x00	; 0
    2e3a:	80 81       	ld	r24, Z
    2e3c:	8f 7d       	andi	r24, 0xDF	; 223
    2e3e:	8c 93       	st	X, r24
    }

    if (ctrl == FALLING_EDGE) {
    2e40:	8a 81       	ldd	r24, Y+2	; 0x02
    2e42:	82 30       	cpi	r24, 0x02	; 2
    2e44:	41 f4       	brne	.+16     	; 0x2e56 <EXT_INT2_init+0x48>
        CLEAR_BIT(MCUCSR, ISC2);
    2e46:	a4 e5       	ldi	r26, 0x54	; 84
    2e48:	b0 e0       	ldi	r27, 0x00	; 0
    2e4a:	e4 e5       	ldi	r30, 0x54	; 84
    2e4c:	f0 e0       	ldi	r31, 0x00	; 0
    2e4e:	80 81       	ld	r24, Z
    2e50:	8f 7b       	andi	r24, 0xBF	; 191
    2e52:	8c 93       	st	X, r24
    2e54:	0a c0       	rjmp	.+20     	; 0x2e6a <EXT_INT2_init+0x5c>
    } else if (ctrl == RISING_EDGE) {
    2e56:	8a 81       	ldd	r24, Y+2	; 0x02
    2e58:	83 30       	cpi	r24, 0x03	; 3
    2e5a:	39 f4       	brne	.+14     	; 0x2e6a <EXT_INT2_init+0x5c>
        SET_BIT(MCUCSR, ISC2);
    2e5c:	a4 e5       	ldi	r26, 0x54	; 84
    2e5e:	b0 e0       	ldi	r27, 0x00	; 0
    2e60:	e4 e5       	ldi	r30, 0x54	; 84
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	80 64       	ori	r24, 0x40	; 64
    2e68:	8c 93       	st	X, r24
    }
}
    2e6a:	0f 90       	pop	r0
    2e6c:	0f 90       	pop	r0
    2e6e:	cf 91       	pop	r28
    2e70:	df 91       	pop	r29
    2e72:	08 95       	ret

00002e74 <EXT_int2_set_cb>:

void EXT_int2_set_cb(void (*cb)(void)) {
    2e74:	df 93       	push	r29
    2e76:	cf 93       	push	r28
    2e78:	00 d0       	rcall	.+0      	; 0x2e7a <EXT_int2_set_cb+0x6>
    2e7a:	cd b7       	in	r28, 0x3d	; 61
    2e7c:	de b7       	in	r29, 0x3e	; 62
    2e7e:	9a 83       	std	Y+2, r25	; 0x02
    2e80:	89 83       	std	Y+1, r24	; 0x01
    INT2_callback = cb;
    2e82:	89 81       	ldd	r24, Y+1	; 0x01
    2e84:	9a 81       	ldd	r25, Y+2	; 0x02
    2e86:	90 93 da 01 	sts	0x01DA, r25
    2e8a:	80 93 d9 01 	sts	0x01D9, r24
}
    2e8e:	0f 90       	pop	r0
    2e90:	0f 90       	pop	r0
    2e92:	cf 91       	pop	r28
    2e94:	df 91       	pop	r29
    2e96:	08 95       	ret

00002e98 <__vector_3>:

ISR(INT2_vect) {
    2e98:	1f 92       	push	r1
    2e9a:	0f 92       	push	r0
    2e9c:	0f b6       	in	r0, 0x3f	; 63
    2e9e:	0f 92       	push	r0
    2ea0:	11 24       	eor	r1, r1
    2ea2:	2f 93       	push	r18
    2ea4:	3f 93       	push	r19
    2ea6:	4f 93       	push	r20
    2ea8:	5f 93       	push	r21
    2eaa:	6f 93       	push	r22
    2eac:	7f 93       	push	r23
    2eae:	8f 93       	push	r24
    2eb0:	9f 93       	push	r25
    2eb2:	af 93       	push	r26
    2eb4:	bf 93       	push	r27
    2eb6:	ef 93       	push	r30
    2eb8:	ff 93       	push	r31
    2eba:	df 93       	push	r29
    2ebc:	cf 93       	push	r28
    2ebe:	cd b7       	in	r28, 0x3d	; 61
    2ec0:	de b7       	in	r29, 0x3e	; 62
    if (INT2_callback != NULL) {
    2ec2:	80 91 d9 01 	lds	r24, 0x01D9
    2ec6:	90 91 da 01 	lds	r25, 0x01DA
    2eca:	00 97       	sbiw	r24, 0x00	; 0
    2ecc:	29 f0       	breq	.+10     	; 0x2ed8 <__vector_3+0x40>
        INT2_callback();
    2ece:	e0 91 d9 01 	lds	r30, 0x01D9
    2ed2:	f0 91 da 01 	lds	r31, 0x01DA
    2ed6:	09 95       	icall
    }
}
    2ed8:	cf 91       	pop	r28
    2eda:	df 91       	pop	r29
    2edc:	ff 91       	pop	r31
    2ede:	ef 91       	pop	r30
    2ee0:	bf 91       	pop	r27
    2ee2:	af 91       	pop	r26
    2ee4:	9f 91       	pop	r25
    2ee6:	8f 91       	pop	r24
    2ee8:	7f 91       	pop	r23
    2eea:	6f 91       	pop	r22
    2eec:	5f 91       	pop	r21
    2eee:	4f 91       	pop	r20
    2ef0:	3f 91       	pop	r19
    2ef2:	2f 91       	pop	r18
    2ef4:	0f 90       	pop	r0
    2ef6:	0f be       	out	0x3f, r0	; 63
    2ef8:	0f 90       	pop	r0
    2efa:	1f 90       	pop	r1
    2efc:	18 95       	reti

00002efe <DIO_voidSetPortDir>:
#include "DIO_interface.h"
#include "DIO_private.h"
#include "../../LIB/bit_math.h"


void DIO_voidSetPortDir(u8 Copy_u8PortNum, u8 Copy_u8PortDirection) {
    2efe:	df 93       	push	r29
    2f00:	cf 93       	push	r28
    2f02:	00 d0       	rcall	.+0      	; 0x2f04 <DIO_voidSetPortDir+0x6>
    2f04:	00 d0       	rcall	.+0      	; 0x2f06 <DIO_voidSetPortDir+0x8>
    2f06:	cd b7       	in	r28, 0x3d	; 61
    2f08:	de b7       	in	r29, 0x3e	; 62
    2f0a:	89 83       	std	Y+1, r24	; 0x01
    2f0c:	6a 83       	std	Y+2, r22	; 0x02
	if (Copy_u8PortNum >= NUM_OF_PORTS) {
    2f0e:	89 81       	ldd	r24, Y+1	; 0x01
    2f10:	84 30       	cpi	r24, 0x04	; 4
    2f12:	90 f5       	brcc	.+100    	; 0x2f78 <DIO_voidSetPortDir+0x7a>
		return;
	}

	switch (Copy_u8PortNum) {
    2f14:	89 81       	ldd	r24, Y+1	; 0x01
    2f16:	28 2f       	mov	r18, r24
    2f18:	30 e0       	ldi	r19, 0x00	; 0
    2f1a:	3c 83       	std	Y+4, r19	; 0x04
    2f1c:	2b 83       	std	Y+3, r18	; 0x03
    2f1e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f20:	9c 81       	ldd	r25, Y+4	; 0x04
    2f22:	81 30       	cpi	r24, 0x01	; 1
    2f24:	91 05       	cpc	r25, r1
    2f26:	d1 f0       	breq	.+52     	; 0x2f5c <DIO_voidSetPortDir+0x5e>
    2f28:	2b 81       	ldd	r18, Y+3	; 0x03
    2f2a:	3c 81       	ldd	r19, Y+4	; 0x04
    2f2c:	22 30       	cpi	r18, 0x02	; 2
    2f2e:	31 05       	cpc	r19, r1
    2f30:	2c f4       	brge	.+10     	; 0x2f3c <DIO_voidSetPortDir+0x3e>
    2f32:	8b 81       	ldd	r24, Y+3	; 0x03
    2f34:	9c 81       	ldd	r25, Y+4	; 0x04
    2f36:	00 97       	sbiw	r24, 0x00	; 0
    2f38:	61 f0       	breq	.+24     	; 0x2f52 <DIO_voidSetPortDir+0x54>
    2f3a:	1e c0       	rjmp	.+60     	; 0x2f78 <DIO_voidSetPortDir+0x7a>
    2f3c:	2b 81       	ldd	r18, Y+3	; 0x03
    2f3e:	3c 81       	ldd	r19, Y+4	; 0x04
    2f40:	22 30       	cpi	r18, 0x02	; 2
    2f42:	31 05       	cpc	r19, r1
    2f44:	81 f0       	breq	.+32     	; 0x2f66 <DIO_voidSetPortDir+0x68>
    2f46:	8b 81       	ldd	r24, Y+3	; 0x03
    2f48:	9c 81       	ldd	r25, Y+4	; 0x04
    2f4a:	83 30       	cpi	r24, 0x03	; 3
    2f4c:	91 05       	cpc	r25, r1
    2f4e:	81 f0       	breq	.+32     	; 0x2f70 <DIO_voidSetPortDir+0x72>
    2f50:	13 c0       	rjmp	.+38     	; 0x2f78 <DIO_voidSetPortDir+0x7a>
	case PORTA_ID:
		DDRA = Copy_u8PortDirection;
    2f52:	ea e3       	ldi	r30, 0x3A	; 58
    2f54:	f0 e0       	ldi	r31, 0x00	; 0
    2f56:	8a 81       	ldd	r24, Y+2	; 0x02
    2f58:	80 83       	st	Z, r24
    2f5a:	0e c0       	rjmp	.+28     	; 0x2f78 <DIO_voidSetPortDir+0x7a>
		break;
	case PORTB_ID:
		DDRB = Copy_u8PortDirection;
    2f5c:	e7 e3       	ldi	r30, 0x37	; 55
    2f5e:	f0 e0       	ldi	r31, 0x00	; 0
    2f60:	8a 81       	ldd	r24, Y+2	; 0x02
    2f62:	80 83       	st	Z, r24
    2f64:	09 c0       	rjmp	.+18     	; 0x2f78 <DIO_voidSetPortDir+0x7a>
		break;
	case PORTC_ID:
		DDRC = Copy_u8PortDirection;
    2f66:	e4 e3       	ldi	r30, 0x34	; 52
    2f68:	f0 e0       	ldi	r31, 0x00	; 0
    2f6a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f6c:	80 83       	st	Z, r24
    2f6e:	04 c0       	rjmp	.+8      	; 0x2f78 <DIO_voidSetPortDir+0x7a>
		break;
	case PORTD_ID:
		DDRD = Copy_u8PortDirection;
    2f70:	e1 e3       	ldi	r30, 0x31	; 49
    2f72:	f0 e0       	ldi	r31, 0x00	; 0
    2f74:	8a 81       	ldd	r24, Y+2	; 0x02
    2f76:	80 83       	st	Z, r24
		break;
	}
}
    2f78:	0f 90       	pop	r0
    2f7a:	0f 90       	pop	r0
    2f7c:	0f 90       	pop	r0
    2f7e:	0f 90       	pop	r0
    2f80:	cf 91       	pop	r28
    2f82:	df 91       	pop	r29
    2f84:	08 95       	ret

00002f86 <DIO_voidSetPortValue>:
void DIO_voidSetPortValue(u8 Copy_u8PortNum, u8 Copy_u8PortValue) {
    2f86:	df 93       	push	r29
    2f88:	cf 93       	push	r28
    2f8a:	00 d0       	rcall	.+0      	; 0x2f8c <DIO_voidSetPortValue+0x6>
    2f8c:	00 d0       	rcall	.+0      	; 0x2f8e <DIO_voidSetPortValue+0x8>
    2f8e:	cd b7       	in	r28, 0x3d	; 61
    2f90:	de b7       	in	r29, 0x3e	; 62
    2f92:	89 83       	std	Y+1, r24	; 0x01
    2f94:	6a 83       	std	Y+2, r22	; 0x02
	if (Copy_u8PortNum >= NUM_OF_PORTS) {
    2f96:	89 81       	ldd	r24, Y+1	; 0x01
    2f98:	84 30       	cpi	r24, 0x04	; 4
    2f9a:	90 f5       	brcc	.+100    	; 0x3000 <DIO_voidSetPortValue+0x7a>
		return;
	}

	switch (Copy_u8PortNum) {
    2f9c:	89 81       	ldd	r24, Y+1	; 0x01
    2f9e:	28 2f       	mov	r18, r24
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	3c 83       	std	Y+4, r19	; 0x04
    2fa4:	2b 83       	std	Y+3, r18	; 0x03
    2fa6:	8b 81       	ldd	r24, Y+3	; 0x03
    2fa8:	9c 81       	ldd	r25, Y+4	; 0x04
    2faa:	81 30       	cpi	r24, 0x01	; 1
    2fac:	91 05       	cpc	r25, r1
    2fae:	d1 f0       	breq	.+52     	; 0x2fe4 <DIO_voidSetPortValue+0x5e>
    2fb0:	2b 81       	ldd	r18, Y+3	; 0x03
    2fb2:	3c 81       	ldd	r19, Y+4	; 0x04
    2fb4:	22 30       	cpi	r18, 0x02	; 2
    2fb6:	31 05       	cpc	r19, r1
    2fb8:	2c f4       	brge	.+10     	; 0x2fc4 <DIO_voidSetPortValue+0x3e>
    2fba:	8b 81       	ldd	r24, Y+3	; 0x03
    2fbc:	9c 81       	ldd	r25, Y+4	; 0x04
    2fbe:	00 97       	sbiw	r24, 0x00	; 0
    2fc0:	61 f0       	breq	.+24     	; 0x2fda <DIO_voidSetPortValue+0x54>
    2fc2:	1e c0       	rjmp	.+60     	; 0x3000 <DIO_voidSetPortValue+0x7a>
    2fc4:	2b 81       	ldd	r18, Y+3	; 0x03
    2fc6:	3c 81       	ldd	r19, Y+4	; 0x04
    2fc8:	22 30       	cpi	r18, 0x02	; 2
    2fca:	31 05       	cpc	r19, r1
    2fcc:	81 f0       	breq	.+32     	; 0x2fee <DIO_voidSetPortValue+0x68>
    2fce:	8b 81       	ldd	r24, Y+3	; 0x03
    2fd0:	9c 81       	ldd	r25, Y+4	; 0x04
    2fd2:	83 30       	cpi	r24, 0x03	; 3
    2fd4:	91 05       	cpc	r25, r1
    2fd6:	81 f0       	breq	.+32     	; 0x2ff8 <DIO_voidSetPortValue+0x72>
    2fd8:	13 c0       	rjmp	.+38     	; 0x3000 <DIO_voidSetPortValue+0x7a>
	case PORTA_ID:
		PORTA = Copy_u8PortValue;
    2fda:	eb e3       	ldi	r30, 0x3B	; 59
    2fdc:	f0 e0       	ldi	r31, 0x00	; 0
    2fde:	8a 81       	ldd	r24, Y+2	; 0x02
    2fe0:	80 83       	st	Z, r24
    2fe2:	0e c0       	rjmp	.+28     	; 0x3000 <DIO_voidSetPortValue+0x7a>
		break;
	case PORTB_ID:
		PORTB = Copy_u8PortValue;
    2fe4:	e8 e3       	ldi	r30, 0x38	; 56
    2fe6:	f0 e0       	ldi	r31, 0x00	; 0
    2fe8:	8a 81       	ldd	r24, Y+2	; 0x02
    2fea:	80 83       	st	Z, r24
    2fec:	09 c0       	rjmp	.+18     	; 0x3000 <DIO_voidSetPortValue+0x7a>
		break;
	case PORTC_ID:
		PORTC = Copy_u8PortValue;
    2fee:	e5 e3       	ldi	r30, 0x35	; 53
    2ff0:	f0 e0       	ldi	r31, 0x00	; 0
    2ff2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff4:	80 83       	st	Z, r24
    2ff6:	04 c0       	rjmp	.+8      	; 0x3000 <DIO_voidSetPortValue+0x7a>
		break;
	case PORTD_ID:
		PORTD = Copy_u8PortValue;
    2ff8:	e2 e3       	ldi	r30, 0x32	; 50
    2ffa:	f0 e0       	ldi	r31, 0x00	; 0
    2ffc:	8a 81       	ldd	r24, Y+2	; 0x02
    2ffe:	80 83       	st	Z, r24
		break;
	}
}
    3000:	0f 90       	pop	r0
    3002:	0f 90       	pop	r0
    3004:	0f 90       	pop	r0
    3006:	0f 90       	pop	r0
    3008:	cf 91       	pop	r28
    300a:	df 91       	pop	r29
    300c:	08 95       	ret

0000300e <DIO_voidSetPinDir>:


void DIO_voidSetPinDir(u8 Copy_u8PortNum, u8 Copy_u8PinNum, u8 Copy_u8PinDirection) {
    300e:	df 93       	push	r29
    3010:	cf 93       	push	r28
    3012:	00 d0       	rcall	.+0      	; 0x3014 <DIO_voidSetPinDir+0x6>
    3014:	00 d0       	rcall	.+0      	; 0x3016 <DIO_voidSetPinDir+0x8>
    3016:	0f 92       	push	r0
    3018:	cd b7       	in	r28, 0x3d	; 61
    301a:	de b7       	in	r29, 0x3e	; 62
    301c:	89 83       	std	Y+1, r24	; 0x01
    301e:	6a 83       	std	Y+2, r22	; 0x02
    3020:	4b 83       	std	Y+3, r20	; 0x03
	if ((Copy_u8PinNum >= NUM_OF_PINS_PER_PORT) || (Copy_u8PortNum >= NUM_OF_PORTS)) {
    3022:	8a 81       	ldd	r24, Y+2	; 0x02
    3024:	88 30       	cpi	r24, 0x08	; 8
    3026:	08 f0       	brcs	.+2      	; 0x302a <DIO_voidSetPinDir+0x1c>
    3028:	d5 c0       	rjmp	.+426    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
    302a:	89 81       	ldd	r24, Y+1	; 0x01
    302c:	84 30       	cpi	r24, 0x04	; 4
    302e:	08 f0       	brcs	.+2      	; 0x3032 <DIO_voidSetPinDir+0x24>
    3030:	d1 c0       	rjmp	.+418    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		/* Do nothing */
		return;
	}

	switch (Copy_u8PortNum) {
    3032:	89 81       	ldd	r24, Y+1	; 0x01
    3034:	28 2f       	mov	r18, r24
    3036:	30 e0       	ldi	r19, 0x00	; 0
    3038:	3d 83       	std	Y+5, r19	; 0x05
    303a:	2c 83       	std	Y+4, r18	; 0x04
    303c:	8c 81       	ldd	r24, Y+4	; 0x04
    303e:	9d 81       	ldd	r25, Y+5	; 0x05
    3040:	81 30       	cpi	r24, 0x01	; 1
    3042:	91 05       	cpc	r25, r1
    3044:	09 f4       	brne	.+2      	; 0x3048 <DIO_voidSetPinDir+0x3a>
    3046:	43 c0       	rjmp	.+134    	; 0x30ce <DIO_voidSetPinDir+0xc0>
    3048:	2c 81       	ldd	r18, Y+4	; 0x04
    304a:	3d 81       	ldd	r19, Y+5	; 0x05
    304c:	22 30       	cpi	r18, 0x02	; 2
    304e:	31 05       	cpc	r19, r1
    3050:	2c f4       	brge	.+10     	; 0x305c <DIO_voidSetPinDir+0x4e>
    3052:	8c 81       	ldd	r24, Y+4	; 0x04
    3054:	9d 81       	ldd	r25, Y+5	; 0x05
    3056:	00 97       	sbiw	r24, 0x00	; 0
    3058:	71 f0       	breq	.+28     	; 0x3076 <DIO_voidSetPinDir+0x68>
    305a:	bc c0       	rjmp	.+376    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
    305c:	2c 81       	ldd	r18, Y+4	; 0x04
    305e:	3d 81       	ldd	r19, Y+5	; 0x05
    3060:	22 30       	cpi	r18, 0x02	; 2
    3062:	31 05       	cpc	r19, r1
    3064:	09 f4       	brne	.+2      	; 0x3068 <DIO_voidSetPinDir+0x5a>
    3066:	5f c0       	rjmp	.+190    	; 0x3126 <DIO_voidSetPinDir+0x118>
    3068:	8c 81       	ldd	r24, Y+4	; 0x04
    306a:	9d 81       	ldd	r25, Y+5	; 0x05
    306c:	83 30       	cpi	r24, 0x03	; 3
    306e:	91 05       	cpc	r25, r1
    3070:	09 f4       	brne	.+2      	; 0x3074 <DIO_voidSetPinDir+0x66>
    3072:	85 c0       	rjmp	.+266    	; 0x317e <DIO_voidSetPinDir+0x170>
    3074:	af c0       	rjmp	.+350    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
	case PORTA_ID:
		if (Copy_u8PinDirection == PIN_OUTPUT) SET_BIT(DDRA, Copy_u8PinNum);
    3076:	8b 81       	ldd	r24, Y+3	; 0x03
    3078:	81 30       	cpi	r24, 0x01	; 1
    307a:	a1 f4       	brne	.+40     	; 0x30a4 <DIO_voidSetPinDir+0x96>
    307c:	aa e3       	ldi	r26, 0x3A	; 58
    307e:	b0 e0       	ldi	r27, 0x00	; 0
    3080:	ea e3       	ldi	r30, 0x3A	; 58
    3082:	f0 e0       	ldi	r31, 0x00	; 0
    3084:	80 81       	ld	r24, Z
    3086:	48 2f       	mov	r20, r24
    3088:	8a 81       	ldd	r24, Y+2	; 0x02
    308a:	28 2f       	mov	r18, r24
    308c:	30 e0       	ldi	r19, 0x00	; 0
    308e:	81 e0       	ldi	r24, 0x01	; 1
    3090:	90 e0       	ldi	r25, 0x00	; 0
    3092:	02 2e       	mov	r0, r18
    3094:	02 c0       	rjmp	.+4      	; 0x309a <DIO_voidSetPinDir+0x8c>
    3096:	88 0f       	add	r24, r24
    3098:	99 1f       	adc	r25, r25
    309a:	0a 94       	dec	r0
    309c:	e2 f7       	brpl	.-8      	; 0x3096 <DIO_voidSetPinDir+0x88>
    309e:	84 2b       	or	r24, r20
    30a0:	8c 93       	st	X, r24
    30a2:	98 c0       	rjmp	.+304    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		else CLEAR_BIT(DDRA, Copy_u8PinNum);
    30a4:	aa e3       	ldi	r26, 0x3A	; 58
    30a6:	b0 e0       	ldi	r27, 0x00	; 0
    30a8:	ea e3       	ldi	r30, 0x3A	; 58
    30aa:	f0 e0       	ldi	r31, 0x00	; 0
    30ac:	80 81       	ld	r24, Z
    30ae:	48 2f       	mov	r20, r24
    30b0:	8a 81       	ldd	r24, Y+2	; 0x02
    30b2:	28 2f       	mov	r18, r24
    30b4:	30 e0       	ldi	r19, 0x00	; 0
    30b6:	81 e0       	ldi	r24, 0x01	; 1
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	02 2e       	mov	r0, r18
    30bc:	02 c0       	rjmp	.+4      	; 0x30c2 <DIO_voidSetPinDir+0xb4>
    30be:	88 0f       	add	r24, r24
    30c0:	99 1f       	adc	r25, r25
    30c2:	0a 94       	dec	r0
    30c4:	e2 f7       	brpl	.-8      	; 0x30be <DIO_voidSetPinDir+0xb0>
    30c6:	80 95       	com	r24
    30c8:	84 23       	and	r24, r20
    30ca:	8c 93       	st	X, r24
    30cc:	83 c0       	rjmp	.+262    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		break;
	case PORTB_ID:
		if (Copy_u8PinDirection == PIN_OUTPUT) SET_BIT(DDRB, Copy_u8PinNum);
    30ce:	8b 81       	ldd	r24, Y+3	; 0x03
    30d0:	81 30       	cpi	r24, 0x01	; 1
    30d2:	a1 f4       	brne	.+40     	; 0x30fc <DIO_voidSetPinDir+0xee>
    30d4:	a7 e3       	ldi	r26, 0x37	; 55
    30d6:	b0 e0       	ldi	r27, 0x00	; 0
    30d8:	e7 e3       	ldi	r30, 0x37	; 55
    30da:	f0 e0       	ldi	r31, 0x00	; 0
    30dc:	80 81       	ld	r24, Z
    30de:	48 2f       	mov	r20, r24
    30e0:	8a 81       	ldd	r24, Y+2	; 0x02
    30e2:	28 2f       	mov	r18, r24
    30e4:	30 e0       	ldi	r19, 0x00	; 0
    30e6:	81 e0       	ldi	r24, 0x01	; 1
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	02 2e       	mov	r0, r18
    30ec:	02 c0       	rjmp	.+4      	; 0x30f2 <DIO_voidSetPinDir+0xe4>
    30ee:	88 0f       	add	r24, r24
    30f0:	99 1f       	adc	r25, r25
    30f2:	0a 94       	dec	r0
    30f4:	e2 f7       	brpl	.-8      	; 0x30ee <DIO_voidSetPinDir+0xe0>
    30f6:	84 2b       	or	r24, r20
    30f8:	8c 93       	st	X, r24
    30fa:	6c c0       	rjmp	.+216    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		else CLEAR_BIT(DDRB, Copy_u8PinNum);
    30fc:	a7 e3       	ldi	r26, 0x37	; 55
    30fe:	b0 e0       	ldi	r27, 0x00	; 0
    3100:	e7 e3       	ldi	r30, 0x37	; 55
    3102:	f0 e0       	ldi	r31, 0x00	; 0
    3104:	80 81       	ld	r24, Z
    3106:	48 2f       	mov	r20, r24
    3108:	8a 81       	ldd	r24, Y+2	; 0x02
    310a:	28 2f       	mov	r18, r24
    310c:	30 e0       	ldi	r19, 0x00	; 0
    310e:	81 e0       	ldi	r24, 0x01	; 1
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	02 2e       	mov	r0, r18
    3114:	02 c0       	rjmp	.+4      	; 0x311a <DIO_voidSetPinDir+0x10c>
    3116:	88 0f       	add	r24, r24
    3118:	99 1f       	adc	r25, r25
    311a:	0a 94       	dec	r0
    311c:	e2 f7       	brpl	.-8      	; 0x3116 <DIO_voidSetPinDir+0x108>
    311e:	80 95       	com	r24
    3120:	84 23       	and	r24, r20
    3122:	8c 93       	st	X, r24
    3124:	57 c0       	rjmp	.+174    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		break;
	case PORTC_ID:
		if (Copy_u8PinDirection == PIN_OUTPUT) SET_BIT(DDRC, Copy_u8PinNum);
    3126:	8b 81       	ldd	r24, Y+3	; 0x03
    3128:	81 30       	cpi	r24, 0x01	; 1
    312a:	a1 f4       	brne	.+40     	; 0x3154 <DIO_voidSetPinDir+0x146>
    312c:	a4 e3       	ldi	r26, 0x34	; 52
    312e:	b0 e0       	ldi	r27, 0x00	; 0
    3130:	e4 e3       	ldi	r30, 0x34	; 52
    3132:	f0 e0       	ldi	r31, 0x00	; 0
    3134:	80 81       	ld	r24, Z
    3136:	48 2f       	mov	r20, r24
    3138:	8a 81       	ldd	r24, Y+2	; 0x02
    313a:	28 2f       	mov	r18, r24
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	81 e0       	ldi	r24, 0x01	; 1
    3140:	90 e0       	ldi	r25, 0x00	; 0
    3142:	02 2e       	mov	r0, r18
    3144:	02 c0       	rjmp	.+4      	; 0x314a <DIO_voidSetPinDir+0x13c>
    3146:	88 0f       	add	r24, r24
    3148:	99 1f       	adc	r25, r25
    314a:	0a 94       	dec	r0
    314c:	e2 f7       	brpl	.-8      	; 0x3146 <DIO_voidSetPinDir+0x138>
    314e:	84 2b       	or	r24, r20
    3150:	8c 93       	st	X, r24
    3152:	40 c0       	rjmp	.+128    	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		else CLEAR_BIT(DDRC, Copy_u8PinNum);
    3154:	a4 e3       	ldi	r26, 0x34	; 52
    3156:	b0 e0       	ldi	r27, 0x00	; 0
    3158:	e4 e3       	ldi	r30, 0x34	; 52
    315a:	f0 e0       	ldi	r31, 0x00	; 0
    315c:	80 81       	ld	r24, Z
    315e:	48 2f       	mov	r20, r24
    3160:	8a 81       	ldd	r24, Y+2	; 0x02
    3162:	28 2f       	mov	r18, r24
    3164:	30 e0       	ldi	r19, 0x00	; 0
    3166:	81 e0       	ldi	r24, 0x01	; 1
    3168:	90 e0       	ldi	r25, 0x00	; 0
    316a:	02 2e       	mov	r0, r18
    316c:	02 c0       	rjmp	.+4      	; 0x3172 <DIO_voidSetPinDir+0x164>
    316e:	88 0f       	add	r24, r24
    3170:	99 1f       	adc	r25, r25
    3172:	0a 94       	dec	r0
    3174:	e2 f7       	brpl	.-8      	; 0x316e <DIO_voidSetPinDir+0x160>
    3176:	80 95       	com	r24
    3178:	84 23       	and	r24, r20
    317a:	8c 93       	st	X, r24
    317c:	2b c0       	rjmp	.+86     	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		break;
	case PORTD_ID:
		if (Copy_u8PinDirection == PIN_OUTPUT) SET_BIT(DDRD, Copy_u8PinNum);
    317e:	8b 81       	ldd	r24, Y+3	; 0x03
    3180:	81 30       	cpi	r24, 0x01	; 1
    3182:	a1 f4       	brne	.+40     	; 0x31ac <DIO_voidSetPinDir+0x19e>
    3184:	a1 e3       	ldi	r26, 0x31	; 49
    3186:	b0 e0       	ldi	r27, 0x00	; 0
    3188:	e1 e3       	ldi	r30, 0x31	; 49
    318a:	f0 e0       	ldi	r31, 0x00	; 0
    318c:	80 81       	ld	r24, Z
    318e:	48 2f       	mov	r20, r24
    3190:	8a 81       	ldd	r24, Y+2	; 0x02
    3192:	28 2f       	mov	r18, r24
    3194:	30 e0       	ldi	r19, 0x00	; 0
    3196:	81 e0       	ldi	r24, 0x01	; 1
    3198:	90 e0       	ldi	r25, 0x00	; 0
    319a:	02 2e       	mov	r0, r18
    319c:	02 c0       	rjmp	.+4      	; 0x31a2 <DIO_voidSetPinDir+0x194>
    319e:	88 0f       	add	r24, r24
    31a0:	99 1f       	adc	r25, r25
    31a2:	0a 94       	dec	r0
    31a4:	e2 f7       	brpl	.-8      	; 0x319e <DIO_voidSetPinDir+0x190>
    31a6:	84 2b       	or	r24, r20
    31a8:	8c 93       	st	X, r24
    31aa:	14 c0       	rjmp	.+40     	; 0x31d4 <DIO_voidSetPinDir+0x1c6>
		else CLEAR_BIT(DDRD, Copy_u8PinNum);
    31ac:	a1 e3       	ldi	r26, 0x31	; 49
    31ae:	b0 e0       	ldi	r27, 0x00	; 0
    31b0:	e1 e3       	ldi	r30, 0x31	; 49
    31b2:	f0 e0       	ldi	r31, 0x00	; 0
    31b4:	80 81       	ld	r24, Z
    31b6:	48 2f       	mov	r20, r24
    31b8:	8a 81       	ldd	r24, Y+2	; 0x02
    31ba:	28 2f       	mov	r18, r24
    31bc:	30 e0       	ldi	r19, 0x00	; 0
    31be:	81 e0       	ldi	r24, 0x01	; 1
    31c0:	90 e0       	ldi	r25, 0x00	; 0
    31c2:	02 2e       	mov	r0, r18
    31c4:	02 c0       	rjmp	.+4      	; 0x31ca <DIO_voidSetPinDir+0x1bc>
    31c6:	88 0f       	add	r24, r24
    31c8:	99 1f       	adc	r25, r25
    31ca:	0a 94       	dec	r0
    31cc:	e2 f7       	brpl	.-8      	; 0x31c6 <DIO_voidSetPinDir+0x1b8>
    31ce:	80 95       	com	r24
    31d0:	84 23       	and	r24, r20
    31d2:	8c 93       	st	X, r24
		break;
	}
}
    31d4:	0f 90       	pop	r0
    31d6:	0f 90       	pop	r0
    31d8:	0f 90       	pop	r0
    31da:	0f 90       	pop	r0
    31dc:	0f 90       	pop	r0
    31de:	cf 91       	pop	r28
    31e0:	df 91       	pop	r29
    31e2:	08 95       	ret

000031e4 <DIO_voidSetPinValue>:
void DIO_voidSetPinValue(u8 Copy_u8PortNum, u8 Copy_u8PinNum, u8 Copy_u8PinValue) {
    31e4:	df 93       	push	r29
    31e6:	cf 93       	push	r28
    31e8:	00 d0       	rcall	.+0      	; 0x31ea <DIO_voidSetPinValue+0x6>
    31ea:	00 d0       	rcall	.+0      	; 0x31ec <DIO_voidSetPinValue+0x8>
    31ec:	0f 92       	push	r0
    31ee:	cd b7       	in	r28, 0x3d	; 61
    31f0:	de b7       	in	r29, 0x3e	; 62
    31f2:	89 83       	std	Y+1, r24	; 0x01
    31f4:	6a 83       	std	Y+2, r22	; 0x02
    31f6:	4b 83       	std	Y+3, r20	; 0x03
	if ((Copy_u8PinNum >= NUM_OF_PINS_PER_PORT) || (Copy_u8PortNum >= NUM_OF_PORTS)) {
    31f8:	8a 81       	ldd	r24, Y+2	; 0x02
    31fa:	88 30       	cpi	r24, 0x08	; 8
    31fc:	08 f0       	brcs	.+2      	; 0x3200 <DIO_voidSetPinValue+0x1c>
    31fe:	d5 c0       	rjmp	.+426    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
    3200:	89 81       	ldd	r24, Y+1	; 0x01
    3202:	84 30       	cpi	r24, 0x04	; 4
    3204:	08 f0       	brcs	.+2      	; 0x3208 <DIO_voidSetPinValue+0x24>
    3206:	d1 c0       	rjmp	.+418    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		/* Do nothing */
		return;
	}

	switch (Copy_u8PortNum) {
    3208:	89 81       	ldd	r24, Y+1	; 0x01
    320a:	28 2f       	mov	r18, r24
    320c:	30 e0       	ldi	r19, 0x00	; 0
    320e:	3d 83       	std	Y+5, r19	; 0x05
    3210:	2c 83       	std	Y+4, r18	; 0x04
    3212:	8c 81       	ldd	r24, Y+4	; 0x04
    3214:	9d 81       	ldd	r25, Y+5	; 0x05
    3216:	81 30       	cpi	r24, 0x01	; 1
    3218:	91 05       	cpc	r25, r1
    321a:	09 f4       	brne	.+2      	; 0x321e <DIO_voidSetPinValue+0x3a>
    321c:	43 c0       	rjmp	.+134    	; 0x32a4 <DIO_voidSetPinValue+0xc0>
    321e:	2c 81       	ldd	r18, Y+4	; 0x04
    3220:	3d 81       	ldd	r19, Y+5	; 0x05
    3222:	22 30       	cpi	r18, 0x02	; 2
    3224:	31 05       	cpc	r19, r1
    3226:	2c f4       	brge	.+10     	; 0x3232 <DIO_voidSetPinValue+0x4e>
    3228:	8c 81       	ldd	r24, Y+4	; 0x04
    322a:	9d 81       	ldd	r25, Y+5	; 0x05
    322c:	00 97       	sbiw	r24, 0x00	; 0
    322e:	71 f0       	breq	.+28     	; 0x324c <DIO_voidSetPinValue+0x68>
    3230:	bc c0       	rjmp	.+376    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
    3232:	2c 81       	ldd	r18, Y+4	; 0x04
    3234:	3d 81       	ldd	r19, Y+5	; 0x05
    3236:	22 30       	cpi	r18, 0x02	; 2
    3238:	31 05       	cpc	r19, r1
    323a:	09 f4       	brne	.+2      	; 0x323e <DIO_voidSetPinValue+0x5a>
    323c:	5f c0       	rjmp	.+190    	; 0x32fc <DIO_voidSetPinValue+0x118>
    323e:	8c 81       	ldd	r24, Y+4	; 0x04
    3240:	9d 81       	ldd	r25, Y+5	; 0x05
    3242:	83 30       	cpi	r24, 0x03	; 3
    3244:	91 05       	cpc	r25, r1
    3246:	09 f4       	brne	.+2      	; 0x324a <DIO_voidSetPinValue+0x66>
    3248:	85 c0       	rjmp	.+266    	; 0x3354 <DIO_voidSetPinValue+0x170>
    324a:	af c0       	rjmp	.+350    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
	case PORTA_ID:
		if (Copy_u8PinValue == PIN_HIGH) SET_BIT(PORTA, Copy_u8PinNum);
    324c:	8b 81       	ldd	r24, Y+3	; 0x03
    324e:	81 30       	cpi	r24, 0x01	; 1
    3250:	a1 f4       	brne	.+40     	; 0x327a <DIO_voidSetPinValue+0x96>
    3252:	ab e3       	ldi	r26, 0x3B	; 59
    3254:	b0 e0       	ldi	r27, 0x00	; 0
    3256:	eb e3       	ldi	r30, 0x3B	; 59
    3258:	f0 e0       	ldi	r31, 0x00	; 0
    325a:	80 81       	ld	r24, Z
    325c:	48 2f       	mov	r20, r24
    325e:	8a 81       	ldd	r24, Y+2	; 0x02
    3260:	28 2f       	mov	r18, r24
    3262:	30 e0       	ldi	r19, 0x00	; 0
    3264:	81 e0       	ldi	r24, 0x01	; 1
    3266:	90 e0       	ldi	r25, 0x00	; 0
    3268:	02 2e       	mov	r0, r18
    326a:	02 c0       	rjmp	.+4      	; 0x3270 <DIO_voidSetPinValue+0x8c>
    326c:	88 0f       	add	r24, r24
    326e:	99 1f       	adc	r25, r25
    3270:	0a 94       	dec	r0
    3272:	e2 f7       	brpl	.-8      	; 0x326c <DIO_voidSetPinValue+0x88>
    3274:	84 2b       	or	r24, r20
    3276:	8c 93       	st	X, r24
    3278:	98 c0       	rjmp	.+304    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		else CLEAR_BIT(PORTA, Copy_u8PinNum);
    327a:	ab e3       	ldi	r26, 0x3B	; 59
    327c:	b0 e0       	ldi	r27, 0x00	; 0
    327e:	eb e3       	ldi	r30, 0x3B	; 59
    3280:	f0 e0       	ldi	r31, 0x00	; 0
    3282:	80 81       	ld	r24, Z
    3284:	48 2f       	mov	r20, r24
    3286:	8a 81       	ldd	r24, Y+2	; 0x02
    3288:	28 2f       	mov	r18, r24
    328a:	30 e0       	ldi	r19, 0x00	; 0
    328c:	81 e0       	ldi	r24, 0x01	; 1
    328e:	90 e0       	ldi	r25, 0x00	; 0
    3290:	02 2e       	mov	r0, r18
    3292:	02 c0       	rjmp	.+4      	; 0x3298 <DIO_voidSetPinValue+0xb4>
    3294:	88 0f       	add	r24, r24
    3296:	99 1f       	adc	r25, r25
    3298:	0a 94       	dec	r0
    329a:	e2 f7       	brpl	.-8      	; 0x3294 <DIO_voidSetPinValue+0xb0>
    329c:	80 95       	com	r24
    329e:	84 23       	and	r24, r20
    32a0:	8c 93       	st	X, r24
    32a2:	83 c0       	rjmp	.+262    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		break;
	case PORTB_ID:
		if (Copy_u8PinValue == PIN_HIGH) SET_BIT(PORTB, Copy_u8PinNum);
    32a4:	8b 81       	ldd	r24, Y+3	; 0x03
    32a6:	81 30       	cpi	r24, 0x01	; 1
    32a8:	a1 f4       	brne	.+40     	; 0x32d2 <DIO_voidSetPinValue+0xee>
    32aa:	a8 e3       	ldi	r26, 0x38	; 56
    32ac:	b0 e0       	ldi	r27, 0x00	; 0
    32ae:	e8 e3       	ldi	r30, 0x38	; 56
    32b0:	f0 e0       	ldi	r31, 0x00	; 0
    32b2:	80 81       	ld	r24, Z
    32b4:	48 2f       	mov	r20, r24
    32b6:	8a 81       	ldd	r24, Y+2	; 0x02
    32b8:	28 2f       	mov	r18, r24
    32ba:	30 e0       	ldi	r19, 0x00	; 0
    32bc:	81 e0       	ldi	r24, 0x01	; 1
    32be:	90 e0       	ldi	r25, 0x00	; 0
    32c0:	02 2e       	mov	r0, r18
    32c2:	02 c0       	rjmp	.+4      	; 0x32c8 <DIO_voidSetPinValue+0xe4>
    32c4:	88 0f       	add	r24, r24
    32c6:	99 1f       	adc	r25, r25
    32c8:	0a 94       	dec	r0
    32ca:	e2 f7       	brpl	.-8      	; 0x32c4 <DIO_voidSetPinValue+0xe0>
    32cc:	84 2b       	or	r24, r20
    32ce:	8c 93       	st	X, r24
    32d0:	6c c0       	rjmp	.+216    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		else CLEAR_BIT(PORTB, Copy_u8PinNum);
    32d2:	a8 e3       	ldi	r26, 0x38	; 56
    32d4:	b0 e0       	ldi	r27, 0x00	; 0
    32d6:	e8 e3       	ldi	r30, 0x38	; 56
    32d8:	f0 e0       	ldi	r31, 0x00	; 0
    32da:	80 81       	ld	r24, Z
    32dc:	48 2f       	mov	r20, r24
    32de:	8a 81       	ldd	r24, Y+2	; 0x02
    32e0:	28 2f       	mov	r18, r24
    32e2:	30 e0       	ldi	r19, 0x00	; 0
    32e4:	81 e0       	ldi	r24, 0x01	; 1
    32e6:	90 e0       	ldi	r25, 0x00	; 0
    32e8:	02 2e       	mov	r0, r18
    32ea:	02 c0       	rjmp	.+4      	; 0x32f0 <DIO_voidSetPinValue+0x10c>
    32ec:	88 0f       	add	r24, r24
    32ee:	99 1f       	adc	r25, r25
    32f0:	0a 94       	dec	r0
    32f2:	e2 f7       	brpl	.-8      	; 0x32ec <DIO_voidSetPinValue+0x108>
    32f4:	80 95       	com	r24
    32f6:	84 23       	and	r24, r20
    32f8:	8c 93       	st	X, r24
    32fa:	57 c0       	rjmp	.+174    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		break;
	case PORTC_ID:
		if (Copy_u8PinValue == PIN_HIGH) SET_BIT(PORTC, Copy_u8PinNum);
    32fc:	8b 81       	ldd	r24, Y+3	; 0x03
    32fe:	81 30       	cpi	r24, 0x01	; 1
    3300:	a1 f4       	brne	.+40     	; 0x332a <DIO_voidSetPinValue+0x146>
    3302:	a5 e3       	ldi	r26, 0x35	; 53
    3304:	b0 e0       	ldi	r27, 0x00	; 0
    3306:	e5 e3       	ldi	r30, 0x35	; 53
    3308:	f0 e0       	ldi	r31, 0x00	; 0
    330a:	80 81       	ld	r24, Z
    330c:	48 2f       	mov	r20, r24
    330e:	8a 81       	ldd	r24, Y+2	; 0x02
    3310:	28 2f       	mov	r18, r24
    3312:	30 e0       	ldi	r19, 0x00	; 0
    3314:	81 e0       	ldi	r24, 0x01	; 1
    3316:	90 e0       	ldi	r25, 0x00	; 0
    3318:	02 2e       	mov	r0, r18
    331a:	02 c0       	rjmp	.+4      	; 0x3320 <DIO_voidSetPinValue+0x13c>
    331c:	88 0f       	add	r24, r24
    331e:	99 1f       	adc	r25, r25
    3320:	0a 94       	dec	r0
    3322:	e2 f7       	brpl	.-8      	; 0x331c <DIO_voidSetPinValue+0x138>
    3324:	84 2b       	or	r24, r20
    3326:	8c 93       	st	X, r24
    3328:	40 c0       	rjmp	.+128    	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		else CLEAR_BIT(PORTC, Copy_u8PinNum);
    332a:	a5 e3       	ldi	r26, 0x35	; 53
    332c:	b0 e0       	ldi	r27, 0x00	; 0
    332e:	e5 e3       	ldi	r30, 0x35	; 53
    3330:	f0 e0       	ldi	r31, 0x00	; 0
    3332:	80 81       	ld	r24, Z
    3334:	48 2f       	mov	r20, r24
    3336:	8a 81       	ldd	r24, Y+2	; 0x02
    3338:	28 2f       	mov	r18, r24
    333a:	30 e0       	ldi	r19, 0x00	; 0
    333c:	81 e0       	ldi	r24, 0x01	; 1
    333e:	90 e0       	ldi	r25, 0x00	; 0
    3340:	02 2e       	mov	r0, r18
    3342:	02 c0       	rjmp	.+4      	; 0x3348 <DIO_voidSetPinValue+0x164>
    3344:	88 0f       	add	r24, r24
    3346:	99 1f       	adc	r25, r25
    3348:	0a 94       	dec	r0
    334a:	e2 f7       	brpl	.-8      	; 0x3344 <DIO_voidSetPinValue+0x160>
    334c:	80 95       	com	r24
    334e:	84 23       	and	r24, r20
    3350:	8c 93       	st	X, r24
    3352:	2b c0       	rjmp	.+86     	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		break;
	case PORTD_ID:
		if (Copy_u8PinValue == PIN_HIGH) SET_BIT(PORTD, Copy_u8PinNum);
    3354:	8b 81       	ldd	r24, Y+3	; 0x03
    3356:	81 30       	cpi	r24, 0x01	; 1
    3358:	a1 f4       	brne	.+40     	; 0x3382 <DIO_voidSetPinValue+0x19e>
    335a:	a2 e3       	ldi	r26, 0x32	; 50
    335c:	b0 e0       	ldi	r27, 0x00	; 0
    335e:	e2 e3       	ldi	r30, 0x32	; 50
    3360:	f0 e0       	ldi	r31, 0x00	; 0
    3362:	80 81       	ld	r24, Z
    3364:	48 2f       	mov	r20, r24
    3366:	8a 81       	ldd	r24, Y+2	; 0x02
    3368:	28 2f       	mov	r18, r24
    336a:	30 e0       	ldi	r19, 0x00	; 0
    336c:	81 e0       	ldi	r24, 0x01	; 1
    336e:	90 e0       	ldi	r25, 0x00	; 0
    3370:	02 2e       	mov	r0, r18
    3372:	02 c0       	rjmp	.+4      	; 0x3378 <DIO_voidSetPinValue+0x194>
    3374:	88 0f       	add	r24, r24
    3376:	99 1f       	adc	r25, r25
    3378:	0a 94       	dec	r0
    337a:	e2 f7       	brpl	.-8      	; 0x3374 <DIO_voidSetPinValue+0x190>
    337c:	84 2b       	or	r24, r20
    337e:	8c 93       	st	X, r24
    3380:	14 c0       	rjmp	.+40     	; 0x33aa <DIO_voidSetPinValue+0x1c6>
		else CLEAR_BIT(PORTD, Copy_u8PinNum);
    3382:	a2 e3       	ldi	r26, 0x32	; 50
    3384:	b0 e0       	ldi	r27, 0x00	; 0
    3386:	e2 e3       	ldi	r30, 0x32	; 50
    3388:	f0 e0       	ldi	r31, 0x00	; 0
    338a:	80 81       	ld	r24, Z
    338c:	48 2f       	mov	r20, r24
    338e:	8a 81       	ldd	r24, Y+2	; 0x02
    3390:	28 2f       	mov	r18, r24
    3392:	30 e0       	ldi	r19, 0x00	; 0
    3394:	81 e0       	ldi	r24, 0x01	; 1
    3396:	90 e0       	ldi	r25, 0x00	; 0
    3398:	02 2e       	mov	r0, r18
    339a:	02 c0       	rjmp	.+4      	; 0x33a0 <DIO_voidSetPinValue+0x1bc>
    339c:	88 0f       	add	r24, r24
    339e:	99 1f       	adc	r25, r25
    33a0:	0a 94       	dec	r0
    33a2:	e2 f7       	brpl	.-8      	; 0x339c <DIO_voidSetPinValue+0x1b8>
    33a4:	80 95       	com	r24
    33a6:	84 23       	and	r24, r20
    33a8:	8c 93       	st	X, r24
		break;
	}
}
    33aa:	0f 90       	pop	r0
    33ac:	0f 90       	pop	r0
    33ae:	0f 90       	pop	r0
    33b0:	0f 90       	pop	r0
    33b2:	0f 90       	pop	r0
    33b4:	cf 91       	pop	r28
    33b6:	df 91       	pop	r29
    33b8:	08 95       	ret

000033ba <DIO_voidTogglePin>:


void DIO_voidTogglePin(u8 Copy_u8PortNum, u8 Copy_u8PinNum) {
    33ba:	df 93       	push	r29
    33bc:	cf 93       	push	r28
    33be:	00 d0       	rcall	.+0      	; 0x33c0 <DIO_voidTogglePin+0x6>
    33c0:	00 d0       	rcall	.+0      	; 0x33c2 <DIO_voidTogglePin+0x8>
    33c2:	cd b7       	in	r28, 0x3d	; 61
    33c4:	de b7       	in	r29, 0x3e	; 62
    33c6:	89 83       	std	Y+1, r24	; 0x01
    33c8:	6a 83       	std	Y+2, r22	; 0x02
	if ((Copy_u8PinNum >= NUM_OF_PINS_PER_PORT) || (Copy_u8PortNum >= NUM_OF_PORTS)) {
    33ca:	8a 81       	ldd	r24, Y+2	; 0x02
    33cc:	88 30       	cpi	r24, 0x08	; 8
    33ce:	08 f0       	brcs	.+2      	; 0x33d2 <DIO_voidTogglePin+0x18>
    33d0:	72 c0       	rjmp	.+228    	; 0x34b6 <DIO_voidTogglePin+0xfc>
    33d2:	89 81       	ldd	r24, Y+1	; 0x01
    33d4:	84 30       	cpi	r24, 0x04	; 4
    33d6:	08 f0       	brcs	.+2      	; 0x33da <DIO_voidTogglePin+0x20>
    33d8:	6e c0       	rjmp	.+220    	; 0x34b6 <DIO_voidTogglePin+0xfc>
		return;
	}

	switch (Copy_u8PortNum) {
    33da:	89 81       	ldd	r24, Y+1	; 0x01
    33dc:	28 2f       	mov	r18, r24
    33de:	30 e0       	ldi	r19, 0x00	; 0
    33e0:	3c 83       	std	Y+4, r19	; 0x04
    33e2:	2b 83       	std	Y+3, r18	; 0x03
    33e4:	8b 81       	ldd	r24, Y+3	; 0x03
    33e6:	9c 81       	ldd	r25, Y+4	; 0x04
    33e8:	81 30       	cpi	r24, 0x01	; 1
    33ea:	91 05       	cpc	r25, r1
    33ec:	49 f1       	breq	.+82     	; 0x3440 <DIO_voidTogglePin+0x86>
    33ee:	2b 81       	ldd	r18, Y+3	; 0x03
    33f0:	3c 81       	ldd	r19, Y+4	; 0x04
    33f2:	22 30       	cpi	r18, 0x02	; 2
    33f4:	31 05       	cpc	r19, r1
    33f6:	2c f4       	brge	.+10     	; 0x3402 <DIO_voidTogglePin+0x48>
    33f8:	8b 81       	ldd	r24, Y+3	; 0x03
    33fa:	9c 81       	ldd	r25, Y+4	; 0x04
    33fc:	00 97       	sbiw	r24, 0x00	; 0
    33fe:	61 f0       	breq	.+24     	; 0x3418 <DIO_voidTogglePin+0x5e>
    3400:	5a c0       	rjmp	.+180    	; 0x34b6 <DIO_voidTogglePin+0xfc>
    3402:	2b 81       	ldd	r18, Y+3	; 0x03
    3404:	3c 81       	ldd	r19, Y+4	; 0x04
    3406:	22 30       	cpi	r18, 0x02	; 2
    3408:	31 05       	cpc	r19, r1
    340a:	71 f1       	breq	.+92     	; 0x3468 <DIO_voidTogglePin+0xae>
    340c:	8b 81       	ldd	r24, Y+3	; 0x03
    340e:	9c 81       	ldd	r25, Y+4	; 0x04
    3410:	83 30       	cpi	r24, 0x03	; 3
    3412:	91 05       	cpc	r25, r1
    3414:	e9 f1       	breq	.+122    	; 0x3490 <DIO_voidTogglePin+0xd6>
    3416:	4f c0       	rjmp	.+158    	; 0x34b6 <DIO_voidTogglePin+0xfc>
	case PORTA_ID:
		TOGGLE_BIT(PORTA, Copy_u8PinNum);
    3418:	ab e3       	ldi	r26, 0x3B	; 59
    341a:	b0 e0       	ldi	r27, 0x00	; 0
    341c:	eb e3       	ldi	r30, 0x3B	; 59
    341e:	f0 e0       	ldi	r31, 0x00	; 0
    3420:	80 81       	ld	r24, Z
    3422:	48 2f       	mov	r20, r24
    3424:	8a 81       	ldd	r24, Y+2	; 0x02
    3426:	28 2f       	mov	r18, r24
    3428:	30 e0       	ldi	r19, 0x00	; 0
    342a:	81 e0       	ldi	r24, 0x01	; 1
    342c:	90 e0       	ldi	r25, 0x00	; 0
    342e:	02 2e       	mov	r0, r18
    3430:	02 c0       	rjmp	.+4      	; 0x3436 <DIO_voidTogglePin+0x7c>
    3432:	88 0f       	add	r24, r24
    3434:	99 1f       	adc	r25, r25
    3436:	0a 94       	dec	r0
    3438:	e2 f7       	brpl	.-8      	; 0x3432 <DIO_voidTogglePin+0x78>
    343a:	84 27       	eor	r24, r20
    343c:	8c 93       	st	X, r24
    343e:	3b c0       	rjmp	.+118    	; 0x34b6 <DIO_voidTogglePin+0xfc>
		break;
	case PORTB_ID:
		TOGGLE_BIT(PORTB, Copy_u8PinNum);
    3440:	a8 e3       	ldi	r26, 0x38	; 56
    3442:	b0 e0       	ldi	r27, 0x00	; 0
    3444:	e8 e3       	ldi	r30, 0x38	; 56
    3446:	f0 e0       	ldi	r31, 0x00	; 0
    3448:	80 81       	ld	r24, Z
    344a:	48 2f       	mov	r20, r24
    344c:	8a 81       	ldd	r24, Y+2	; 0x02
    344e:	28 2f       	mov	r18, r24
    3450:	30 e0       	ldi	r19, 0x00	; 0
    3452:	81 e0       	ldi	r24, 0x01	; 1
    3454:	90 e0       	ldi	r25, 0x00	; 0
    3456:	02 2e       	mov	r0, r18
    3458:	02 c0       	rjmp	.+4      	; 0x345e <DIO_voidTogglePin+0xa4>
    345a:	88 0f       	add	r24, r24
    345c:	99 1f       	adc	r25, r25
    345e:	0a 94       	dec	r0
    3460:	e2 f7       	brpl	.-8      	; 0x345a <DIO_voidTogglePin+0xa0>
    3462:	84 27       	eor	r24, r20
    3464:	8c 93       	st	X, r24
    3466:	27 c0       	rjmp	.+78     	; 0x34b6 <DIO_voidTogglePin+0xfc>
		break;
	case PORTC_ID:
		TOGGLE_BIT(PORTC, Copy_u8PinNum);
    3468:	a5 e3       	ldi	r26, 0x35	; 53
    346a:	b0 e0       	ldi	r27, 0x00	; 0
    346c:	e5 e3       	ldi	r30, 0x35	; 53
    346e:	f0 e0       	ldi	r31, 0x00	; 0
    3470:	80 81       	ld	r24, Z
    3472:	48 2f       	mov	r20, r24
    3474:	8a 81       	ldd	r24, Y+2	; 0x02
    3476:	28 2f       	mov	r18, r24
    3478:	30 e0       	ldi	r19, 0x00	; 0
    347a:	81 e0       	ldi	r24, 0x01	; 1
    347c:	90 e0       	ldi	r25, 0x00	; 0
    347e:	02 2e       	mov	r0, r18
    3480:	02 c0       	rjmp	.+4      	; 0x3486 <DIO_voidTogglePin+0xcc>
    3482:	88 0f       	add	r24, r24
    3484:	99 1f       	adc	r25, r25
    3486:	0a 94       	dec	r0
    3488:	e2 f7       	brpl	.-8      	; 0x3482 <DIO_voidTogglePin+0xc8>
    348a:	84 27       	eor	r24, r20
    348c:	8c 93       	st	X, r24
    348e:	13 c0       	rjmp	.+38     	; 0x34b6 <DIO_voidTogglePin+0xfc>
		break;
	case PORTD_ID:
		TOGGLE_BIT(PORTD, Copy_u8PinNum);
    3490:	a2 e3       	ldi	r26, 0x32	; 50
    3492:	b0 e0       	ldi	r27, 0x00	; 0
    3494:	e2 e3       	ldi	r30, 0x32	; 50
    3496:	f0 e0       	ldi	r31, 0x00	; 0
    3498:	80 81       	ld	r24, Z
    349a:	48 2f       	mov	r20, r24
    349c:	8a 81       	ldd	r24, Y+2	; 0x02
    349e:	28 2f       	mov	r18, r24
    34a0:	30 e0       	ldi	r19, 0x00	; 0
    34a2:	81 e0       	ldi	r24, 0x01	; 1
    34a4:	90 e0       	ldi	r25, 0x00	; 0
    34a6:	02 2e       	mov	r0, r18
    34a8:	02 c0       	rjmp	.+4      	; 0x34ae <DIO_voidTogglePin+0xf4>
    34aa:	88 0f       	add	r24, r24
    34ac:	99 1f       	adc	r25, r25
    34ae:	0a 94       	dec	r0
    34b0:	e2 f7       	brpl	.-8      	; 0x34aa <DIO_voidTogglePin+0xf0>
    34b2:	84 27       	eor	r24, r20
    34b4:	8c 93       	st	X, r24
		break;
	}
}
    34b6:	0f 90       	pop	r0
    34b8:	0f 90       	pop	r0
    34ba:	0f 90       	pop	r0
    34bc:	0f 90       	pop	r0
    34be:	cf 91       	pop	r28
    34c0:	df 91       	pop	r29
    34c2:	08 95       	ret

000034c4 <DIO_readPin>:

Logical_Value DIO_readPin(u8 Copy_u8PortNum, u8 Copy_u8PinNum) {
    34c4:	df 93       	push	r29
    34c6:	cf 93       	push	r28
    34c8:	00 d0       	rcall	.+0      	; 0x34ca <DIO_readPin+0x6>
    34ca:	00 d0       	rcall	.+0      	; 0x34cc <DIO_readPin+0x8>
    34cc:	0f 92       	push	r0
    34ce:	cd b7       	in	r28, 0x3d	; 61
    34d0:	de b7       	in	r29, 0x3e	; 62
    34d2:	89 83       	std	Y+1, r24	; 0x01
    34d4:	6a 83       	std	Y+2, r22	; 0x02
	if ((Copy_u8PinNum >= NUM_OF_PINS_PER_PORT) || (Copy_u8PortNum >= NUM_OF_PORTS)) {
    34d6:	8a 81       	ldd	r24, Y+2	; 0x02
    34d8:	88 30       	cpi	r24, 0x08	; 8
    34da:	18 f4       	brcc	.+6      	; 0x34e2 <DIO_readPin+0x1e>
    34dc:	89 81       	ldd	r24, Y+1	; 0x01
    34de:	84 30       	cpi	r24, 0x04	; 4
    34e0:	10 f0       	brcs	.+4      	; 0x34e6 <DIO_readPin+0x22>
		return PIN_LOW;
    34e2:	1d 82       	std	Y+5, r1	; 0x05
    34e4:	6d c0       	rjmp	.+218    	; 0x35c0 <DIO_readPin+0xfc>
	}

	switch (Copy_u8PortNum) {
    34e6:	89 81       	ldd	r24, Y+1	; 0x01
    34e8:	28 2f       	mov	r18, r24
    34ea:	30 e0       	ldi	r19, 0x00	; 0
    34ec:	3c 83       	std	Y+4, r19	; 0x04
    34ee:	2b 83       	std	Y+3, r18	; 0x03
    34f0:	4b 81       	ldd	r20, Y+3	; 0x03
    34f2:	5c 81       	ldd	r21, Y+4	; 0x04
    34f4:	41 30       	cpi	r20, 0x01	; 1
    34f6:	51 05       	cpc	r21, r1
    34f8:	49 f1       	breq	.+82     	; 0x354c <DIO_readPin+0x88>
    34fa:	8b 81       	ldd	r24, Y+3	; 0x03
    34fc:	9c 81       	ldd	r25, Y+4	; 0x04
    34fe:	82 30       	cpi	r24, 0x02	; 2
    3500:	91 05       	cpc	r25, r1
    3502:	34 f4       	brge	.+12     	; 0x3510 <DIO_readPin+0x4c>
    3504:	2b 81       	ldd	r18, Y+3	; 0x03
    3506:	3c 81       	ldd	r19, Y+4	; 0x04
    3508:	21 15       	cp	r18, r1
    350a:	31 05       	cpc	r19, r1
    350c:	61 f0       	breq	.+24     	; 0x3526 <DIO_readPin+0x62>
    350e:	57 c0       	rjmp	.+174    	; 0x35be <DIO_readPin+0xfa>
    3510:	4b 81       	ldd	r20, Y+3	; 0x03
    3512:	5c 81       	ldd	r21, Y+4	; 0x04
    3514:	42 30       	cpi	r20, 0x02	; 2
    3516:	51 05       	cpc	r21, r1
    3518:	61 f1       	breq	.+88     	; 0x3572 <DIO_readPin+0xae>
    351a:	8b 81       	ldd	r24, Y+3	; 0x03
    351c:	9c 81       	ldd	r25, Y+4	; 0x04
    351e:	83 30       	cpi	r24, 0x03	; 3
    3520:	91 05       	cpc	r25, r1
    3522:	d1 f1       	breq	.+116    	; 0x3598 <DIO_readPin+0xd4>
    3524:	4c c0       	rjmp	.+152    	; 0x35be <DIO_readPin+0xfa>
	case PORTA_ID:
		return BIT_IS_SET(PINA, Copy_u8PinNum) ? PIN_HIGH : PIN_LOW;
    3526:	e9 e3       	ldi	r30, 0x39	; 57
    3528:	f0 e0       	ldi	r31, 0x00	; 0
    352a:	80 81       	ld	r24, Z
    352c:	28 2f       	mov	r18, r24
    352e:	30 e0       	ldi	r19, 0x00	; 0
    3530:	8a 81       	ldd	r24, Y+2	; 0x02
    3532:	88 2f       	mov	r24, r24
    3534:	90 e0       	ldi	r25, 0x00	; 0
    3536:	a9 01       	movw	r20, r18
    3538:	02 c0       	rjmp	.+4      	; 0x353e <DIO_readPin+0x7a>
    353a:	55 95       	asr	r21
    353c:	47 95       	ror	r20
    353e:	8a 95       	dec	r24
    3540:	e2 f7       	brpl	.-8      	; 0x353a <DIO_readPin+0x76>
    3542:	ca 01       	movw	r24, r20
    3544:	58 2f       	mov	r21, r24
    3546:	51 70       	andi	r21, 0x01	; 1
    3548:	5d 83       	std	Y+5, r21	; 0x05
    354a:	3a c0       	rjmp	.+116    	; 0x35c0 <DIO_readPin+0xfc>
	case PORTB_ID:
		return BIT_IS_SET(PINB, Copy_u8PinNum) ? PIN_HIGH : PIN_LOW;
    354c:	e6 e3       	ldi	r30, 0x36	; 54
    354e:	f0 e0       	ldi	r31, 0x00	; 0
    3550:	80 81       	ld	r24, Z
    3552:	28 2f       	mov	r18, r24
    3554:	30 e0       	ldi	r19, 0x00	; 0
    3556:	8a 81       	ldd	r24, Y+2	; 0x02
    3558:	88 2f       	mov	r24, r24
    355a:	90 e0       	ldi	r25, 0x00	; 0
    355c:	a9 01       	movw	r20, r18
    355e:	02 c0       	rjmp	.+4      	; 0x3564 <DIO_readPin+0xa0>
    3560:	55 95       	asr	r21
    3562:	47 95       	ror	r20
    3564:	8a 95       	dec	r24
    3566:	e2 f7       	brpl	.-8      	; 0x3560 <DIO_readPin+0x9c>
    3568:	ca 01       	movw	r24, r20
    356a:	58 2f       	mov	r21, r24
    356c:	51 70       	andi	r21, 0x01	; 1
    356e:	5d 83       	std	Y+5, r21	; 0x05
    3570:	27 c0       	rjmp	.+78     	; 0x35c0 <DIO_readPin+0xfc>
	case PORTC_ID:
		return BIT_IS_SET(PINC, Copy_u8PinNum) ? PIN_HIGH : PIN_LOW;
    3572:	e3 e3       	ldi	r30, 0x33	; 51
    3574:	f0 e0       	ldi	r31, 0x00	; 0
    3576:	80 81       	ld	r24, Z
    3578:	28 2f       	mov	r18, r24
    357a:	30 e0       	ldi	r19, 0x00	; 0
    357c:	8a 81       	ldd	r24, Y+2	; 0x02
    357e:	88 2f       	mov	r24, r24
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	a9 01       	movw	r20, r18
    3584:	02 c0       	rjmp	.+4      	; 0x358a <DIO_readPin+0xc6>
    3586:	55 95       	asr	r21
    3588:	47 95       	ror	r20
    358a:	8a 95       	dec	r24
    358c:	e2 f7       	brpl	.-8      	; 0x3586 <DIO_readPin+0xc2>
    358e:	ca 01       	movw	r24, r20
    3590:	58 2f       	mov	r21, r24
    3592:	51 70       	andi	r21, 0x01	; 1
    3594:	5d 83       	std	Y+5, r21	; 0x05
    3596:	14 c0       	rjmp	.+40     	; 0x35c0 <DIO_readPin+0xfc>
	case PORTD_ID:
		return BIT_IS_SET(PIND, Copy_u8PinNum) ? PIN_HIGH : PIN_LOW;
    3598:	e0 e3       	ldi	r30, 0x30	; 48
    359a:	f0 e0       	ldi	r31, 0x00	; 0
    359c:	80 81       	ld	r24, Z
    359e:	28 2f       	mov	r18, r24
    35a0:	30 e0       	ldi	r19, 0x00	; 0
    35a2:	8a 81       	ldd	r24, Y+2	; 0x02
    35a4:	88 2f       	mov	r24, r24
    35a6:	90 e0       	ldi	r25, 0x00	; 0
    35a8:	a9 01       	movw	r20, r18
    35aa:	02 c0       	rjmp	.+4      	; 0x35b0 <DIO_readPin+0xec>
    35ac:	55 95       	asr	r21
    35ae:	47 95       	ror	r20
    35b0:	8a 95       	dec	r24
    35b2:	e2 f7       	brpl	.-8      	; 0x35ac <DIO_readPin+0xe8>
    35b4:	ca 01       	movw	r24, r20
    35b6:	58 2f       	mov	r21, r24
    35b8:	51 70       	andi	r21, 0x01	; 1
    35ba:	5d 83       	std	Y+5, r21	; 0x05
    35bc:	01 c0       	rjmp	.+2      	; 0x35c0 <DIO_readPin+0xfc>
	}

	return PIN_LOW;
    35be:	1d 82       	std	Y+5, r1	; 0x05
    35c0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    35c2:	0f 90       	pop	r0
    35c4:	0f 90       	pop	r0
    35c6:	0f 90       	pop	r0
    35c8:	0f 90       	pop	r0
    35ca:	0f 90       	pop	r0
    35cc:	cf 91       	pop	r28
    35ce:	df 91       	pop	r29
    35d0:	08 95       	ret

000035d2 <DIO_readPort>:

u8 DIO_readPort(u8 Copy_u8PortNum) {
    35d2:	df 93       	push	r29
    35d4:	cf 93       	push	r28
    35d6:	00 d0       	rcall	.+0      	; 0x35d8 <DIO_readPort+0x6>
    35d8:	00 d0       	rcall	.+0      	; 0x35da <DIO_readPort+0x8>
    35da:	cd b7       	in	r28, 0x3d	; 61
    35dc:	de b7       	in	r29, 0x3e	; 62
    35de:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PortNum >= NUM_OF_PORTS) {
    35e0:	89 81       	ldd	r24, Y+1	; 0x01
    35e2:	84 30       	cpi	r24, 0x04	; 4
    35e4:	10 f0       	brcs	.+4      	; 0x35ea <DIO_readPort+0x18>
		return 0;
    35e6:	1c 82       	std	Y+4, r1	; 0x04
    35e8:	34 c0       	rjmp	.+104    	; 0x3652 <DIO_readPort+0x80>
	}

	switch (Copy_u8PortNum) {
    35ea:	89 81       	ldd	r24, Y+1	; 0x01
    35ec:	28 2f       	mov	r18, r24
    35ee:	30 e0       	ldi	r19, 0x00	; 0
    35f0:	3b 83       	std	Y+3, r19	; 0x03
    35f2:	2a 83       	std	Y+2, r18	; 0x02
    35f4:	8a 81       	ldd	r24, Y+2	; 0x02
    35f6:	9b 81       	ldd	r25, Y+3	; 0x03
    35f8:	81 30       	cpi	r24, 0x01	; 1
    35fa:	91 05       	cpc	r25, r1
    35fc:	d1 f0       	breq	.+52     	; 0x3632 <DIO_readPort+0x60>
    35fe:	2a 81       	ldd	r18, Y+2	; 0x02
    3600:	3b 81       	ldd	r19, Y+3	; 0x03
    3602:	22 30       	cpi	r18, 0x02	; 2
    3604:	31 05       	cpc	r19, r1
    3606:	2c f4       	brge	.+10     	; 0x3612 <DIO_readPort+0x40>
    3608:	8a 81       	ldd	r24, Y+2	; 0x02
    360a:	9b 81       	ldd	r25, Y+3	; 0x03
    360c:	00 97       	sbiw	r24, 0x00	; 0
    360e:	61 f0       	breq	.+24     	; 0x3628 <DIO_readPort+0x56>
    3610:	1f c0       	rjmp	.+62     	; 0x3650 <DIO_readPort+0x7e>
    3612:	2a 81       	ldd	r18, Y+2	; 0x02
    3614:	3b 81       	ldd	r19, Y+3	; 0x03
    3616:	22 30       	cpi	r18, 0x02	; 2
    3618:	31 05       	cpc	r19, r1
    361a:	81 f0       	breq	.+32     	; 0x363c <DIO_readPort+0x6a>
    361c:	8a 81       	ldd	r24, Y+2	; 0x02
    361e:	9b 81       	ldd	r25, Y+3	; 0x03
    3620:	83 30       	cpi	r24, 0x03	; 3
    3622:	91 05       	cpc	r25, r1
    3624:	81 f0       	breq	.+32     	; 0x3646 <DIO_readPort+0x74>
    3626:	14 c0       	rjmp	.+40     	; 0x3650 <DIO_readPort+0x7e>
	case PORTA_ID: return PINA;
    3628:	e9 e3       	ldi	r30, 0x39	; 57
    362a:	f0 e0       	ldi	r31, 0x00	; 0
    362c:	90 81       	ld	r25, Z
    362e:	9c 83       	std	Y+4, r25	; 0x04
    3630:	10 c0       	rjmp	.+32     	; 0x3652 <DIO_readPort+0x80>
	case PORTB_ID: return PINB;
    3632:	e6 e3       	ldi	r30, 0x36	; 54
    3634:	f0 e0       	ldi	r31, 0x00	; 0
    3636:	20 81       	ld	r18, Z
    3638:	2c 83       	std	Y+4, r18	; 0x04
    363a:	0b c0       	rjmp	.+22     	; 0x3652 <DIO_readPort+0x80>
	case PORTC_ID: return PINC;
    363c:	e3 e3       	ldi	r30, 0x33	; 51
    363e:	f0 e0       	ldi	r31, 0x00	; 0
    3640:	30 81       	ld	r19, Z
    3642:	3c 83       	std	Y+4, r19	; 0x04
    3644:	06 c0       	rjmp	.+12     	; 0x3652 <DIO_readPort+0x80>
	case PORTD_ID: return PIND;
    3646:	e0 e3       	ldi	r30, 0x30	; 48
    3648:	f0 e0       	ldi	r31, 0x00	; 0
    364a:	80 81       	ld	r24, Z
    364c:	8c 83       	std	Y+4, r24	; 0x04
    364e:	01 c0       	rjmp	.+2      	; 0x3652 <DIO_readPort+0x80>
	}

	return 0;
    3650:	1c 82       	std	Y+4, r1	; 0x04
    3652:	8c 81       	ldd	r24, Y+4	; 0x04
}
    3654:	0f 90       	pop	r0
    3656:	0f 90       	pop	r0
    3658:	0f 90       	pop	r0
    365a:	0f 90       	pop	r0
    365c:	cf 91       	pop	r28
    365e:	df 91       	pop	r29
    3660:	08 95       	ret

00003662 <ADC_init>:
#include "ADC_interface.h"
#include "ADC_private.h"
#include "../../LIB/bit_math.h"

void ADC_init(u8 ref_voltage, u8 prescaler){
    3662:	df 93       	push	r29
    3664:	cf 93       	push	r28
    3666:	00 d0       	rcall	.+0      	; 0x3668 <ADC_init+0x6>
    3668:	00 d0       	rcall	.+0      	; 0x366a <ADC_init+0x8>
    366a:	00 d0       	rcall	.+0      	; 0x366c <ADC_init+0xa>
    366c:	cd b7       	in	r28, 0x3d	; 61
    366e:	de b7       	in	r29, 0x3e	; 62
    3670:	89 83       	std	Y+1, r24	; 0x01
    3672:	6a 83       	std	Y+2, r22	; 0x02
    // Choose VREF
    switch(ref_voltage){
    3674:	89 81       	ldd	r24, Y+1	; 0x01
    3676:	28 2f       	mov	r18, r24
    3678:	30 e0       	ldi	r19, 0x00	; 0
    367a:	3e 83       	std	Y+6, r19	; 0x06
    367c:	2d 83       	std	Y+5, r18	; 0x05
    367e:	8d 81       	ldd	r24, Y+5	; 0x05
    3680:	9e 81       	ldd	r25, Y+6	; 0x06
    3682:	81 30       	cpi	r24, 0x01	; 1
    3684:	91 05       	cpc	r25, r1
    3686:	c1 f0       	breq	.+48     	; 0x36b8 <ADC_init+0x56>
    3688:	2d 81       	ldd	r18, Y+5	; 0x05
    368a:	3e 81       	ldd	r19, Y+6	; 0x06
    368c:	22 30       	cpi	r18, 0x02	; 2
    368e:	31 05       	cpc	r19, r1
    3690:	11 f1       	breq	.+68     	; 0x36d6 <ADC_init+0x74>
    3692:	8d 81       	ldd	r24, Y+5	; 0x05
    3694:	9e 81       	ldd	r25, Y+6	; 0x06
    3696:	00 97       	sbiw	r24, 0x00	; 0
    3698:	61 f5       	brne	.+88     	; 0x36f2 <ADC_init+0x90>
        case AREF:
            CLEAR_BIT(ADMUX, REFS0);
    369a:	a7 e2       	ldi	r26, 0x27	; 39
    369c:	b0 e0       	ldi	r27, 0x00	; 0
    369e:	e7 e2       	ldi	r30, 0x27	; 39
    36a0:	f0 e0       	ldi	r31, 0x00	; 0
    36a2:	80 81       	ld	r24, Z
    36a4:	8f 7b       	andi	r24, 0xBF	; 191
    36a6:	8c 93       	st	X, r24
            CLEAR_BIT(ADMUX, REFS1);
    36a8:	a7 e2       	ldi	r26, 0x27	; 39
    36aa:	b0 e0       	ldi	r27, 0x00	; 0
    36ac:	e7 e2       	ldi	r30, 0x27	; 39
    36ae:	f0 e0       	ldi	r31, 0x00	; 0
    36b0:	80 81       	ld	r24, Z
    36b2:	8f 77       	andi	r24, 0x7F	; 127
    36b4:	8c 93       	st	X, r24
    36b6:	1d c0       	rjmp	.+58     	; 0x36f2 <ADC_init+0x90>
            break;
        case AVCC:
            SET_BIT(ADMUX, REFS0);
    36b8:	a7 e2       	ldi	r26, 0x27	; 39
    36ba:	b0 e0       	ldi	r27, 0x00	; 0
    36bc:	e7 e2       	ldi	r30, 0x27	; 39
    36be:	f0 e0       	ldi	r31, 0x00	; 0
    36c0:	80 81       	ld	r24, Z
    36c2:	80 64       	ori	r24, 0x40	; 64
    36c4:	8c 93       	st	X, r24
            CLEAR_BIT(ADMUX, REFS1);
    36c6:	a7 e2       	ldi	r26, 0x27	; 39
    36c8:	b0 e0       	ldi	r27, 0x00	; 0
    36ca:	e7 e2       	ldi	r30, 0x27	; 39
    36cc:	f0 e0       	ldi	r31, 0x00	; 0
    36ce:	80 81       	ld	r24, Z
    36d0:	8f 77       	andi	r24, 0x7F	; 127
    36d2:	8c 93       	st	X, r24
    36d4:	0e c0       	rjmp	.+28     	; 0x36f2 <ADC_init+0x90>
            break;
        case INT2_56:
            SET_BIT(ADMUX, REFS0);
    36d6:	a7 e2       	ldi	r26, 0x27	; 39
    36d8:	b0 e0       	ldi	r27, 0x00	; 0
    36da:	e7 e2       	ldi	r30, 0x27	; 39
    36dc:	f0 e0       	ldi	r31, 0x00	; 0
    36de:	80 81       	ld	r24, Z
    36e0:	80 64       	ori	r24, 0x40	; 64
    36e2:	8c 93       	st	X, r24
            SET_BIT(ADMUX, REFS1);
    36e4:	a7 e2       	ldi	r26, 0x27	; 39
    36e6:	b0 e0       	ldi	r27, 0x00	; 0
    36e8:	e7 e2       	ldi	r30, 0x27	; 39
    36ea:	f0 e0       	ldi	r31, 0x00	; 0
    36ec:	80 81       	ld	r24, Z
    36ee:	80 68       	ori	r24, 0x80	; 128
    36f0:	8c 93       	st	X, r24
        default:
            break;
    }

    // Adjust Result: Right Adjust (ADLAR = 0)
    CLEAR_BIT(ADMUX, ADLAR);
    36f2:	a7 e2       	ldi	r26, 0x27	; 39
    36f4:	b0 e0       	ldi	r27, 0x00	; 0
    36f6:	e7 e2       	ldi	r30, 0x27	; 39
    36f8:	f0 e0       	ldi	r31, 0x00	; 0
    36fa:	80 81       	ld	r24, Z
    36fc:	8f 7d       	andi	r24, 0xDF	; 223
    36fe:	8c 93       	st	X, r24

    // Enable ADC
    SET_BIT(ADCSRA, ADEN);
    3700:	a6 e2       	ldi	r26, 0x26	; 38
    3702:	b0 e0       	ldi	r27, 0x00	; 0
    3704:	e6 e2       	ldi	r30, 0x26	; 38
    3706:	f0 e0       	ldi	r31, 0x00	; 0
    3708:	80 81       	ld	r24, Z
    370a:	80 68       	ori	r24, 0x80	; 128
    370c:	8c 93       	st	X, r24

    // Disable ADC Interrupt (polling mode)
    CLEAR_BIT(ADCSRA, ADIE);
    370e:	a6 e2       	ldi	r26, 0x26	; 38
    3710:	b0 e0       	ldi	r27, 0x00	; 0
    3712:	e6 e2       	ldi	r30, 0x26	; 38
    3714:	f0 e0       	ldi	r31, 0x00	; 0
    3716:	80 81       	ld	r24, Z
    3718:	87 7f       	andi	r24, 0xF7	; 247
    371a:	8c 93       	st	X, r24

    // Choose Prescaler
    switch(prescaler){
    371c:	8a 81       	ldd	r24, Y+2	; 0x02
    371e:	28 2f       	mov	r18, r24
    3720:	30 e0       	ldi	r19, 0x00	; 0
    3722:	3c 83       	std	Y+4, r19	; 0x04
    3724:	2b 83       	std	Y+3, r18	; 0x03
    3726:	8b 81       	ldd	r24, Y+3	; 0x03
    3728:	9c 81       	ldd	r25, Y+4	; 0x04
    372a:	84 30       	cpi	r24, 0x04	; 4
    372c:	91 05       	cpc	r25, r1
    372e:	09 f4       	brne	.+2      	; 0x3732 <ADC_init+0xd0>
    3730:	6b c0       	rjmp	.+214    	; 0x3808 <ADC_init+0x1a6>
    3732:	2b 81       	ldd	r18, Y+3	; 0x03
    3734:	3c 81       	ldd	r19, Y+4	; 0x04
    3736:	25 30       	cpi	r18, 0x05	; 5
    3738:	31 05       	cpc	r19, r1
    373a:	8c f4       	brge	.+34     	; 0x375e <ADC_init+0xfc>
    373c:	8b 81       	ldd	r24, Y+3	; 0x03
    373e:	9c 81       	ldd	r25, Y+4	; 0x04
    3740:	82 30       	cpi	r24, 0x02	; 2
    3742:	91 05       	cpc	r25, r1
    3744:	a9 f1       	breq	.+106    	; 0x37b0 <ADC_init+0x14e>
    3746:	2b 81       	ldd	r18, Y+3	; 0x03
    3748:	3c 81       	ldd	r19, Y+4	; 0x04
    374a:	23 30       	cpi	r18, 0x03	; 3
    374c:	31 05       	cpc	r19, r1
    374e:	0c f0       	brlt	.+2      	; 0x3752 <ADC_init+0xf0>
    3750:	45 c0       	rjmp	.+138    	; 0x37dc <ADC_init+0x17a>
    3752:	8b 81       	ldd	r24, Y+3	; 0x03
    3754:	9c 81       	ldd	r25, Y+4	; 0x04
    3756:	81 30       	cpi	r24, 0x01	; 1
    3758:	91 05       	cpc	r25, r1
    375a:	a1 f0       	breq	.+40     	; 0x3784 <ADC_init+0x122>
    375c:	ac c0       	rjmp	.+344    	; 0x38b6 <ADC_init+0x254>
    375e:	2b 81       	ldd	r18, Y+3	; 0x03
    3760:	3c 81       	ldd	r19, Y+4	; 0x04
    3762:	26 30       	cpi	r18, 0x06	; 6
    3764:	31 05       	cpc	r19, r1
    3766:	09 f4       	brne	.+2      	; 0x376a <ADC_init+0x108>
    3768:	7b c0       	rjmp	.+246    	; 0x3860 <ADC_init+0x1fe>
    376a:	8b 81       	ldd	r24, Y+3	; 0x03
    376c:	9c 81       	ldd	r25, Y+4	; 0x04
    376e:	86 30       	cpi	r24, 0x06	; 6
    3770:	91 05       	cpc	r25, r1
    3772:	0c f4       	brge	.+2      	; 0x3776 <ADC_init+0x114>
    3774:	5f c0       	rjmp	.+190    	; 0x3834 <ADC_init+0x1d2>
    3776:	2b 81       	ldd	r18, Y+3	; 0x03
    3778:	3c 81       	ldd	r19, Y+4	; 0x04
    377a:	27 30       	cpi	r18, 0x07	; 7
    377c:	31 05       	cpc	r19, r1
    377e:	09 f4       	brne	.+2      	; 0x3782 <ADC_init+0x120>
    3780:	85 c0       	rjmp	.+266    	; 0x388c <ADC_init+0x22a>
    3782:	99 c0       	rjmp	.+306    	; 0x38b6 <ADC_init+0x254>
        case ADC_PRESCALER_2:
            SET_BIT(ADCSRA, ADPS0);
    3784:	a6 e2       	ldi	r26, 0x26	; 38
    3786:	b0 e0       	ldi	r27, 0x00	; 0
    3788:	e6 e2       	ldi	r30, 0x26	; 38
    378a:	f0 e0       	ldi	r31, 0x00	; 0
    378c:	80 81       	ld	r24, Z
    378e:	81 60       	ori	r24, 0x01	; 1
    3790:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS1);
    3792:	a6 e2       	ldi	r26, 0x26	; 38
    3794:	b0 e0       	ldi	r27, 0x00	; 0
    3796:	e6 e2       	ldi	r30, 0x26	; 38
    3798:	f0 e0       	ldi	r31, 0x00	; 0
    379a:	80 81       	ld	r24, Z
    379c:	8d 7f       	andi	r24, 0xFD	; 253
    379e:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS2);
    37a0:	a6 e2       	ldi	r26, 0x26	; 38
    37a2:	b0 e0       	ldi	r27, 0x00	; 0
    37a4:	e6 e2       	ldi	r30, 0x26	; 38
    37a6:	f0 e0       	ldi	r31, 0x00	; 0
    37a8:	80 81       	ld	r24, Z
    37aa:	8b 7f       	andi	r24, 0xFB	; 251
    37ac:	8c 93       	st	X, r24
    37ae:	83 c0       	rjmp	.+262    	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_4:
            CLEAR_BIT(ADCSRA, ADPS0);
    37b0:	a6 e2       	ldi	r26, 0x26	; 38
    37b2:	b0 e0       	ldi	r27, 0x00	; 0
    37b4:	e6 e2       	ldi	r30, 0x26	; 38
    37b6:	f0 e0       	ldi	r31, 0x00	; 0
    37b8:	80 81       	ld	r24, Z
    37ba:	8e 7f       	andi	r24, 0xFE	; 254
    37bc:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS1);
    37be:	a6 e2       	ldi	r26, 0x26	; 38
    37c0:	b0 e0       	ldi	r27, 0x00	; 0
    37c2:	e6 e2       	ldi	r30, 0x26	; 38
    37c4:	f0 e0       	ldi	r31, 0x00	; 0
    37c6:	80 81       	ld	r24, Z
    37c8:	82 60       	ori	r24, 0x02	; 2
    37ca:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS2);
    37cc:	a6 e2       	ldi	r26, 0x26	; 38
    37ce:	b0 e0       	ldi	r27, 0x00	; 0
    37d0:	e6 e2       	ldi	r30, 0x26	; 38
    37d2:	f0 e0       	ldi	r31, 0x00	; 0
    37d4:	80 81       	ld	r24, Z
    37d6:	8b 7f       	andi	r24, 0xFB	; 251
    37d8:	8c 93       	st	X, r24
    37da:	6d c0       	rjmp	.+218    	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_8:
            SET_BIT(ADCSRA, ADPS0);
    37dc:	a6 e2       	ldi	r26, 0x26	; 38
    37de:	b0 e0       	ldi	r27, 0x00	; 0
    37e0:	e6 e2       	ldi	r30, 0x26	; 38
    37e2:	f0 e0       	ldi	r31, 0x00	; 0
    37e4:	80 81       	ld	r24, Z
    37e6:	81 60       	ori	r24, 0x01	; 1
    37e8:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS1);
    37ea:	a6 e2       	ldi	r26, 0x26	; 38
    37ec:	b0 e0       	ldi	r27, 0x00	; 0
    37ee:	e6 e2       	ldi	r30, 0x26	; 38
    37f0:	f0 e0       	ldi	r31, 0x00	; 0
    37f2:	80 81       	ld	r24, Z
    37f4:	82 60       	ori	r24, 0x02	; 2
    37f6:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS2);
    37f8:	a6 e2       	ldi	r26, 0x26	; 38
    37fa:	b0 e0       	ldi	r27, 0x00	; 0
    37fc:	e6 e2       	ldi	r30, 0x26	; 38
    37fe:	f0 e0       	ldi	r31, 0x00	; 0
    3800:	80 81       	ld	r24, Z
    3802:	8b 7f       	andi	r24, 0xFB	; 251
    3804:	8c 93       	st	X, r24
    3806:	57 c0       	rjmp	.+174    	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_16:
            CLEAR_BIT(ADCSRA, ADPS0);
    3808:	a6 e2       	ldi	r26, 0x26	; 38
    380a:	b0 e0       	ldi	r27, 0x00	; 0
    380c:	e6 e2       	ldi	r30, 0x26	; 38
    380e:	f0 e0       	ldi	r31, 0x00	; 0
    3810:	80 81       	ld	r24, Z
    3812:	8e 7f       	andi	r24, 0xFE	; 254
    3814:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS1);
    3816:	a6 e2       	ldi	r26, 0x26	; 38
    3818:	b0 e0       	ldi	r27, 0x00	; 0
    381a:	e6 e2       	ldi	r30, 0x26	; 38
    381c:	f0 e0       	ldi	r31, 0x00	; 0
    381e:	80 81       	ld	r24, Z
    3820:	8d 7f       	andi	r24, 0xFD	; 253
    3822:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS2);
    3824:	a6 e2       	ldi	r26, 0x26	; 38
    3826:	b0 e0       	ldi	r27, 0x00	; 0
    3828:	e6 e2       	ldi	r30, 0x26	; 38
    382a:	f0 e0       	ldi	r31, 0x00	; 0
    382c:	80 81       	ld	r24, Z
    382e:	84 60       	ori	r24, 0x04	; 4
    3830:	8c 93       	st	X, r24
    3832:	41 c0       	rjmp	.+130    	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_32:
            SET_BIT(ADCSRA, ADPS0);
    3834:	a6 e2       	ldi	r26, 0x26	; 38
    3836:	b0 e0       	ldi	r27, 0x00	; 0
    3838:	e6 e2       	ldi	r30, 0x26	; 38
    383a:	f0 e0       	ldi	r31, 0x00	; 0
    383c:	80 81       	ld	r24, Z
    383e:	81 60       	ori	r24, 0x01	; 1
    3840:	8c 93       	st	X, r24
            CLEAR_BIT(ADCSRA, ADPS1);
    3842:	a6 e2       	ldi	r26, 0x26	; 38
    3844:	b0 e0       	ldi	r27, 0x00	; 0
    3846:	e6 e2       	ldi	r30, 0x26	; 38
    3848:	f0 e0       	ldi	r31, 0x00	; 0
    384a:	80 81       	ld	r24, Z
    384c:	8d 7f       	andi	r24, 0xFD	; 253
    384e:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS2);
    3850:	a6 e2       	ldi	r26, 0x26	; 38
    3852:	b0 e0       	ldi	r27, 0x00	; 0
    3854:	e6 e2       	ldi	r30, 0x26	; 38
    3856:	f0 e0       	ldi	r31, 0x00	; 0
    3858:	80 81       	ld	r24, Z
    385a:	84 60       	ori	r24, 0x04	; 4
    385c:	8c 93       	st	X, r24
    385e:	2b c0       	rjmp	.+86     	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_64:
            CLEAR_BIT(ADCSRA, ADPS0);
    3860:	a6 e2       	ldi	r26, 0x26	; 38
    3862:	b0 e0       	ldi	r27, 0x00	; 0
    3864:	e6 e2       	ldi	r30, 0x26	; 38
    3866:	f0 e0       	ldi	r31, 0x00	; 0
    3868:	80 81       	ld	r24, Z
    386a:	8e 7f       	andi	r24, 0xFE	; 254
    386c:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS1);
    386e:	a6 e2       	ldi	r26, 0x26	; 38
    3870:	b0 e0       	ldi	r27, 0x00	; 0
    3872:	e6 e2       	ldi	r30, 0x26	; 38
    3874:	f0 e0       	ldi	r31, 0x00	; 0
    3876:	80 81       	ld	r24, Z
    3878:	82 60       	ori	r24, 0x02	; 2
    387a:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS2);
    387c:	a6 e2       	ldi	r26, 0x26	; 38
    387e:	b0 e0       	ldi	r27, 0x00	; 0
    3880:	e6 e2       	ldi	r30, 0x26	; 38
    3882:	f0 e0       	ldi	r31, 0x00	; 0
    3884:	80 81       	ld	r24, Z
    3886:	84 60       	ori	r24, 0x04	; 4
    3888:	8c 93       	st	X, r24
    388a:	15 c0       	rjmp	.+42     	; 0x38b6 <ADC_init+0x254>
            break;
        case ADC_PRESCALER_128:
            SET_BIT(ADCSRA, ADPS0);
    388c:	a6 e2       	ldi	r26, 0x26	; 38
    388e:	b0 e0       	ldi	r27, 0x00	; 0
    3890:	e6 e2       	ldi	r30, 0x26	; 38
    3892:	f0 e0       	ldi	r31, 0x00	; 0
    3894:	80 81       	ld	r24, Z
    3896:	81 60       	ori	r24, 0x01	; 1
    3898:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS1);
    389a:	a6 e2       	ldi	r26, 0x26	; 38
    389c:	b0 e0       	ldi	r27, 0x00	; 0
    389e:	e6 e2       	ldi	r30, 0x26	; 38
    38a0:	f0 e0       	ldi	r31, 0x00	; 0
    38a2:	80 81       	ld	r24, Z
    38a4:	82 60       	ori	r24, 0x02	; 2
    38a6:	8c 93       	st	X, r24
            SET_BIT(ADCSRA, ADPS2);
    38a8:	a6 e2       	ldi	r26, 0x26	; 38
    38aa:	b0 e0       	ldi	r27, 0x00	; 0
    38ac:	e6 e2       	ldi	r30, 0x26	; 38
    38ae:	f0 e0       	ldi	r31, 0x00	; 0
    38b0:	80 81       	ld	r24, Z
    38b2:	84 60       	ori	r24, 0x04	; 4
    38b4:	8c 93       	st	X, r24
            break;
        default:
            break;
    }
}
    38b6:	26 96       	adiw	r28, 0x06	; 6
    38b8:	0f b6       	in	r0, 0x3f	; 63
    38ba:	f8 94       	cli
    38bc:	de bf       	out	0x3e, r29	; 62
    38be:	0f be       	out	0x3f, r0	; 63
    38c0:	cd bf       	out	0x3d, r28	; 61
    38c2:	cf 91       	pop	r28
    38c4:	df 91       	pop	r29
    38c6:	08 95       	ret

000038c8 <ADC_readChannel>:

u16 ADC_readChannel(u8 channel_num){
    38c8:	df 93       	push	r29
    38ca:	cf 93       	push	r28
    38cc:	0f 92       	push	r0
    38ce:	cd b7       	in	r28, 0x3d	; 61
    38d0:	de b7       	in	r29, 0x3e	; 62
    38d2:	89 83       	std	Y+1, r24	; 0x01
    // Select channel (0  7)
    channel_num &= 0x07;        // mask to keep only 3 bits
    38d4:	89 81       	ldd	r24, Y+1	; 0x01
    38d6:	87 70       	andi	r24, 0x07	; 7
    38d8:	89 83       	std	Y+1, r24	; 0x01
    ADMUX = (ADMUX & 0xE0) | channel_num;  // keep REFS1:0 + ADLAR bits, set MUX4:0
    38da:	a7 e2       	ldi	r26, 0x27	; 39
    38dc:	b0 e0       	ldi	r27, 0x00	; 0
    38de:	e7 e2       	ldi	r30, 0x27	; 39
    38e0:	f0 e0       	ldi	r31, 0x00	; 0
    38e2:	80 81       	ld	r24, Z
    38e4:	98 2f       	mov	r25, r24
    38e6:	90 7e       	andi	r25, 0xE0	; 224
    38e8:	89 81       	ldd	r24, Y+1	; 0x01
    38ea:	89 2b       	or	r24, r25
    38ec:	8c 93       	st	X, r24

    // Start conversion
    SET_BIT(ADCSRA, ADSC);
    38ee:	a6 e2       	ldi	r26, 0x26	; 38
    38f0:	b0 e0       	ldi	r27, 0x00	; 0
    38f2:	e6 e2       	ldi	r30, 0x26	; 38
    38f4:	f0 e0       	ldi	r31, 0x00	; 0
    38f6:	80 81       	ld	r24, Z
    38f8:	80 64       	ori	r24, 0x40	; 64
    38fa:	8c 93       	st	X, r24

    // Wait for conversion to finish (ADIF = 1)
    while(BIT_IS_CLEAR(ADCSRA, ADIF));
    38fc:	e6 e2       	ldi	r30, 0x26	; 38
    38fe:	f0 e0       	ldi	r31, 0x00	; 0
    3900:	80 81       	ld	r24, Z
    3902:	88 2f       	mov	r24, r24
    3904:	90 e0       	ldi	r25, 0x00	; 0
    3906:	80 71       	andi	r24, 0x10	; 16
    3908:	90 70       	andi	r25, 0x00	; 0
    390a:	00 97       	sbiw	r24, 0x00	; 0
    390c:	b9 f3       	breq	.-18     	; 0x38fc <ADC_readChannel+0x34>

    // Clear ADIF by writing 1
    SET_BIT(ADCSRA, ADIF);
    390e:	a6 e2       	ldi	r26, 0x26	; 38
    3910:	b0 e0       	ldi	r27, 0x00	; 0
    3912:	e6 e2       	ldi	r30, 0x26	; 38
    3914:	f0 e0       	ldi	r31, 0x00	; 0
    3916:	80 81       	ld	r24, Z
    3918:	80 61       	ori	r24, 0x10	; 16
    391a:	8c 93       	st	X, r24

    // Return result (10-bit, right adjusted)
    return ADC;
    391c:	e4 e2       	ldi	r30, 0x24	; 36
    391e:	f0 e0       	ldi	r31, 0x00	; 0
    3920:	80 81       	ld	r24, Z
    3922:	91 81       	ldd	r25, Z+1	; 0x01
}
    3924:	0f 90       	pop	r0
    3926:	cf 91       	pop	r28
    3928:	df 91       	pop	r29
    392a:	08 95       	ret

0000392c <LM35_getTemperature>:
#include "../../MCAL/ADC_DRIVER/ADC_interface.h"
#include "lm35.h"

// Function to get temperature reading from LM35
u16 LM35_getTemperature(void)
{
    392c:	df 93       	push	r29
    392e:	cf 93       	push	r28
    3930:	00 d0       	rcall	.+0      	; 0x3932 <LM35_getTemperature+0x6>
    3932:	00 d0       	rcall	.+0      	; 0x3934 <LM35_getTemperature+0x8>
    3934:	cd b7       	in	r28, 0x3d	; 61
    3936:	de b7       	in	r29, 0x3e	; 62
    u16 adc_value = ADC_readChannel(LM35_CHANNEL_ID);
    3938:	80 e0       	ldi	r24, 0x00	; 0
    393a:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <ADC_readChannel>
    393e:	9c 83       	std	Y+4, r25	; 0x04
    3940:	8b 83       	std	Y+3, r24	; 0x03

    // Temperature = (ADC_value * Vref) / (ADC_max * 10mV)
    u16 temperature = ((u32)adc_value * ADC_REF_VOLT_VALUE) / (ADC_MAX_VALUE * LM35_MV_PER_DEG);
    3942:	8b 81       	ldd	r24, Y+3	; 0x03
    3944:	9c 81       	ldd	r25, Y+4	; 0x04
    3946:	cc 01       	movw	r24, r24
    3948:	a0 e0       	ldi	r26, 0x00	; 0
    394a:	b0 e0       	ldi	r27, 0x00	; 0
    394c:	28 e8       	ldi	r18, 0x88	; 136
    394e:	33 e1       	ldi	r19, 0x13	; 19
    3950:	40 e0       	ldi	r20, 0x00	; 0
    3952:	50 e0       	ldi	r21, 0x00	; 0
    3954:	bc 01       	movw	r22, r24
    3956:	cd 01       	movw	r24, r26
    3958:	0e 94 6b 38 	call	0x70d6	; 0x70d6 <__mulsi3>
    395c:	dc 01       	movw	r26, r24
    395e:	cb 01       	movw	r24, r22
    3960:	26 ef       	ldi	r18, 0xF6	; 246
    3962:	37 e2       	ldi	r19, 0x27	; 39
    3964:	40 e0       	ldi	r20, 0x00	; 0
    3966:	50 e0       	ldi	r21, 0x00	; 0
    3968:	bc 01       	movw	r22, r24
    396a:	cd 01       	movw	r24, r26
    396c:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    3970:	da 01       	movw	r26, r20
    3972:	c9 01       	movw	r24, r18
    3974:	9a 83       	std	Y+2, r25	; 0x02
    3976:	89 83       	std	Y+1, r24	; 0x01
    return temperature;   // returns C
    3978:	89 81       	ldd	r24, Y+1	; 0x01
    397a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    397c:	0f 90       	pop	r0
    397e:	0f 90       	pop	r0
    3980:	0f 90       	pop	r0
    3982:	0f 90       	pop	r0
    3984:	cf 91       	pop	r28
    3986:	df 91       	pop	r29
    3988:	08 95       	ret

0000398a <LED_voidInit>:
#include"leds.h"
#include"../../MCAL/DIO_DRIVER/DIO_interface.h"
#include"../../APP/config.h"

void LED_voidInit()
{
    398a:	df 93       	push	r29
    398c:	cf 93       	push	r28
    398e:	cd b7       	in	r28, 0x3d	; 61
    3990:	de b7       	in	r29, 0x3e	; 62
    DIO_voidSetPinDir(LEDS_PORT, LED1_PIN, PIN_OUTPUT);
    3992:	80 e0       	ldi	r24, 0x00	; 0
    3994:	66 e0       	ldi	r22, 0x06	; 6
    3996:	41 e0       	ldi	r20, 0x01	; 1
    3998:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    DIO_voidSetPinDir(LEDS_PORT, LED2_PIN, PIN_OUTPUT);
    399c:	80 e0       	ldi	r24, 0x00	; 0
    399e:	67 e0       	ldi	r22, 0x07	; 7
    39a0:	41 e0       	ldi	r20, 0x01	; 1
    39a2:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
}
    39a6:	cf 91       	pop	r28
    39a8:	df 91       	pop	r29
    39aa:	08 95       	ret

000039ac <LED_voidON>:

void LED_voidON(u8 led_num)
{
    39ac:	df 93       	push	r29
    39ae:	cf 93       	push	r28
    39b0:	0f 92       	push	r0
    39b2:	cd b7       	in	r28, 0x3d	; 61
    39b4:	de b7       	in	r29, 0x3e	; 62
    39b6:	89 83       	std	Y+1, r24	; 0x01
	if (led_num == LED1)
    39b8:	89 81       	ldd	r24, Y+1	; 0x01
    39ba:	81 30       	cpi	r24, 0x01	; 1
    39bc:	31 f4       	brne	.+12     	; 0x39ca <LED_voidON+0x1e>
	{
    DIO_voidSetPinValue(LEDS_PORT, LED1_PIN, LED_ON);
    39be:	80 e0       	ldi	r24, 0x00	; 0
    39c0:	66 e0       	ldi	r22, 0x06	; 6
    39c2:	41 e0       	ldi	r20, 0x01	; 1
    39c4:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    39c8:	08 c0       	rjmp	.+16     	; 0x39da <LED_voidON+0x2e>
    return ;
	}
	if(led_num == LED2)
    39ca:	89 81       	ldd	r24, Y+1	; 0x01
    39cc:	82 30       	cpi	r24, 0x02	; 2
    39ce:	29 f4       	brne	.+10     	; 0x39da <LED_voidON+0x2e>
	{
    DIO_voidSetPinValue(LEDS_PORT, LED2_PIN, LED_ON);
    39d0:	80 e0       	ldi	r24, 0x00	; 0
    39d2:	67 e0       	ldi	r22, 0x07	; 7
    39d4:	41 e0       	ldi	r20, 0x01	; 1
    39d6:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	return ;
	}
	else
		return ;
}
    39da:	0f 90       	pop	r0
    39dc:	cf 91       	pop	r28
    39de:	df 91       	pop	r29
    39e0:	08 95       	ret

000039e2 <LED_voidOFF>:

void LED_voidOFF(u8 led_num)
{
    39e2:	df 93       	push	r29
    39e4:	cf 93       	push	r28
    39e6:	0f 92       	push	r0
    39e8:	cd b7       	in	r28, 0x3d	; 61
    39ea:	de b7       	in	r29, 0x3e	; 62
    39ec:	89 83       	std	Y+1, r24	; 0x01
	if (led_num == LED1)
    39ee:	89 81       	ldd	r24, Y+1	; 0x01
    39f0:	81 30       	cpi	r24, 0x01	; 1
    39f2:	31 f4       	brne	.+12     	; 0x3a00 <LED_voidOFF+0x1e>
		{
	    DIO_voidSetPinValue(LEDS_PORT, LED1_PIN, LED_OFF);
    39f4:	80 e0       	ldi	r24, 0x00	; 0
    39f6:	66 e0       	ldi	r22, 0x06	; 6
    39f8:	40 e0       	ldi	r20, 0x00	; 0
    39fa:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    39fe:	08 c0       	rjmp	.+16     	; 0x3a10 <LED_voidOFF+0x2e>
	    return ;
		}
		if(led_num == LED2)
    3a00:	89 81       	ldd	r24, Y+1	; 0x01
    3a02:	82 30       	cpi	r24, 0x02	; 2
    3a04:	29 f4       	brne	.+10     	; 0x3a10 <LED_voidOFF+0x2e>
		{
	    DIO_voidSetPinValue(LEDS_PORT, LED2_PIN, LED_OFF);
    3a06:	80 e0       	ldi	r24, 0x00	; 0
    3a08:	67 e0       	ldi	r22, 0x07	; 7
    3a0a:	40 e0       	ldi	r20, 0x00	; 0
    3a0c:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		return ;
		}
		else
			return ;
}
    3a10:	0f 90       	pop	r0
    3a12:	cf 91       	pop	r28
    3a14:	df 91       	pop	r29
    3a16:	08 95       	ret

00003a18 <LDR_getVoltage>:
#include "ldr.h"

#define R_FIXED   10000UL   // fixed resistor value (10kohm)

u16 LDR_getVoltage(void)
{
    3a18:	df 93       	push	r29
    3a1a:	cf 93       	push	r28
    3a1c:	00 d0       	rcall	.+0      	; 0x3a1e <LDR_getVoltage+0x6>
    3a1e:	00 d0       	rcall	.+0      	; 0x3a20 <LDR_getVoltage+0x8>
    3a20:	cd b7       	in	r28, 0x3d	; 61
    3a22:	de b7       	in	r29, 0x3e	; 62
    u16 adc_value = ADC_readChannel(LDR_CHANNEL);
    3a24:	81 e0       	ldi	r24, 0x01	; 1
    3a26:	0e 94 64 1c 	call	0x38c8	; 0x38c8 <ADC_readChannel>
    3a2a:	9c 83       	std	Y+4, r25	; 0x04
    3a2c:	8b 83       	std	Y+3, r24	; 0x03
    // Convert ADC value to mV
    u16 voltage = ((u32)adc_value * LDR_VCC_MV) / 1023;
    3a2e:	8b 81       	ldd	r24, Y+3	; 0x03
    3a30:	9c 81       	ldd	r25, Y+4	; 0x04
    3a32:	cc 01       	movw	r24, r24
    3a34:	a0 e0       	ldi	r26, 0x00	; 0
    3a36:	b0 e0       	ldi	r27, 0x00	; 0
    3a38:	28 e8       	ldi	r18, 0x88	; 136
    3a3a:	33 e1       	ldi	r19, 0x13	; 19
    3a3c:	40 e0       	ldi	r20, 0x00	; 0
    3a3e:	50 e0       	ldi	r21, 0x00	; 0
    3a40:	bc 01       	movw	r22, r24
    3a42:	cd 01       	movw	r24, r26
    3a44:	0e 94 6b 38 	call	0x70d6	; 0x70d6 <__mulsi3>
    3a48:	dc 01       	movw	r26, r24
    3a4a:	cb 01       	movw	r24, r22
    3a4c:	2f ef       	ldi	r18, 0xFF	; 255
    3a4e:	33 e0       	ldi	r19, 0x03	; 3
    3a50:	40 e0       	ldi	r20, 0x00	; 0
    3a52:	50 e0       	ldi	r21, 0x00	; 0
    3a54:	bc 01       	movw	r22, r24
    3a56:	cd 01       	movw	r24, r26
    3a58:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    3a5c:	da 01       	movw	r26, r20
    3a5e:	c9 01       	movw	r24, r18
    3a60:	9a 83       	std	Y+2, r25	; 0x02
    3a62:	89 83       	std	Y+1, r24	; 0x01
    return voltage;
    3a64:	89 81       	ldd	r24, Y+1	; 0x01
    3a66:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3a68:	0f 90       	pop	r0
    3a6a:	0f 90       	pop	r0
    3a6c:	0f 90       	pop	r0
    3a6e:	0f 90       	pop	r0
    3a70:	cf 91       	pop	r28
    3a72:	df 91       	pop	r29
    3a74:	08 95       	ret

00003a76 <LDR_getResistance>:

u32 LDR_getResistance(void)
{
    3a76:	ef 92       	push	r14
    3a78:	ff 92       	push	r15
    3a7a:	0f 93       	push	r16
    3a7c:	1f 93       	push	r17
    3a7e:	df 93       	push	r29
    3a80:	cf 93       	push	r28
    3a82:	cd b7       	in	r28, 0x3d	; 61
    3a84:	de b7       	in	r29, 0x3e	; 62
    3a86:	2a 97       	sbiw	r28, 0x0a	; 10
    3a88:	0f b6       	in	r0, 0x3f	; 63
    3a8a:	f8 94       	cli
    3a8c:	de bf       	out	0x3e, r29	; 62
    3a8e:	0f be       	out	0x3f, r0	; 63
    3a90:	cd bf       	out	0x3d, r28	; 61
    u16 v_out = LDR_getVoltage();
    3a92:	0e 94 0c 1d 	call	0x3a18	; 0x3a18 <LDR_getVoltage>
    3a96:	9e 83       	std	Y+6, r25	; 0x06
    3a98:	8d 83       	std	Y+5, r24	; 0x05

    if (v_out == 0) return 0;  // avoid division by zero
    3a9a:	8d 81       	ldd	r24, Y+5	; 0x05
    3a9c:	9e 81       	ldd	r25, Y+6	; 0x06
    3a9e:	00 97       	sbiw	r24, 0x00	; 0
    3aa0:	29 f4       	brne	.+10     	; 0x3aac <LDR_getResistance+0x36>
    3aa2:	1f 82       	std	Y+7, r1	; 0x07
    3aa4:	18 86       	std	Y+8, r1	; 0x08
    3aa6:	19 86       	std	Y+9, r1	; 0x09
    3aa8:	1a 86       	std	Y+10, r1	; 0x0a
    3aaa:	2c c0       	rjmp	.+88     	; 0x3b04 <LDR_getResistance+0x8e>

    // Voltage divider formula:
    // R_ldr = R_fixed * (Vcc - Vout) / Vout
    u32 r_ldr = ( (u32)R_FIXED * (LDR_VCC_MV - v_out) ) / v_out;
    3aac:	28 e8       	ldi	r18, 0x88	; 136
    3aae:	33 e1       	ldi	r19, 0x13	; 19
    3ab0:	8d 81       	ldd	r24, Y+5	; 0x05
    3ab2:	9e 81       	ldd	r25, Y+6	; 0x06
    3ab4:	a9 01       	movw	r20, r18
    3ab6:	48 1b       	sub	r20, r24
    3ab8:	59 0b       	sbc	r21, r25
    3aba:	ca 01       	movw	r24, r20
    3abc:	cc 01       	movw	r24, r24
    3abe:	a0 e0       	ldi	r26, 0x00	; 0
    3ac0:	b0 e0       	ldi	r27, 0x00	; 0
    3ac2:	20 e1       	ldi	r18, 0x10	; 16
    3ac4:	37 e2       	ldi	r19, 0x27	; 39
    3ac6:	40 e0       	ldi	r20, 0x00	; 0
    3ac8:	50 e0       	ldi	r21, 0x00	; 0
    3aca:	bc 01       	movw	r22, r24
    3acc:	cd 01       	movw	r24, r26
    3ace:	0e 94 6b 38 	call	0x70d6	; 0x70d6 <__mulsi3>
    3ad2:	7b 01       	movw	r14, r22
    3ad4:	8c 01       	movw	r16, r24
    3ad6:	8d 81       	ldd	r24, Y+5	; 0x05
    3ad8:	9e 81       	ldd	r25, Y+6	; 0x06
    3ada:	9c 01       	movw	r18, r24
    3adc:	40 e0       	ldi	r20, 0x00	; 0
    3ade:	50 e0       	ldi	r21, 0x00	; 0
    3ae0:	c8 01       	movw	r24, r16
    3ae2:	b7 01       	movw	r22, r14
    3ae4:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    3ae8:	da 01       	movw	r26, r20
    3aea:	c9 01       	movw	r24, r18
    3aec:	89 83       	std	Y+1, r24	; 0x01
    3aee:	9a 83       	std	Y+2, r25	; 0x02
    3af0:	ab 83       	std	Y+3, r26	; 0x03
    3af2:	bc 83       	std	Y+4, r27	; 0x04
    return r_ldr;
    3af4:	89 81       	ldd	r24, Y+1	; 0x01
    3af6:	9a 81       	ldd	r25, Y+2	; 0x02
    3af8:	ab 81       	ldd	r26, Y+3	; 0x03
    3afa:	bc 81       	ldd	r27, Y+4	; 0x04
    3afc:	8f 83       	std	Y+7, r24	; 0x07
    3afe:	98 87       	std	Y+8, r25	; 0x08
    3b00:	a9 87       	std	Y+9, r26	; 0x09
    3b02:	ba 87       	std	Y+10, r27	; 0x0a
    3b04:	8f 81       	ldd	r24, Y+7	; 0x07
    3b06:	98 85       	ldd	r25, Y+8	; 0x08
    3b08:	a9 85       	ldd	r26, Y+9	; 0x09
    3b0a:	ba 85       	ldd	r27, Y+10	; 0x0a
}
    3b0c:	bc 01       	movw	r22, r24
    3b0e:	cd 01       	movw	r24, r26
    3b10:	2a 96       	adiw	r28, 0x0a	; 10
    3b12:	0f b6       	in	r0, 0x3f	; 63
    3b14:	f8 94       	cli
    3b16:	de bf       	out	0x3e, r29	; 62
    3b18:	0f be       	out	0x3f, r0	; 63
    3b1a:	cd bf       	out	0x3d, r28	; 61
    3b1c:	cf 91       	pop	r28
    3b1e:	df 91       	pop	r29
    3b20:	1f 91       	pop	r17
    3b22:	0f 91       	pop	r16
    3b24:	ff 90       	pop	r15
    3b26:	ef 90       	pop	r14
    3b28:	08 95       	ret

00003b2a <LDR_getLightIntensity>:

u8 LDR_getLightIntensity(void)
{
    3b2a:	df 93       	push	r29
    3b2c:	cf 93       	push	r28
    3b2e:	00 d0       	rcall	.+0      	; 0x3b30 <LDR_getLightIntensity+0x6>
    3b30:	0f 92       	push	r0
    3b32:	cd b7       	in	r28, 0x3d	; 61
    3b34:	de b7       	in	r29, 0x3e	; 62
    u16 v_out = LDR_getVoltage();
    3b36:	0e 94 0c 1d 	call	0x3a18	; 0x3a18 <LDR_getVoltage>
    3b3a:	9b 83       	std	Y+3, r25	; 0x03
    3b3c:	8a 83       	std	Y+2, r24	; 0x02

    // Simple linear mapping: 0V -> 0%, Vcc -> 100%
    u8 intensity = ((u32)v_out * 100) / LDR_VCC_MV;
    3b3e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b40:	9b 81       	ldd	r25, Y+3	; 0x03
    3b42:	cc 01       	movw	r24, r24
    3b44:	a0 e0       	ldi	r26, 0x00	; 0
    3b46:	b0 e0       	ldi	r27, 0x00	; 0
    3b48:	24 e6       	ldi	r18, 0x64	; 100
    3b4a:	30 e0       	ldi	r19, 0x00	; 0
    3b4c:	40 e0       	ldi	r20, 0x00	; 0
    3b4e:	50 e0       	ldi	r21, 0x00	; 0
    3b50:	bc 01       	movw	r22, r24
    3b52:	cd 01       	movw	r24, r26
    3b54:	0e 94 6b 38 	call	0x70d6	; 0x70d6 <__mulsi3>
    3b58:	dc 01       	movw	r26, r24
    3b5a:	cb 01       	movw	r24, r22
    3b5c:	28 e8       	ldi	r18, 0x88	; 136
    3b5e:	33 e1       	ldi	r19, 0x13	; 19
    3b60:	40 e0       	ldi	r20, 0x00	; 0
    3b62:	50 e0       	ldi	r21, 0x00	; 0
    3b64:	bc 01       	movw	r22, r24
    3b66:	cd 01       	movw	r24, r26
    3b68:	0e 94 8a 38 	call	0x7114	; 0x7114 <__udivmodsi4>
    3b6c:	da 01       	movw	r26, r20
    3b6e:	c9 01       	movw	r24, r18
    3b70:	89 83       	std	Y+1, r24	; 0x01
    return intensity;
    3b72:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b74:	0f 90       	pop	r0
    3b76:	0f 90       	pop	r0
    3b78:	0f 90       	pop	r0
    3b7a:	cf 91       	pop	r28
    3b7c:	df 91       	pop	r29
    3b7e:	08 95       	ret

00003b80 <LCD_Init>:
/*
 * Description :
 * Initialize the LCD
 */
void LCD_Init(void)
{
    3b80:	df 93       	push	r29
    3b82:	cf 93       	push	r28
    3b84:	cd b7       	in	r28, 0x3d	; 61
    3b86:	de b7       	in	r29, 0x3e	; 62
    3b88:	6c 97       	sbiw	r28, 0x1c	; 28
    3b8a:	0f b6       	in	r0, 0x3f	; 63
    3b8c:	f8 94       	cli
    3b8e:	de bf       	out	0x3e, r29	; 62
    3b90:	0f be       	out	0x3f, r0	; 63
    3b92:	cd bf       	out	0x3d, r28	; 61
	/* 1- Configure RS and E as output */
	DIO_voidSetPinDir(LCD_RS_PORT_ID, LCD_RS_PIN_ID, PIN_OUTPUT);
    3b94:	81 e0       	ldi	r24, 0x01	; 1
    3b96:	62 e0       	ldi	r22, 0x02	; 2
    3b98:	41 e0       	ldi	r20, 0x01	; 1
    3b9a:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
	DIO_voidSetPinDir(LCD_E_PORT_ID,  LCD_E_PIN_ID,  PIN_OUTPUT);
    3b9e:	81 e0       	ldi	r24, 0x01	; 1
    3ba0:	63 e0       	ldi	r22, 0x03	; 3
    3ba2:	41 e0       	ldi	r20, 0x01	; 1
    3ba4:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    3ba8:	80 e0       	ldi	r24, 0x00	; 0
    3baa:	90 e0       	ldi	r25, 0x00	; 0
    3bac:	a0 ea       	ldi	r26, 0xA0	; 160
    3bae:	b1 e4       	ldi	r27, 0x41	; 65
    3bb0:	89 8f       	std	Y+25, r24	; 0x19
    3bb2:	9a 8f       	std	Y+26, r25	; 0x1a
    3bb4:	ab 8f       	std	Y+27, r26	; 0x1b
    3bb6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bb8:	69 8d       	ldd	r22, Y+25	; 0x19
    3bba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3bbc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3bbe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3bc0:	20 e0       	ldi	r18, 0x00	; 0
    3bc2:	30 e0       	ldi	r19, 0x00	; 0
    3bc4:	4a ef       	ldi	r20, 0xFA	; 250
    3bc6:	54 e4       	ldi	r21, 0x44	; 68
    3bc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bcc:	dc 01       	movw	r26, r24
    3bce:	cb 01       	movw	r24, r22
    3bd0:	8d 8b       	std	Y+21, r24	; 0x15
    3bd2:	9e 8b       	std	Y+22, r25	; 0x16
    3bd4:	af 8b       	std	Y+23, r26	; 0x17
    3bd6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3bd8:	6d 89       	ldd	r22, Y+21	; 0x15
    3bda:	7e 89       	ldd	r23, Y+22	; 0x16
    3bdc:	8f 89       	ldd	r24, Y+23	; 0x17
    3bde:	98 8d       	ldd	r25, Y+24	; 0x18
    3be0:	20 e0       	ldi	r18, 0x00	; 0
    3be2:	30 e0       	ldi	r19, 0x00	; 0
    3be4:	40 e8       	ldi	r20, 0x80	; 128
    3be6:	5f e3       	ldi	r21, 0x3F	; 63
    3be8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3bec:	88 23       	and	r24, r24
    3bee:	2c f4       	brge	.+10     	; 0x3bfa <LCD_Init+0x7a>
		__ticks = 1;
    3bf0:	81 e0       	ldi	r24, 0x01	; 1
    3bf2:	90 e0       	ldi	r25, 0x00	; 0
    3bf4:	9c 8b       	std	Y+20, r25	; 0x14
    3bf6:	8b 8b       	std	Y+19, r24	; 0x13
    3bf8:	3f c0       	rjmp	.+126    	; 0x3c78 <LCD_Init+0xf8>
	else if (__tmp > 65535)
    3bfa:	6d 89       	ldd	r22, Y+21	; 0x15
    3bfc:	7e 89       	ldd	r23, Y+22	; 0x16
    3bfe:	8f 89       	ldd	r24, Y+23	; 0x17
    3c00:	98 8d       	ldd	r25, Y+24	; 0x18
    3c02:	20 e0       	ldi	r18, 0x00	; 0
    3c04:	3f ef       	ldi	r19, 0xFF	; 255
    3c06:	4f e7       	ldi	r20, 0x7F	; 127
    3c08:	57 e4       	ldi	r21, 0x47	; 71
    3c0a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c0e:	18 16       	cp	r1, r24
    3c10:	4c f5       	brge	.+82     	; 0x3c64 <LCD_Init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c12:	69 8d       	ldd	r22, Y+25	; 0x19
    3c14:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3c16:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3c18:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3c1a:	20 e0       	ldi	r18, 0x00	; 0
    3c1c:	30 e0       	ldi	r19, 0x00	; 0
    3c1e:	40 e2       	ldi	r20, 0x20	; 32
    3c20:	51 e4       	ldi	r21, 0x41	; 65
    3c22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c26:	dc 01       	movw	r26, r24
    3c28:	cb 01       	movw	r24, r22
    3c2a:	bc 01       	movw	r22, r24
    3c2c:	cd 01       	movw	r24, r26
    3c2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c32:	dc 01       	movw	r26, r24
    3c34:	cb 01       	movw	r24, r22
    3c36:	9c 8b       	std	Y+20, r25	; 0x14
    3c38:	8b 8b       	std	Y+19, r24	; 0x13
    3c3a:	0f c0       	rjmp	.+30     	; 0x3c5a <LCD_Init+0xda>
    3c3c:	88 ec       	ldi	r24, 0xC8	; 200
    3c3e:	90 e0       	ldi	r25, 0x00	; 0
    3c40:	9a 8b       	std	Y+18, r25	; 0x12
    3c42:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3c44:	89 89       	ldd	r24, Y+17	; 0x11
    3c46:	9a 89       	ldd	r25, Y+18	; 0x12
    3c48:	01 97       	sbiw	r24, 0x01	; 1
    3c4a:	f1 f7       	brne	.-4      	; 0x3c48 <LCD_Init+0xc8>
    3c4c:	9a 8b       	std	Y+18, r25	; 0x12
    3c4e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c50:	8b 89       	ldd	r24, Y+19	; 0x13
    3c52:	9c 89       	ldd	r25, Y+20	; 0x14
    3c54:	01 97       	sbiw	r24, 0x01	; 1
    3c56:	9c 8b       	std	Y+20, r25	; 0x14
    3c58:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c5a:	8b 89       	ldd	r24, Y+19	; 0x13
    3c5c:	9c 89       	ldd	r25, Y+20	; 0x14
    3c5e:	00 97       	sbiw	r24, 0x00	; 0
    3c60:	69 f7       	brne	.-38     	; 0x3c3c <LCD_Init+0xbc>
    3c62:	14 c0       	rjmp	.+40     	; 0x3c8c <LCD_Init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c64:	6d 89       	ldd	r22, Y+21	; 0x15
    3c66:	7e 89       	ldd	r23, Y+22	; 0x16
    3c68:	8f 89       	ldd	r24, Y+23	; 0x17
    3c6a:	98 8d       	ldd	r25, Y+24	; 0x18
    3c6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c70:	dc 01       	movw	r26, r24
    3c72:	cb 01       	movw	r24, r22
    3c74:	9c 8b       	std	Y+20, r25	; 0x14
    3c76:	8b 8b       	std	Y+19, r24	; 0x13
    3c78:	8b 89       	ldd	r24, Y+19	; 0x13
    3c7a:	9c 89       	ldd	r25, Y+20	; 0x14
    3c7c:	98 8b       	std	Y+16, r25	; 0x10
    3c7e:	8f 87       	std	Y+15, r24	; 0x0f
    3c80:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c82:	98 89       	ldd	r25, Y+16	; 0x10
    3c84:	01 97       	sbiw	r24, 0x01	; 1
    3c86:	f1 f7       	brne	.-4      	; 0x3c84 <LCD_Init+0x104>
    3c88:	98 8b       	std	Y+16, r25	; 0x10
    3c8a:	8f 87       	std	Y+15, r24	; 0x0f
	/* Function set: 2 lines, 8-bit */
	LCD_SendCommand(LCD_TWO_LINES_8_BITS_MODE);

#elif (LCD_DATA_BITS_MODE == 4)
	/* Configure DB4DB7 pins as output */
	DIO_voidSetPinDir(LCD_DATA_PORT_ID, LCD_DB4_PIN_ID, PIN_OUTPUT);
    3c8c:	83 e0       	ldi	r24, 0x03	; 3
    3c8e:	64 e0       	ldi	r22, 0x04	; 4
    3c90:	41 e0       	ldi	r20, 0x01	; 1
    3c92:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
	DIO_voidSetPinDir(LCD_DATA_PORT_ID, LCD_DB5_PIN_ID, PIN_OUTPUT);
    3c96:	83 e0       	ldi	r24, 0x03	; 3
    3c98:	65 e0       	ldi	r22, 0x05	; 5
    3c9a:	41 e0       	ldi	r20, 0x01	; 1
    3c9c:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
	DIO_voidSetPinDir(LCD_DATA_PORT_ID, LCD_DB6_PIN_ID, PIN_OUTPUT);
    3ca0:	83 e0       	ldi	r24, 0x03	; 3
    3ca2:	66 e0       	ldi	r22, 0x06	; 6
    3ca4:	41 e0       	ldi	r20, 0x01	; 1
    3ca6:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
	DIO_voidSetPinDir(LCD_DATA_PORT_ID, LCD_DB7_PIN_ID, PIN_OUTPUT);
    3caa:	83 e0       	ldi	r24, 0x03	; 3
    3cac:	67 e0       	ldi	r22, 0x07	; 7
    3cae:	41 e0       	ldi	r20, 0x01	; 1
    3cb0:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
    3cb4:	80 e0       	ldi	r24, 0x00	; 0
    3cb6:	90 e0       	ldi	r25, 0x00	; 0
    3cb8:	a0 ea       	ldi	r26, 0xA0	; 160
    3cba:	b1 e4       	ldi	r27, 0x41	; 65
    3cbc:	8b 87       	std	Y+11, r24	; 0x0b
    3cbe:	9c 87       	std	Y+12, r25	; 0x0c
    3cc0:	ad 87       	std	Y+13, r26	; 0x0d
    3cc2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3cc4:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cc6:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cc8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cca:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ccc:	20 e0       	ldi	r18, 0x00	; 0
    3cce:	30 e0       	ldi	r19, 0x00	; 0
    3cd0:	4a ef       	ldi	r20, 0xFA	; 250
    3cd2:	54 e4       	ldi	r21, 0x44	; 68
    3cd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cd8:	dc 01       	movw	r26, r24
    3cda:	cb 01       	movw	r24, r22
    3cdc:	8f 83       	std	Y+7, r24	; 0x07
    3cde:	98 87       	std	Y+8, r25	; 0x08
    3ce0:	a9 87       	std	Y+9, r26	; 0x09
    3ce2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3ce4:	6f 81       	ldd	r22, Y+7	; 0x07
    3ce6:	78 85       	ldd	r23, Y+8	; 0x08
    3ce8:	89 85       	ldd	r24, Y+9	; 0x09
    3cea:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cec:	20 e0       	ldi	r18, 0x00	; 0
    3cee:	30 e0       	ldi	r19, 0x00	; 0
    3cf0:	40 e8       	ldi	r20, 0x80	; 128
    3cf2:	5f e3       	ldi	r21, 0x3F	; 63
    3cf4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3cf8:	88 23       	and	r24, r24
    3cfa:	2c f4       	brge	.+10     	; 0x3d06 <LCD_Init+0x186>
		__ticks = 1;
    3cfc:	81 e0       	ldi	r24, 0x01	; 1
    3cfe:	90 e0       	ldi	r25, 0x00	; 0
    3d00:	9e 83       	std	Y+6, r25	; 0x06
    3d02:	8d 83       	std	Y+5, r24	; 0x05
    3d04:	3f c0       	rjmp	.+126    	; 0x3d84 <LCD_Init+0x204>
	else if (__tmp > 65535)
    3d06:	6f 81       	ldd	r22, Y+7	; 0x07
    3d08:	78 85       	ldd	r23, Y+8	; 0x08
    3d0a:	89 85       	ldd	r24, Y+9	; 0x09
    3d0c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d0e:	20 e0       	ldi	r18, 0x00	; 0
    3d10:	3f ef       	ldi	r19, 0xFF	; 255
    3d12:	4f e7       	ldi	r20, 0x7F	; 127
    3d14:	57 e4       	ldi	r21, 0x47	; 71
    3d16:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3d1a:	18 16       	cp	r1, r24
    3d1c:	4c f5       	brge	.+82     	; 0x3d70 <LCD_Init+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d1e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3d20:	7c 85       	ldd	r23, Y+12	; 0x0c
    3d22:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d24:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d26:	20 e0       	ldi	r18, 0x00	; 0
    3d28:	30 e0       	ldi	r19, 0x00	; 0
    3d2a:	40 e2       	ldi	r20, 0x20	; 32
    3d2c:	51 e4       	ldi	r21, 0x41	; 65
    3d2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d32:	dc 01       	movw	r26, r24
    3d34:	cb 01       	movw	r24, r22
    3d36:	bc 01       	movw	r22, r24
    3d38:	cd 01       	movw	r24, r26
    3d3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d3e:	dc 01       	movw	r26, r24
    3d40:	cb 01       	movw	r24, r22
    3d42:	9e 83       	std	Y+6, r25	; 0x06
    3d44:	8d 83       	std	Y+5, r24	; 0x05
    3d46:	0f c0       	rjmp	.+30     	; 0x3d66 <LCD_Init+0x1e6>
    3d48:	88 ec       	ldi	r24, 0xC8	; 200
    3d4a:	90 e0       	ldi	r25, 0x00	; 0
    3d4c:	9c 83       	std	Y+4, r25	; 0x04
    3d4e:	8b 83       	std	Y+3, r24	; 0x03
    3d50:	8b 81       	ldd	r24, Y+3	; 0x03
    3d52:	9c 81       	ldd	r25, Y+4	; 0x04
    3d54:	01 97       	sbiw	r24, 0x01	; 1
    3d56:	f1 f7       	brne	.-4      	; 0x3d54 <LCD_Init+0x1d4>
    3d58:	9c 83       	std	Y+4, r25	; 0x04
    3d5a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d5c:	8d 81       	ldd	r24, Y+5	; 0x05
    3d5e:	9e 81       	ldd	r25, Y+6	; 0x06
    3d60:	01 97       	sbiw	r24, 0x01	; 1
    3d62:	9e 83       	std	Y+6, r25	; 0x06
    3d64:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d66:	8d 81       	ldd	r24, Y+5	; 0x05
    3d68:	9e 81       	ldd	r25, Y+6	; 0x06
    3d6a:	00 97       	sbiw	r24, 0x00	; 0
    3d6c:	69 f7       	brne	.-38     	; 0x3d48 <LCD_Init+0x1c8>
    3d6e:	14 c0       	rjmp	.+40     	; 0x3d98 <LCD_Init+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d70:	6f 81       	ldd	r22, Y+7	; 0x07
    3d72:	78 85       	ldd	r23, Y+8	; 0x08
    3d74:	89 85       	ldd	r24, Y+9	; 0x09
    3d76:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d7c:	dc 01       	movw	r26, r24
    3d7e:	cb 01       	movw	r24, r22
    3d80:	9e 83       	std	Y+6, r25	; 0x06
    3d82:	8d 83       	std	Y+5, r24	; 0x05
    3d84:	8d 81       	ldd	r24, Y+5	; 0x05
    3d86:	9e 81       	ldd	r25, Y+6	; 0x06
    3d88:	9a 83       	std	Y+2, r25	; 0x02
    3d8a:	89 83       	std	Y+1, r24	; 0x01
    3d8c:	89 81       	ldd	r24, Y+1	; 0x01
    3d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    3d90:	01 97       	sbiw	r24, 0x01	; 1
    3d92:	f1 f7       	brne	.-4      	; 0x3d90 <LCD_Init+0x210>
    3d94:	9a 83       	std	Y+2, r25	; 0x02
    3d96:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);

	/* Initialization sequence */
	LCD_SendCommand(LCD_TWO_LINES_4_BITS_MODE_INIT1);
    3d98:	83 e3       	ldi	r24, 0x33	; 51
    3d9a:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
	LCD_SendCommand(LCD_TWO_LINES_4_BITS_MODE_INIT2);
    3d9e:	82 e3       	ldi	r24, 0x32	; 50
    3da0:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
	LCD_SendCommand(LCD_TWO_LINES_4_BITS_MODE);
    3da4:	88 e2       	ldi	r24, 0x28	; 40
    3da6:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
#endif

	/* Cursor OFF */
	LCD_SendCommand(LCD_CURSOR_OFF);
    3daa:	8c e0       	ldi	r24, 0x0C	; 12
    3dac:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>

	/* Clear screen */
	LCD_SendCommand(LCD_CLEAR_COMMAND);
    3db0:	81 e0       	ldi	r24, 0x01	; 1
    3db2:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
}
    3db6:	6c 96       	adiw	r28, 0x1c	; 28
    3db8:	0f b6       	in	r0, 0x3f	; 63
    3dba:	f8 94       	cli
    3dbc:	de bf       	out	0x3e, r29	; 62
    3dbe:	0f be       	out	0x3f, r0	; 63
    3dc0:	cd bf       	out	0x3d, r28	; 61
    3dc2:	cf 91       	pop	r28
    3dc4:	df 91       	pop	r29
    3dc6:	08 95       	ret

00003dc8 <LCD_SendCommand>:
/*
 * Description :
 * Send command to LCD
 */
void LCD_SendCommand(u8 Copy_u8Command)
{
    3dc8:	0f 93       	push	r16
    3dca:	1f 93       	push	r17
    3dcc:	df 93       	push	r29
    3dce:	cf 93       	push	r28
    3dd0:	cd b7       	in	r28, 0x3d	; 61
    3dd2:	de b7       	in	r29, 0x3e	; 62
    3dd4:	c5 59       	subi	r28, 0x95	; 149
    3dd6:	d0 40       	sbci	r29, 0x00	; 0
    3dd8:	0f b6       	in	r0, 0x3f	; 63
    3dda:	f8 94       	cli
    3ddc:	de bf       	out	0x3e, r29	; 62
    3dde:	0f be       	out	0x3f, r0	; 63
    3de0:	cd bf       	out	0x3d, r28	; 61
    3de2:	fe 01       	movw	r30, r28
    3de4:	eb 56       	subi	r30, 0x6B	; 107
    3de6:	ff 4f       	sbci	r31, 0xFF	; 255
    3de8:	80 83       	st	Z, r24
	/* RS = 0 for command */
	DIO_voidSetPinValue(LCD_RS_PORT_ID, LCD_RS_PIN_ID, PIN_LOW);
    3dea:	81 e0       	ldi	r24, 0x01	; 1
    3dec:	62 e0       	ldi	r22, 0x02	; 2
    3dee:	40 e0       	ldi	r20, 0x00	; 0
    3df0:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    3df4:	fe 01       	movw	r30, r28
    3df6:	ef 56       	subi	r30, 0x6F	; 111
    3df8:	ff 4f       	sbci	r31, 0xFF	; 255
    3dfa:	80 e0       	ldi	r24, 0x00	; 0
    3dfc:	90 e0       	ldi	r25, 0x00	; 0
    3dfe:	a0 e8       	ldi	r26, 0x80	; 128
    3e00:	bf e3       	ldi	r27, 0x3F	; 63
    3e02:	80 83       	st	Z, r24
    3e04:	91 83       	std	Z+1, r25	; 0x01
    3e06:	a2 83       	std	Z+2, r26	; 0x02
    3e08:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3e0a:	8e 01       	movw	r16, r28
    3e0c:	03 57       	subi	r16, 0x73	; 115
    3e0e:	1f 4f       	sbci	r17, 0xFF	; 255
    3e10:	fe 01       	movw	r30, r28
    3e12:	ef 56       	subi	r30, 0x6F	; 111
    3e14:	ff 4f       	sbci	r31, 0xFF	; 255
    3e16:	60 81       	ld	r22, Z
    3e18:	71 81       	ldd	r23, Z+1	; 0x01
    3e1a:	82 81       	ldd	r24, Z+2	; 0x02
    3e1c:	93 81       	ldd	r25, Z+3	; 0x03
    3e1e:	2b ea       	ldi	r18, 0xAB	; 171
    3e20:	3a ea       	ldi	r19, 0xAA	; 170
    3e22:	4a e2       	ldi	r20, 0x2A	; 42
    3e24:	50 e4       	ldi	r21, 0x40	; 64
    3e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e2a:	dc 01       	movw	r26, r24
    3e2c:	cb 01       	movw	r24, r22
    3e2e:	f8 01       	movw	r30, r16
    3e30:	80 83       	st	Z, r24
    3e32:	91 83       	std	Z+1, r25	; 0x01
    3e34:	a2 83       	std	Z+2, r26	; 0x02
    3e36:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3e38:	fe 01       	movw	r30, r28
    3e3a:	e3 57       	subi	r30, 0x73	; 115
    3e3c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e3e:	60 81       	ld	r22, Z
    3e40:	71 81       	ldd	r23, Z+1	; 0x01
    3e42:	82 81       	ldd	r24, Z+2	; 0x02
    3e44:	93 81       	ldd	r25, Z+3	; 0x03
    3e46:	20 e0       	ldi	r18, 0x00	; 0
    3e48:	30 e0       	ldi	r19, 0x00	; 0
    3e4a:	40 e8       	ldi	r20, 0x80	; 128
    3e4c:	5f e3       	ldi	r21, 0x3F	; 63
    3e4e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e52:	88 23       	and	r24, r24
    3e54:	34 f4       	brge	.+12     	; 0x3e62 <LCD_SendCommand+0x9a>
		__ticks = 1;
    3e56:	fe 01       	movw	r30, r28
    3e58:	e4 57       	subi	r30, 0x74	; 116
    3e5a:	ff 4f       	sbci	r31, 0xFF	; 255
    3e5c:	81 e0       	ldi	r24, 0x01	; 1
    3e5e:	80 83       	st	Z, r24
    3e60:	e0 c0       	rjmp	.+448    	; 0x4022 <LCD_SendCommand+0x25a>
	else if (__tmp > 255)
    3e62:	fe 01       	movw	r30, r28
    3e64:	e3 57       	subi	r30, 0x73	; 115
    3e66:	ff 4f       	sbci	r31, 0xFF	; 255
    3e68:	60 81       	ld	r22, Z
    3e6a:	71 81       	ldd	r23, Z+1	; 0x01
    3e6c:	82 81       	ldd	r24, Z+2	; 0x02
    3e6e:	93 81       	ldd	r25, Z+3	; 0x03
    3e70:	20 e0       	ldi	r18, 0x00	; 0
    3e72:	30 e0       	ldi	r19, 0x00	; 0
    3e74:	4f e7       	ldi	r20, 0x7F	; 127
    3e76:	53 e4       	ldi	r21, 0x43	; 67
    3e78:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e7c:	18 16       	cp	r1, r24
    3e7e:	0c f0       	brlt	.+2      	; 0x3e82 <LCD_SendCommand+0xba>
    3e80:	c0 c0       	rjmp	.+384    	; 0x4002 <LCD_SendCommand+0x23a>
	{
		_delay_ms(__us / 1000.0);
    3e82:	fe 01       	movw	r30, r28
    3e84:	ef 56       	subi	r30, 0x6F	; 111
    3e86:	ff 4f       	sbci	r31, 0xFF	; 255
    3e88:	60 81       	ld	r22, Z
    3e8a:	71 81       	ldd	r23, Z+1	; 0x01
    3e8c:	82 81       	ldd	r24, Z+2	; 0x02
    3e8e:	93 81       	ldd	r25, Z+3	; 0x03
    3e90:	20 e0       	ldi	r18, 0x00	; 0
    3e92:	30 e0       	ldi	r19, 0x00	; 0
    3e94:	4a e7       	ldi	r20, 0x7A	; 122
    3e96:	54 e4       	ldi	r21, 0x44	; 68
    3e98:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3e9c:	dc 01       	movw	r26, r24
    3e9e:	cb 01       	movw	r24, r22
    3ea0:	fe 01       	movw	r30, r28
    3ea2:	e8 57       	subi	r30, 0x78	; 120
    3ea4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ea6:	80 83       	st	Z, r24
    3ea8:	91 83       	std	Z+1, r25	; 0x01
    3eaa:	a2 83       	std	Z+2, r26	; 0x02
    3eac:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3eae:	8e 01       	movw	r16, r28
    3eb0:	0c 57       	subi	r16, 0x7C	; 124
    3eb2:	1f 4f       	sbci	r17, 0xFF	; 255
    3eb4:	fe 01       	movw	r30, r28
    3eb6:	e8 57       	subi	r30, 0x78	; 120
    3eb8:	ff 4f       	sbci	r31, 0xFF	; 255
    3eba:	60 81       	ld	r22, Z
    3ebc:	71 81       	ldd	r23, Z+1	; 0x01
    3ebe:	82 81       	ldd	r24, Z+2	; 0x02
    3ec0:	93 81       	ldd	r25, Z+3	; 0x03
    3ec2:	20 e0       	ldi	r18, 0x00	; 0
    3ec4:	30 e0       	ldi	r19, 0x00	; 0
    3ec6:	4a ef       	ldi	r20, 0xFA	; 250
    3ec8:	54 e4       	ldi	r21, 0x44	; 68
    3eca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ece:	dc 01       	movw	r26, r24
    3ed0:	cb 01       	movw	r24, r22
    3ed2:	f8 01       	movw	r30, r16
    3ed4:	80 83       	st	Z, r24
    3ed6:	91 83       	std	Z+1, r25	; 0x01
    3ed8:	a2 83       	std	Z+2, r26	; 0x02
    3eda:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3edc:	fe 01       	movw	r30, r28
    3ede:	ec 57       	subi	r30, 0x7C	; 124
    3ee0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ee2:	60 81       	ld	r22, Z
    3ee4:	71 81       	ldd	r23, Z+1	; 0x01
    3ee6:	82 81       	ldd	r24, Z+2	; 0x02
    3ee8:	93 81       	ldd	r25, Z+3	; 0x03
    3eea:	20 e0       	ldi	r18, 0x00	; 0
    3eec:	30 e0       	ldi	r19, 0x00	; 0
    3eee:	40 e8       	ldi	r20, 0x80	; 128
    3ef0:	5f e3       	ldi	r21, 0x3F	; 63
    3ef2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ef6:	88 23       	and	r24, r24
    3ef8:	44 f4       	brge	.+16     	; 0x3f0a <LCD_SendCommand+0x142>
		__ticks = 1;
    3efa:	fe 01       	movw	r30, r28
    3efc:	ee 57       	subi	r30, 0x7E	; 126
    3efe:	ff 4f       	sbci	r31, 0xFF	; 255
    3f00:	81 e0       	ldi	r24, 0x01	; 1
    3f02:	90 e0       	ldi	r25, 0x00	; 0
    3f04:	91 83       	std	Z+1, r25	; 0x01
    3f06:	80 83       	st	Z, r24
    3f08:	64 c0       	rjmp	.+200    	; 0x3fd2 <LCD_SendCommand+0x20a>
	else if (__tmp > 65535)
    3f0a:	fe 01       	movw	r30, r28
    3f0c:	ec 57       	subi	r30, 0x7C	; 124
    3f0e:	ff 4f       	sbci	r31, 0xFF	; 255
    3f10:	60 81       	ld	r22, Z
    3f12:	71 81       	ldd	r23, Z+1	; 0x01
    3f14:	82 81       	ldd	r24, Z+2	; 0x02
    3f16:	93 81       	ldd	r25, Z+3	; 0x03
    3f18:	20 e0       	ldi	r18, 0x00	; 0
    3f1a:	3f ef       	ldi	r19, 0xFF	; 255
    3f1c:	4f e7       	ldi	r20, 0x7F	; 127
    3f1e:	57 e4       	ldi	r21, 0x47	; 71
    3f20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f24:	18 16       	cp	r1, r24
    3f26:	0c f0       	brlt	.+2      	; 0x3f2a <LCD_SendCommand+0x162>
    3f28:	43 c0       	rjmp	.+134    	; 0x3fb0 <LCD_SendCommand+0x1e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f2a:	fe 01       	movw	r30, r28
    3f2c:	e8 57       	subi	r30, 0x78	; 120
    3f2e:	ff 4f       	sbci	r31, 0xFF	; 255
    3f30:	60 81       	ld	r22, Z
    3f32:	71 81       	ldd	r23, Z+1	; 0x01
    3f34:	82 81       	ldd	r24, Z+2	; 0x02
    3f36:	93 81       	ldd	r25, Z+3	; 0x03
    3f38:	20 e0       	ldi	r18, 0x00	; 0
    3f3a:	30 e0       	ldi	r19, 0x00	; 0
    3f3c:	40 e2       	ldi	r20, 0x20	; 32
    3f3e:	51 e4       	ldi	r21, 0x41	; 65
    3f40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f44:	dc 01       	movw	r26, r24
    3f46:	cb 01       	movw	r24, r22
    3f48:	8e 01       	movw	r16, r28
    3f4a:	0e 57       	subi	r16, 0x7E	; 126
    3f4c:	1f 4f       	sbci	r17, 0xFF	; 255
    3f4e:	bc 01       	movw	r22, r24
    3f50:	cd 01       	movw	r24, r26
    3f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f56:	dc 01       	movw	r26, r24
    3f58:	cb 01       	movw	r24, r22
    3f5a:	f8 01       	movw	r30, r16
    3f5c:	91 83       	std	Z+1, r25	; 0x01
    3f5e:	80 83       	st	Z, r24
    3f60:	1f c0       	rjmp	.+62     	; 0x3fa0 <LCD_SendCommand+0x1d8>
    3f62:	fe 01       	movw	r30, r28
    3f64:	e0 58       	subi	r30, 0x80	; 128
    3f66:	ff 4f       	sbci	r31, 0xFF	; 255
    3f68:	88 ec       	ldi	r24, 0xC8	; 200
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	91 83       	std	Z+1, r25	; 0x01
    3f6e:	80 83       	st	Z, r24
    3f70:	fe 01       	movw	r30, r28
    3f72:	e0 58       	subi	r30, 0x80	; 128
    3f74:	ff 4f       	sbci	r31, 0xFF	; 255
    3f76:	80 81       	ld	r24, Z
    3f78:	91 81       	ldd	r25, Z+1	; 0x01
    3f7a:	01 97       	sbiw	r24, 0x01	; 1
    3f7c:	f1 f7       	brne	.-4      	; 0x3f7a <LCD_SendCommand+0x1b2>
    3f7e:	fe 01       	movw	r30, r28
    3f80:	e0 58       	subi	r30, 0x80	; 128
    3f82:	ff 4f       	sbci	r31, 0xFF	; 255
    3f84:	91 83       	std	Z+1, r25	; 0x01
    3f86:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f88:	de 01       	movw	r26, r28
    3f8a:	ae 57       	subi	r26, 0x7E	; 126
    3f8c:	bf 4f       	sbci	r27, 0xFF	; 255
    3f8e:	fe 01       	movw	r30, r28
    3f90:	ee 57       	subi	r30, 0x7E	; 126
    3f92:	ff 4f       	sbci	r31, 0xFF	; 255
    3f94:	80 81       	ld	r24, Z
    3f96:	91 81       	ldd	r25, Z+1	; 0x01
    3f98:	01 97       	sbiw	r24, 0x01	; 1
    3f9a:	11 96       	adiw	r26, 0x01	; 1
    3f9c:	9c 93       	st	X, r25
    3f9e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fa0:	fe 01       	movw	r30, r28
    3fa2:	ee 57       	subi	r30, 0x7E	; 126
    3fa4:	ff 4f       	sbci	r31, 0xFF	; 255
    3fa6:	80 81       	ld	r24, Z
    3fa8:	91 81       	ldd	r25, Z+1	; 0x01
    3faa:	00 97       	sbiw	r24, 0x00	; 0
    3fac:	d1 f6       	brne	.-76     	; 0x3f62 <LCD_SendCommand+0x19a>
    3fae:	4b c0       	rjmp	.+150    	; 0x4046 <LCD_SendCommand+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fb0:	8e 01       	movw	r16, r28
    3fb2:	0e 57       	subi	r16, 0x7E	; 126
    3fb4:	1f 4f       	sbci	r17, 0xFF	; 255
    3fb6:	fe 01       	movw	r30, r28
    3fb8:	ec 57       	subi	r30, 0x7C	; 124
    3fba:	ff 4f       	sbci	r31, 0xFF	; 255
    3fbc:	60 81       	ld	r22, Z
    3fbe:	71 81       	ldd	r23, Z+1	; 0x01
    3fc0:	82 81       	ldd	r24, Z+2	; 0x02
    3fc2:	93 81       	ldd	r25, Z+3	; 0x03
    3fc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fc8:	dc 01       	movw	r26, r24
    3fca:	cb 01       	movw	r24, r22
    3fcc:	f8 01       	movw	r30, r16
    3fce:	91 83       	std	Z+1, r25	; 0x01
    3fd0:	80 83       	st	Z, r24
    3fd2:	de 01       	movw	r26, r28
    3fd4:	a2 58       	subi	r26, 0x82	; 130
    3fd6:	bf 4f       	sbci	r27, 0xFF	; 255
    3fd8:	fe 01       	movw	r30, r28
    3fda:	ee 57       	subi	r30, 0x7E	; 126
    3fdc:	ff 4f       	sbci	r31, 0xFF	; 255
    3fde:	80 81       	ld	r24, Z
    3fe0:	91 81       	ldd	r25, Z+1	; 0x01
    3fe2:	11 96       	adiw	r26, 0x01	; 1
    3fe4:	9c 93       	st	X, r25
    3fe6:	8e 93       	st	-X, r24
    3fe8:	fe 01       	movw	r30, r28
    3fea:	e2 58       	subi	r30, 0x82	; 130
    3fec:	ff 4f       	sbci	r31, 0xFF	; 255
    3fee:	80 81       	ld	r24, Z
    3ff0:	91 81       	ldd	r25, Z+1	; 0x01
    3ff2:	01 97       	sbiw	r24, 0x01	; 1
    3ff4:	f1 f7       	brne	.-4      	; 0x3ff2 <LCD_SendCommand+0x22a>
    3ff6:	fe 01       	movw	r30, r28
    3ff8:	e2 58       	subi	r30, 0x82	; 130
    3ffa:	ff 4f       	sbci	r31, 0xFF	; 255
    3ffc:	91 83       	std	Z+1, r25	; 0x01
    3ffe:	80 83       	st	Z, r24
    4000:	22 c0       	rjmp	.+68     	; 0x4046 <LCD_SendCommand+0x27e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4002:	8e 01       	movw	r16, r28
    4004:	04 57       	subi	r16, 0x74	; 116
    4006:	1f 4f       	sbci	r17, 0xFF	; 255
    4008:	fe 01       	movw	r30, r28
    400a:	e3 57       	subi	r30, 0x73	; 115
    400c:	ff 4f       	sbci	r31, 0xFF	; 255
    400e:	60 81       	ld	r22, Z
    4010:	71 81       	ldd	r23, Z+1	; 0x01
    4012:	82 81       	ldd	r24, Z+2	; 0x02
    4014:	93 81       	ldd	r25, Z+3	; 0x03
    4016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    401a:	dc 01       	movw	r26, r24
    401c:	cb 01       	movw	r24, r22
    401e:	f8 01       	movw	r30, r16
    4020:	80 83       	st	Z, r24
    4022:	de 01       	movw	r26, r28
    4024:	a3 58       	subi	r26, 0x83	; 131
    4026:	bf 4f       	sbci	r27, 0xFF	; 255
    4028:	fe 01       	movw	r30, r28
    402a:	e4 57       	subi	r30, 0x74	; 116
    402c:	ff 4f       	sbci	r31, 0xFF	; 255
    402e:	80 81       	ld	r24, Z
    4030:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4032:	fe 01       	movw	r30, r28
    4034:	e3 58       	subi	r30, 0x83	; 131
    4036:	ff 4f       	sbci	r31, 0xFF	; 255
    4038:	80 81       	ld	r24, Z
    403a:	8a 95       	dec	r24
    403c:	f1 f7       	brne	.-4      	; 0x403a <LCD_SendCommand+0x272>
    403e:	fe 01       	movw	r30, r28
    4040:	e3 58       	subi	r30, 0x83	; 131
    4042:	ff 4f       	sbci	r31, 0xFF	; 255
    4044:	80 83       	st	Z, r24
	_delay_us(1);

	/* Enable = 1 */
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_HIGH);
    4046:	81 e0       	ldi	r24, 0x01	; 1
    4048:	63 e0       	ldi	r22, 0x03	; 3
    404a:	41 e0       	ldi	r20, 0x01	; 1
    404c:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    4050:	fe 01       	movw	r30, r28
    4052:	e7 58       	subi	r30, 0x87	; 135
    4054:	ff 4f       	sbci	r31, 0xFF	; 255
    4056:	80 e0       	ldi	r24, 0x00	; 0
    4058:	90 e0       	ldi	r25, 0x00	; 0
    405a:	a0 e8       	ldi	r26, 0x80	; 128
    405c:	bf e3       	ldi	r27, 0x3F	; 63
    405e:	80 83       	st	Z, r24
    4060:	91 83       	std	Z+1, r25	; 0x01
    4062:	a2 83       	std	Z+2, r26	; 0x02
    4064:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4066:	8e 01       	movw	r16, r28
    4068:	0b 58       	subi	r16, 0x8B	; 139
    406a:	1f 4f       	sbci	r17, 0xFF	; 255
    406c:	fe 01       	movw	r30, r28
    406e:	e7 58       	subi	r30, 0x87	; 135
    4070:	ff 4f       	sbci	r31, 0xFF	; 255
    4072:	60 81       	ld	r22, Z
    4074:	71 81       	ldd	r23, Z+1	; 0x01
    4076:	82 81       	ldd	r24, Z+2	; 0x02
    4078:	93 81       	ldd	r25, Z+3	; 0x03
    407a:	2b ea       	ldi	r18, 0xAB	; 171
    407c:	3a ea       	ldi	r19, 0xAA	; 170
    407e:	4a e2       	ldi	r20, 0x2A	; 42
    4080:	50 e4       	ldi	r21, 0x40	; 64
    4082:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4086:	dc 01       	movw	r26, r24
    4088:	cb 01       	movw	r24, r22
    408a:	f8 01       	movw	r30, r16
    408c:	80 83       	st	Z, r24
    408e:	91 83       	std	Z+1, r25	; 0x01
    4090:	a2 83       	std	Z+2, r26	; 0x02
    4092:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4094:	fe 01       	movw	r30, r28
    4096:	eb 58       	subi	r30, 0x8B	; 139
    4098:	ff 4f       	sbci	r31, 0xFF	; 255
    409a:	60 81       	ld	r22, Z
    409c:	71 81       	ldd	r23, Z+1	; 0x01
    409e:	82 81       	ldd	r24, Z+2	; 0x02
    40a0:	93 81       	ldd	r25, Z+3	; 0x03
    40a2:	20 e0       	ldi	r18, 0x00	; 0
    40a4:	30 e0       	ldi	r19, 0x00	; 0
    40a6:	40 e8       	ldi	r20, 0x80	; 128
    40a8:	5f e3       	ldi	r21, 0x3F	; 63
    40aa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    40ae:	88 23       	and	r24, r24
    40b0:	34 f4       	brge	.+12     	; 0x40be <LCD_SendCommand+0x2f6>
		__ticks = 1;
    40b2:	fe 01       	movw	r30, r28
    40b4:	ec 58       	subi	r30, 0x8C	; 140
    40b6:	ff 4f       	sbci	r31, 0xFF	; 255
    40b8:	81 e0       	ldi	r24, 0x01	; 1
    40ba:	80 83       	st	Z, r24
    40bc:	e0 c0       	rjmp	.+448    	; 0x427e <LCD_SendCommand+0x4b6>
	else if (__tmp > 255)
    40be:	fe 01       	movw	r30, r28
    40c0:	eb 58       	subi	r30, 0x8B	; 139
    40c2:	ff 4f       	sbci	r31, 0xFF	; 255
    40c4:	60 81       	ld	r22, Z
    40c6:	71 81       	ldd	r23, Z+1	; 0x01
    40c8:	82 81       	ldd	r24, Z+2	; 0x02
    40ca:	93 81       	ldd	r25, Z+3	; 0x03
    40cc:	20 e0       	ldi	r18, 0x00	; 0
    40ce:	30 e0       	ldi	r19, 0x00	; 0
    40d0:	4f e7       	ldi	r20, 0x7F	; 127
    40d2:	53 e4       	ldi	r21, 0x43	; 67
    40d4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    40d8:	18 16       	cp	r1, r24
    40da:	0c f0       	brlt	.+2      	; 0x40de <LCD_SendCommand+0x316>
    40dc:	c0 c0       	rjmp	.+384    	; 0x425e <LCD_SendCommand+0x496>
	{
		_delay_ms(__us / 1000.0);
    40de:	fe 01       	movw	r30, r28
    40e0:	e7 58       	subi	r30, 0x87	; 135
    40e2:	ff 4f       	sbci	r31, 0xFF	; 255
    40e4:	60 81       	ld	r22, Z
    40e6:	71 81       	ldd	r23, Z+1	; 0x01
    40e8:	82 81       	ldd	r24, Z+2	; 0x02
    40ea:	93 81       	ldd	r25, Z+3	; 0x03
    40ec:	20 e0       	ldi	r18, 0x00	; 0
    40ee:	30 e0       	ldi	r19, 0x00	; 0
    40f0:	4a e7       	ldi	r20, 0x7A	; 122
    40f2:	54 e4       	ldi	r21, 0x44	; 68
    40f4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    40f8:	dc 01       	movw	r26, r24
    40fa:	cb 01       	movw	r24, r22
    40fc:	fe 01       	movw	r30, r28
    40fe:	e0 59       	subi	r30, 0x90	; 144
    4100:	ff 4f       	sbci	r31, 0xFF	; 255
    4102:	80 83       	st	Z, r24
    4104:	91 83       	std	Z+1, r25	; 0x01
    4106:	a2 83       	std	Z+2, r26	; 0x02
    4108:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    410a:	8e 01       	movw	r16, r28
    410c:	04 59       	subi	r16, 0x94	; 148
    410e:	1f 4f       	sbci	r17, 0xFF	; 255
    4110:	fe 01       	movw	r30, r28
    4112:	e0 59       	subi	r30, 0x90	; 144
    4114:	ff 4f       	sbci	r31, 0xFF	; 255
    4116:	60 81       	ld	r22, Z
    4118:	71 81       	ldd	r23, Z+1	; 0x01
    411a:	82 81       	ldd	r24, Z+2	; 0x02
    411c:	93 81       	ldd	r25, Z+3	; 0x03
    411e:	20 e0       	ldi	r18, 0x00	; 0
    4120:	30 e0       	ldi	r19, 0x00	; 0
    4122:	4a ef       	ldi	r20, 0xFA	; 250
    4124:	54 e4       	ldi	r21, 0x44	; 68
    4126:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    412a:	dc 01       	movw	r26, r24
    412c:	cb 01       	movw	r24, r22
    412e:	f8 01       	movw	r30, r16
    4130:	80 83       	st	Z, r24
    4132:	91 83       	std	Z+1, r25	; 0x01
    4134:	a2 83       	std	Z+2, r26	; 0x02
    4136:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4138:	fe 01       	movw	r30, r28
    413a:	e4 59       	subi	r30, 0x94	; 148
    413c:	ff 4f       	sbci	r31, 0xFF	; 255
    413e:	60 81       	ld	r22, Z
    4140:	71 81       	ldd	r23, Z+1	; 0x01
    4142:	82 81       	ldd	r24, Z+2	; 0x02
    4144:	93 81       	ldd	r25, Z+3	; 0x03
    4146:	20 e0       	ldi	r18, 0x00	; 0
    4148:	30 e0       	ldi	r19, 0x00	; 0
    414a:	40 e8       	ldi	r20, 0x80	; 128
    414c:	5f e3       	ldi	r21, 0x3F	; 63
    414e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4152:	88 23       	and	r24, r24
    4154:	44 f4       	brge	.+16     	; 0x4166 <LCD_SendCommand+0x39e>
		__ticks = 1;
    4156:	fe 01       	movw	r30, r28
    4158:	e6 59       	subi	r30, 0x96	; 150
    415a:	ff 4f       	sbci	r31, 0xFF	; 255
    415c:	81 e0       	ldi	r24, 0x01	; 1
    415e:	90 e0       	ldi	r25, 0x00	; 0
    4160:	91 83       	std	Z+1, r25	; 0x01
    4162:	80 83       	st	Z, r24
    4164:	64 c0       	rjmp	.+200    	; 0x422e <LCD_SendCommand+0x466>
	else if (__tmp > 65535)
    4166:	fe 01       	movw	r30, r28
    4168:	e4 59       	subi	r30, 0x94	; 148
    416a:	ff 4f       	sbci	r31, 0xFF	; 255
    416c:	60 81       	ld	r22, Z
    416e:	71 81       	ldd	r23, Z+1	; 0x01
    4170:	82 81       	ldd	r24, Z+2	; 0x02
    4172:	93 81       	ldd	r25, Z+3	; 0x03
    4174:	20 e0       	ldi	r18, 0x00	; 0
    4176:	3f ef       	ldi	r19, 0xFF	; 255
    4178:	4f e7       	ldi	r20, 0x7F	; 127
    417a:	57 e4       	ldi	r21, 0x47	; 71
    417c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4180:	18 16       	cp	r1, r24
    4182:	0c f0       	brlt	.+2      	; 0x4186 <LCD_SendCommand+0x3be>
    4184:	43 c0       	rjmp	.+134    	; 0x420c <LCD_SendCommand+0x444>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4186:	fe 01       	movw	r30, r28
    4188:	e0 59       	subi	r30, 0x90	; 144
    418a:	ff 4f       	sbci	r31, 0xFF	; 255
    418c:	60 81       	ld	r22, Z
    418e:	71 81       	ldd	r23, Z+1	; 0x01
    4190:	82 81       	ldd	r24, Z+2	; 0x02
    4192:	93 81       	ldd	r25, Z+3	; 0x03
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	30 e0       	ldi	r19, 0x00	; 0
    4198:	40 e2       	ldi	r20, 0x20	; 32
    419a:	51 e4       	ldi	r21, 0x41	; 65
    419c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41a0:	dc 01       	movw	r26, r24
    41a2:	cb 01       	movw	r24, r22
    41a4:	8e 01       	movw	r16, r28
    41a6:	06 59       	subi	r16, 0x96	; 150
    41a8:	1f 4f       	sbci	r17, 0xFF	; 255
    41aa:	bc 01       	movw	r22, r24
    41ac:	cd 01       	movw	r24, r26
    41ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41b2:	dc 01       	movw	r26, r24
    41b4:	cb 01       	movw	r24, r22
    41b6:	f8 01       	movw	r30, r16
    41b8:	91 83       	std	Z+1, r25	; 0x01
    41ba:	80 83       	st	Z, r24
    41bc:	1f c0       	rjmp	.+62     	; 0x41fc <LCD_SendCommand+0x434>
    41be:	fe 01       	movw	r30, r28
    41c0:	e8 59       	subi	r30, 0x98	; 152
    41c2:	ff 4f       	sbci	r31, 0xFF	; 255
    41c4:	88 ec       	ldi	r24, 0xC8	; 200
    41c6:	90 e0       	ldi	r25, 0x00	; 0
    41c8:	91 83       	std	Z+1, r25	; 0x01
    41ca:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    41cc:	fe 01       	movw	r30, r28
    41ce:	e8 59       	subi	r30, 0x98	; 152
    41d0:	ff 4f       	sbci	r31, 0xFF	; 255
    41d2:	80 81       	ld	r24, Z
    41d4:	91 81       	ldd	r25, Z+1	; 0x01
    41d6:	01 97       	sbiw	r24, 0x01	; 1
    41d8:	f1 f7       	brne	.-4      	; 0x41d6 <LCD_SendCommand+0x40e>
    41da:	fe 01       	movw	r30, r28
    41dc:	e8 59       	subi	r30, 0x98	; 152
    41de:	ff 4f       	sbci	r31, 0xFF	; 255
    41e0:	91 83       	std	Z+1, r25	; 0x01
    41e2:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41e4:	de 01       	movw	r26, r28
    41e6:	a6 59       	subi	r26, 0x96	; 150
    41e8:	bf 4f       	sbci	r27, 0xFF	; 255
    41ea:	fe 01       	movw	r30, r28
    41ec:	e6 59       	subi	r30, 0x96	; 150
    41ee:	ff 4f       	sbci	r31, 0xFF	; 255
    41f0:	80 81       	ld	r24, Z
    41f2:	91 81       	ldd	r25, Z+1	; 0x01
    41f4:	01 97       	sbiw	r24, 0x01	; 1
    41f6:	11 96       	adiw	r26, 0x01	; 1
    41f8:	9c 93       	st	X, r25
    41fa:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41fc:	fe 01       	movw	r30, r28
    41fe:	e6 59       	subi	r30, 0x96	; 150
    4200:	ff 4f       	sbci	r31, 0xFF	; 255
    4202:	80 81       	ld	r24, Z
    4204:	91 81       	ldd	r25, Z+1	; 0x01
    4206:	00 97       	sbiw	r24, 0x00	; 0
    4208:	d1 f6       	brne	.-76     	; 0x41be <LCD_SendCommand+0x3f6>
    420a:	4b c0       	rjmp	.+150    	; 0x42a2 <LCD_SendCommand+0x4da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    420c:	8e 01       	movw	r16, r28
    420e:	06 59       	subi	r16, 0x96	; 150
    4210:	1f 4f       	sbci	r17, 0xFF	; 255
    4212:	fe 01       	movw	r30, r28
    4214:	e4 59       	subi	r30, 0x94	; 148
    4216:	ff 4f       	sbci	r31, 0xFF	; 255
    4218:	60 81       	ld	r22, Z
    421a:	71 81       	ldd	r23, Z+1	; 0x01
    421c:	82 81       	ldd	r24, Z+2	; 0x02
    421e:	93 81       	ldd	r25, Z+3	; 0x03
    4220:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4224:	dc 01       	movw	r26, r24
    4226:	cb 01       	movw	r24, r22
    4228:	f8 01       	movw	r30, r16
    422a:	91 83       	std	Z+1, r25	; 0x01
    422c:	80 83       	st	Z, r24
    422e:	de 01       	movw	r26, r28
    4230:	aa 59       	subi	r26, 0x9A	; 154
    4232:	bf 4f       	sbci	r27, 0xFF	; 255
    4234:	fe 01       	movw	r30, r28
    4236:	e6 59       	subi	r30, 0x96	; 150
    4238:	ff 4f       	sbci	r31, 0xFF	; 255
    423a:	80 81       	ld	r24, Z
    423c:	91 81       	ldd	r25, Z+1	; 0x01
    423e:	11 96       	adiw	r26, 0x01	; 1
    4240:	9c 93       	st	X, r25
    4242:	8e 93       	st	-X, r24
    4244:	fe 01       	movw	r30, r28
    4246:	ea 59       	subi	r30, 0x9A	; 154
    4248:	ff 4f       	sbci	r31, 0xFF	; 255
    424a:	80 81       	ld	r24, Z
    424c:	91 81       	ldd	r25, Z+1	; 0x01
    424e:	01 97       	sbiw	r24, 0x01	; 1
    4250:	f1 f7       	brne	.-4      	; 0x424e <LCD_SendCommand+0x486>
    4252:	fe 01       	movw	r30, r28
    4254:	ea 59       	subi	r30, 0x9A	; 154
    4256:	ff 4f       	sbci	r31, 0xFF	; 255
    4258:	91 83       	std	Z+1, r25	; 0x01
    425a:	80 83       	st	Z, r24
    425c:	22 c0       	rjmp	.+68     	; 0x42a2 <LCD_SendCommand+0x4da>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    425e:	8e 01       	movw	r16, r28
    4260:	0c 58       	subi	r16, 0x8C	; 140
    4262:	1f 4f       	sbci	r17, 0xFF	; 255
    4264:	fe 01       	movw	r30, r28
    4266:	eb 58       	subi	r30, 0x8B	; 139
    4268:	ff 4f       	sbci	r31, 0xFF	; 255
    426a:	60 81       	ld	r22, Z
    426c:	71 81       	ldd	r23, Z+1	; 0x01
    426e:	82 81       	ldd	r24, Z+2	; 0x02
    4270:	93 81       	ldd	r25, Z+3	; 0x03
    4272:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4276:	dc 01       	movw	r26, r24
    4278:	cb 01       	movw	r24, r22
    427a:	f8 01       	movw	r30, r16
    427c:	80 83       	st	Z, r24
    427e:	de 01       	movw	r26, r28
    4280:	ab 59       	subi	r26, 0x9B	; 155
    4282:	bf 4f       	sbci	r27, 0xFF	; 255
    4284:	fe 01       	movw	r30, r28
    4286:	ec 58       	subi	r30, 0x8C	; 140
    4288:	ff 4f       	sbci	r31, 0xFF	; 255
    428a:	80 81       	ld	r24, Z
    428c:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    428e:	fe 01       	movw	r30, r28
    4290:	eb 59       	subi	r30, 0x9B	; 155
    4292:	ff 4f       	sbci	r31, 0xFF	; 255
    4294:	80 81       	ld	r24, Z
    4296:	8a 95       	dec	r24
    4298:	f1 f7       	brne	.-4      	; 0x4296 <LCD_SendCommand+0x4ce>
    429a:	fe 01       	movw	r30, r28
    429c:	eb 59       	subi	r30, 0x9B	; 155
    429e:	ff 4f       	sbci	r31, 0xFF	; 255
    42a0:	80 83       	st	Z, r24
	DIO_voidSetPortValue(LCD_DATA_PORT_ID, Copy_u8Command);
	_delay_us(1);

#elif (LCD_DATA_BITS_MODE == 4)
	/* Send high nibble */
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB4_PIN_ID, GET_BIT(Copy_u8Command,4));
    42a2:	fe 01       	movw	r30, r28
    42a4:	eb 56       	subi	r30, 0x6B	; 107
    42a6:	ff 4f       	sbci	r31, 0xFF	; 255
    42a8:	80 81       	ld	r24, Z
    42aa:	88 2f       	mov	r24, r24
    42ac:	90 e0       	ldi	r25, 0x00	; 0
    42ae:	80 71       	andi	r24, 0x10	; 16
    42b0:	90 70       	andi	r25, 0x00	; 0
    42b2:	95 95       	asr	r25
    42b4:	87 95       	ror	r24
    42b6:	95 95       	asr	r25
    42b8:	87 95       	ror	r24
    42ba:	95 95       	asr	r25
    42bc:	87 95       	ror	r24
    42be:	95 95       	asr	r25
    42c0:	87 95       	ror	r24
    42c2:	98 2f       	mov	r25, r24
    42c4:	83 e0       	ldi	r24, 0x03	; 3
    42c6:	64 e0       	ldi	r22, 0x04	; 4
    42c8:	49 2f       	mov	r20, r25
    42ca:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB5_PIN_ID, GET_BIT(Copy_u8Command,5));
    42ce:	fe 01       	movw	r30, r28
    42d0:	eb 56       	subi	r30, 0x6B	; 107
    42d2:	ff 4f       	sbci	r31, 0xFF	; 255
    42d4:	80 81       	ld	r24, Z
    42d6:	88 2f       	mov	r24, r24
    42d8:	90 e0       	ldi	r25, 0x00	; 0
    42da:	80 72       	andi	r24, 0x20	; 32
    42dc:	90 70       	andi	r25, 0x00	; 0
    42de:	95 95       	asr	r25
    42e0:	87 95       	ror	r24
    42e2:	95 95       	asr	r25
    42e4:	87 95       	ror	r24
    42e6:	95 95       	asr	r25
    42e8:	87 95       	ror	r24
    42ea:	95 95       	asr	r25
    42ec:	87 95       	ror	r24
    42ee:	95 95       	asr	r25
    42f0:	87 95       	ror	r24
    42f2:	98 2f       	mov	r25, r24
    42f4:	83 e0       	ldi	r24, 0x03	; 3
    42f6:	65 e0       	ldi	r22, 0x05	; 5
    42f8:	49 2f       	mov	r20, r25
    42fa:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB6_PIN_ID, GET_BIT(Copy_u8Command,6));
    42fe:	fe 01       	movw	r30, r28
    4300:	eb 56       	subi	r30, 0x6B	; 107
    4302:	ff 4f       	sbci	r31, 0xFF	; 255
    4304:	80 81       	ld	r24, Z
    4306:	88 2f       	mov	r24, r24
    4308:	90 e0       	ldi	r25, 0x00	; 0
    430a:	80 74       	andi	r24, 0x40	; 64
    430c:	90 70       	andi	r25, 0x00	; 0
    430e:	08 2e       	mov	r0, r24
    4310:	89 2f       	mov	r24, r25
    4312:	00 0c       	add	r0, r0
    4314:	88 1f       	adc	r24, r24
    4316:	99 0b       	sbc	r25, r25
    4318:	00 0c       	add	r0, r0
    431a:	88 1f       	adc	r24, r24
    431c:	99 1f       	adc	r25, r25
    431e:	98 2f       	mov	r25, r24
    4320:	83 e0       	ldi	r24, 0x03	; 3
    4322:	66 e0       	ldi	r22, 0x06	; 6
    4324:	49 2f       	mov	r20, r25
    4326:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB7_PIN_ID, GET_BIT(Copy_u8Command,7));
    432a:	fe 01       	movw	r30, r28
    432c:	eb 56       	subi	r30, 0x6B	; 107
    432e:	ff 4f       	sbci	r31, 0xFF	; 255
    4330:	80 81       	ld	r24, Z
    4332:	98 2f       	mov	r25, r24
    4334:	99 1f       	adc	r25, r25
    4336:	99 27       	eor	r25, r25
    4338:	99 1f       	adc	r25, r25
    433a:	83 e0       	ldi	r24, 0x03	; 3
    433c:	67 e0       	ldi	r22, 0x07	; 7
    433e:	49 2f       	mov	r20, r25
    4340:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    4344:	fe 01       	movw	r30, r28
    4346:	ef 59       	subi	r30, 0x9F	; 159
    4348:	ff 4f       	sbci	r31, 0xFF	; 255
    434a:	80 e0       	ldi	r24, 0x00	; 0
    434c:	90 e0       	ldi	r25, 0x00	; 0
    434e:	a0 e8       	ldi	r26, 0x80	; 128
    4350:	bf e3       	ldi	r27, 0x3F	; 63
    4352:	80 83       	st	Z, r24
    4354:	91 83       	std	Z+1, r25	; 0x01
    4356:	a2 83       	std	Z+2, r26	; 0x02
    4358:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    435a:	8e 01       	movw	r16, r28
    435c:	03 5a       	subi	r16, 0xA3	; 163
    435e:	1f 4f       	sbci	r17, 0xFF	; 255
    4360:	fe 01       	movw	r30, r28
    4362:	ef 59       	subi	r30, 0x9F	; 159
    4364:	ff 4f       	sbci	r31, 0xFF	; 255
    4366:	60 81       	ld	r22, Z
    4368:	71 81       	ldd	r23, Z+1	; 0x01
    436a:	82 81       	ldd	r24, Z+2	; 0x02
    436c:	93 81       	ldd	r25, Z+3	; 0x03
    436e:	20 e0       	ldi	r18, 0x00	; 0
    4370:	30 e0       	ldi	r19, 0x00	; 0
    4372:	4a ef       	ldi	r20, 0xFA	; 250
    4374:	54 e4       	ldi	r21, 0x44	; 68
    4376:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    437a:	dc 01       	movw	r26, r24
    437c:	cb 01       	movw	r24, r22
    437e:	f8 01       	movw	r30, r16
    4380:	80 83       	st	Z, r24
    4382:	91 83       	std	Z+1, r25	; 0x01
    4384:	a2 83       	std	Z+2, r26	; 0x02
    4386:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4388:	fe 01       	movw	r30, r28
    438a:	e3 5a       	subi	r30, 0xA3	; 163
    438c:	ff 4f       	sbci	r31, 0xFF	; 255
    438e:	60 81       	ld	r22, Z
    4390:	71 81       	ldd	r23, Z+1	; 0x01
    4392:	82 81       	ldd	r24, Z+2	; 0x02
    4394:	93 81       	ldd	r25, Z+3	; 0x03
    4396:	20 e0       	ldi	r18, 0x00	; 0
    4398:	30 e0       	ldi	r19, 0x00	; 0
    439a:	40 e8       	ldi	r20, 0x80	; 128
    439c:	5f e3       	ldi	r21, 0x3F	; 63
    439e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    43a2:	88 23       	and	r24, r24
    43a4:	44 f4       	brge	.+16     	; 0x43b6 <LCD_SendCommand+0x5ee>
		__ticks = 1;
    43a6:	fe 01       	movw	r30, r28
    43a8:	e5 5a       	subi	r30, 0xA5	; 165
    43aa:	ff 4f       	sbci	r31, 0xFF	; 255
    43ac:	81 e0       	ldi	r24, 0x01	; 1
    43ae:	90 e0       	ldi	r25, 0x00	; 0
    43b0:	91 83       	std	Z+1, r25	; 0x01
    43b2:	80 83       	st	Z, r24
    43b4:	64 c0       	rjmp	.+200    	; 0x447e <LCD_SendCommand+0x6b6>
	else if (__tmp > 65535)
    43b6:	fe 01       	movw	r30, r28
    43b8:	e3 5a       	subi	r30, 0xA3	; 163
    43ba:	ff 4f       	sbci	r31, 0xFF	; 255
    43bc:	60 81       	ld	r22, Z
    43be:	71 81       	ldd	r23, Z+1	; 0x01
    43c0:	82 81       	ldd	r24, Z+2	; 0x02
    43c2:	93 81       	ldd	r25, Z+3	; 0x03
    43c4:	20 e0       	ldi	r18, 0x00	; 0
    43c6:	3f ef       	ldi	r19, 0xFF	; 255
    43c8:	4f e7       	ldi	r20, 0x7F	; 127
    43ca:	57 e4       	ldi	r21, 0x47	; 71
    43cc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    43d0:	18 16       	cp	r1, r24
    43d2:	0c f0       	brlt	.+2      	; 0x43d6 <LCD_SendCommand+0x60e>
    43d4:	43 c0       	rjmp	.+134    	; 0x445c <LCD_SendCommand+0x694>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    43d6:	fe 01       	movw	r30, r28
    43d8:	ef 59       	subi	r30, 0x9F	; 159
    43da:	ff 4f       	sbci	r31, 0xFF	; 255
    43dc:	60 81       	ld	r22, Z
    43de:	71 81       	ldd	r23, Z+1	; 0x01
    43e0:	82 81       	ldd	r24, Z+2	; 0x02
    43e2:	93 81       	ldd	r25, Z+3	; 0x03
    43e4:	20 e0       	ldi	r18, 0x00	; 0
    43e6:	30 e0       	ldi	r19, 0x00	; 0
    43e8:	40 e2       	ldi	r20, 0x20	; 32
    43ea:	51 e4       	ldi	r21, 0x41	; 65
    43ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    43f0:	dc 01       	movw	r26, r24
    43f2:	cb 01       	movw	r24, r22
    43f4:	8e 01       	movw	r16, r28
    43f6:	05 5a       	subi	r16, 0xA5	; 165
    43f8:	1f 4f       	sbci	r17, 0xFF	; 255
    43fa:	bc 01       	movw	r22, r24
    43fc:	cd 01       	movw	r24, r26
    43fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4402:	dc 01       	movw	r26, r24
    4404:	cb 01       	movw	r24, r22
    4406:	f8 01       	movw	r30, r16
    4408:	91 83       	std	Z+1, r25	; 0x01
    440a:	80 83       	st	Z, r24
    440c:	1f c0       	rjmp	.+62     	; 0x444c <LCD_SendCommand+0x684>
    440e:	fe 01       	movw	r30, r28
    4410:	e7 5a       	subi	r30, 0xA7	; 167
    4412:	ff 4f       	sbci	r31, 0xFF	; 255
    4414:	88 ec       	ldi	r24, 0xC8	; 200
    4416:	90 e0       	ldi	r25, 0x00	; 0
    4418:	91 83       	std	Z+1, r25	; 0x01
    441a:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    441c:	fe 01       	movw	r30, r28
    441e:	e7 5a       	subi	r30, 0xA7	; 167
    4420:	ff 4f       	sbci	r31, 0xFF	; 255
    4422:	80 81       	ld	r24, Z
    4424:	91 81       	ldd	r25, Z+1	; 0x01
    4426:	01 97       	sbiw	r24, 0x01	; 1
    4428:	f1 f7       	brne	.-4      	; 0x4426 <LCD_SendCommand+0x65e>
    442a:	fe 01       	movw	r30, r28
    442c:	e7 5a       	subi	r30, 0xA7	; 167
    442e:	ff 4f       	sbci	r31, 0xFF	; 255
    4430:	91 83       	std	Z+1, r25	; 0x01
    4432:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4434:	de 01       	movw	r26, r28
    4436:	a5 5a       	subi	r26, 0xA5	; 165
    4438:	bf 4f       	sbci	r27, 0xFF	; 255
    443a:	fe 01       	movw	r30, r28
    443c:	e5 5a       	subi	r30, 0xA5	; 165
    443e:	ff 4f       	sbci	r31, 0xFF	; 255
    4440:	80 81       	ld	r24, Z
    4442:	91 81       	ldd	r25, Z+1	; 0x01
    4444:	01 97       	sbiw	r24, 0x01	; 1
    4446:	11 96       	adiw	r26, 0x01	; 1
    4448:	9c 93       	st	X, r25
    444a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    444c:	fe 01       	movw	r30, r28
    444e:	e5 5a       	subi	r30, 0xA5	; 165
    4450:	ff 4f       	sbci	r31, 0xFF	; 255
    4452:	80 81       	ld	r24, Z
    4454:	91 81       	ldd	r25, Z+1	; 0x01
    4456:	00 97       	sbiw	r24, 0x00	; 0
    4458:	d1 f6       	brne	.-76     	; 0x440e <LCD_SendCommand+0x646>
    445a:	27 c0       	rjmp	.+78     	; 0x44aa <LCD_SendCommand+0x6e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    445c:	8e 01       	movw	r16, r28
    445e:	05 5a       	subi	r16, 0xA5	; 165
    4460:	1f 4f       	sbci	r17, 0xFF	; 255
    4462:	fe 01       	movw	r30, r28
    4464:	e3 5a       	subi	r30, 0xA3	; 163
    4466:	ff 4f       	sbci	r31, 0xFF	; 255
    4468:	60 81       	ld	r22, Z
    446a:	71 81       	ldd	r23, Z+1	; 0x01
    446c:	82 81       	ldd	r24, Z+2	; 0x02
    446e:	93 81       	ldd	r25, Z+3	; 0x03
    4470:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4474:	dc 01       	movw	r26, r24
    4476:	cb 01       	movw	r24, r22
    4478:	f8 01       	movw	r30, r16
    447a:	91 83       	std	Z+1, r25	; 0x01
    447c:	80 83       	st	Z, r24
    447e:	de 01       	movw	r26, r28
    4480:	a9 5a       	subi	r26, 0xA9	; 169
    4482:	bf 4f       	sbci	r27, 0xFF	; 255
    4484:	fe 01       	movw	r30, r28
    4486:	e5 5a       	subi	r30, 0xA5	; 165
    4488:	ff 4f       	sbci	r31, 0xFF	; 255
    448a:	80 81       	ld	r24, Z
    448c:	91 81       	ldd	r25, Z+1	; 0x01
    448e:	8d 93       	st	X+, r24
    4490:	9c 93       	st	X, r25
    4492:	fe 01       	movw	r30, r28
    4494:	e9 5a       	subi	r30, 0xA9	; 169
    4496:	ff 4f       	sbci	r31, 0xFF	; 255
    4498:	80 81       	ld	r24, Z
    449a:	91 81       	ldd	r25, Z+1	; 0x01
    449c:	01 97       	sbiw	r24, 0x01	; 1
    449e:	f1 f7       	brne	.-4      	; 0x449c <LCD_SendCommand+0x6d4>
    44a0:	fe 01       	movw	r30, r28
    44a2:	e9 5a       	subi	r30, 0xA9	; 169
    44a4:	ff 4f       	sbci	r31, 0xFF	; 255
    44a6:	91 83       	std	Z+1, r25	; 0x01
    44a8:	80 83       	st	Z, r24
	_delay_ms(1);

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_LOW);
    44aa:	81 e0       	ldi	r24, 0x01	; 1
    44ac:	63 e0       	ldi	r22, 0x03	; 3
    44ae:	40 e0       	ldi	r20, 0x00	; 0
    44b0:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    44b4:	fe 01       	movw	r30, r28
    44b6:	ed 5a       	subi	r30, 0xAD	; 173
    44b8:	ff 4f       	sbci	r31, 0xFF	; 255
    44ba:	80 e0       	ldi	r24, 0x00	; 0
    44bc:	90 e0       	ldi	r25, 0x00	; 0
    44be:	a0 e8       	ldi	r26, 0x80	; 128
    44c0:	bf e3       	ldi	r27, 0x3F	; 63
    44c2:	80 83       	st	Z, r24
    44c4:	91 83       	std	Z+1, r25	; 0x01
    44c6:	a2 83       	std	Z+2, r26	; 0x02
    44c8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    44ca:	8e 01       	movw	r16, r28
    44cc:	01 5b       	subi	r16, 0xB1	; 177
    44ce:	1f 4f       	sbci	r17, 0xFF	; 255
    44d0:	fe 01       	movw	r30, r28
    44d2:	ed 5a       	subi	r30, 0xAD	; 173
    44d4:	ff 4f       	sbci	r31, 0xFF	; 255
    44d6:	60 81       	ld	r22, Z
    44d8:	71 81       	ldd	r23, Z+1	; 0x01
    44da:	82 81       	ldd	r24, Z+2	; 0x02
    44dc:	93 81       	ldd	r25, Z+3	; 0x03
    44de:	2b ea       	ldi	r18, 0xAB	; 171
    44e0:	3a ea       	ldi	r19, 0xAA	; 170
    44e2:	4a e2       	ldi	r20, 0x2A	; 42
    44e4:	50 e4       	ldi	r21, 0x40	; 64
    44e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44ea:	dc 01       	movw	r26, r24
    44ec:	cb 01       	movw	r24, r22
    44ee:	f8 01       	movw	r30, r16
    44f0:	80 83       	st	Z, r24
    44f2:	91 83       	std	Z+1, r25	; 0x01
    44f4:	a2 83       	std	Z+2, r26	; 0x02
    44f6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    44f8:	fe 01       	movw	r30, r28
    44fa:	e1 5b       	subi	r30, 0xB1	; 177
    44fc:	ff 4f       	sbci	r31, 0xFF	; 255
    44fe:	60 81       	ld	r22, Z
    4500:	71 81       	ldd	r23, Z+1	; 0x01
    4502:	82 81       	ldd	r24, Z+2	; 0x02
    4504:	93 81       	ldd	r25, Z+3	; 0x03
    4506:	20 e0       	ldi	r18, 0x00	; 0
    4508:	30 e0       	ldi	r19, 0x00	; 0
    450a:	40 e8       	ldi	r20, 0x80	; 128
    450c:	5f e3       	ldi	r21, 0x3F	; 63
    450e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4512:	88 23       	and	r24, r24
    4514:	34 f4       	brge	.+12     	; 0x4522 <LCD_SendCommand+0x75a>
		__ticks = 1;
    4516:	fe 01       	movw	r30, r28
    4518:	e2 5b       	subi	r30, 0xB2	; 178
    451a:	ff 4f       	sbci	r31, 0xFF	; 255
    451c:	81 e0       	ldi	r24, 0x01	; 1
    451e:	80 83       	st	Z, r24
    4520:	e0 c0       	rjmp	.+448    	; 0x46e2 <LCD_SendCommand+0x91a>
	else if (__tmp > 255)
    4522:	fe 01       	movw	r30, r28
    4524:	e1 5b       	subi	r30, 0xB1	; 177
    4526:	ff 4f       	sbci	r31, 0xFF	; 255
    4528:	60 81       	ld	r22, Z
    452a:	71 81       	ldd	r23, Z+1	; 0x01
    452c:	82 81       	ldd	r24, Z+2	; 0x02
    452e:	93 81       	ldd	r25, Z+3	; 0x03
    4530:	20 e0       	ldi	r18, 0x00	; 0
    4532:	30 e0       	ldi	r19, 0x00	; 0
    4534:	4f e7       	ldi	r20, 0x7F	; 127
    4536:	53 e4       	ldi	r21, 0x43	; 67
    4538:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    453c:	18 16       	cp	r1, r24
    453e:	0c f0       	brlt	.+2      	; 0x4542 <LCD_SendCommand+0x77a>
    4540:	c0 c0       	rjmp	.+384    	; 0x46c2 <LCD_SendCommand+0x8fa>
	{
		_delay_ms(__us / 1000.0);
    4542:	fe 01       	movw	r30, r28
    4544:	ed 5a       	subi	r30, 0xAD	; 173
    4546:	ff 4f       	sbci	r31, 0xFF	; 255
    4548:	60 81       	ld	r22, Z
    454a:	71 81       	ldd	r23, Z+1	; 0x01
    454c:	82 81       	ldd	r24, Z+2	; 0x02
    454e:	93 81       	ldd	r25, Z+3	; 0x03
    4550:	20 e0       	ldi	r18, 0x00	; 0
    4552:	30 e0       	ldi	r19, 0x00	; 0
    4554:	4a e7       	ldi	r20, 0x7A	; 122
    4556:	54 e4       	ldi	r21, 0x44	; 68
    4558:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    455c:	dc 01       	movw	r26, r24
    455e:	cb 01       	movw	r24, r22
    4560:	fe 01       	movw	r30, r28
    4562:	e6 5b       	subi	r30, 0xB6	; 182
    4564:	ff 4f       	sbci	r31, 0xFF	; 255
    4566:	80 83       	st	Z, r24
    4568:	91 83       	std	Z+1, r25	; 0x01
    456a:	a2 83       	std	Z+2, r26	; 0x02
    456c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    456e:	8e 01       	movw	r16, r28
    4570:	0a 5b       	subi	r16, 0xBA	; 186
    4572:	1f 4f       	sbci	r17, 0xFF	; 255
    4574:	fe 01       	movw	r30, r28
    4576:	e6 5b       	subi	r30, 0xB6	; 182
    4578:	ff 4f       	sbci	r31, 0xFF	; 255
    457a:	60 81       	ld	r22, Z
    457c:	71 81       	ldd	r23, Z+1	; 0x01
    457e:	82 81       	ldd	r24, Z+2	; 0x02
    4580:	93 81       	ldd	r25, Z+3	; 0x03
    4582:	20 e0       	ldi	r18, 0x00	; 0
    4584:	30 e0       	ldi	r19, 0x00	; 0
    4586:	4a ef       	ldi	r20, 0xFA	; 250
    4588:	54 e4       	ldi	r21, 0x44	; 68
    458a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    458e:	dc 01       	movw	r26, r24
    4590:	cb 01       	movw	r24, r22
    4592:	f8 01       	movw	r30, r16
    4594:	80 83       	st	Z, r24
    4596:	91 83       	std	Z+1, r25	; 0x01
    4598:	a2 83       	std	Z+2, r26	; 0x02
    459a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    459c:	fe 01       	movw	r30, r28
    459e:	ea 5b       	subi	r30, 0xBA	; 186
    45a0:	ff 4f       	sbci	r31, 0xFF	; 255
    45a2:	60 81       	ld	r22, Z
    45a4:	71 81       	ldd	r23, Z+1	; 0x01
    45a6:	82 81       	ldd	r24, Z+2	; 0x02
    45a8:	93 81       	ldd	r25, Z+3	; 0x03
    45aa:	20 e0       	ldi	r18, 0x00	; 0
    45ac:	30 e0       	ldi	r19, 0x00	; 0
    45ae:	40 e8       	ldi	r20, 0x80	; 128
    45b0:	5f e3       	ldi	r21, 0x3F	; 63
    45b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    45b6:	88 23       	and	r24, r24
    45b8:	44 f4       	brge	.+16     	; 0x45ca <LCD_SendCommand+0x802>
		__ticks = 1;
    45ba:	fe 01       	movw	r30, r28
    45bc:	ec 5b       	subi	r30, 0xBC	; 188
    45be:	ff 4f       	sbci	r31, 0xFF	; 255
    45c0:	81 e0       	ldi	r24, 0x01	; 1
    45c2:	90 e0       	ldi	r25, 0x00	; 0
    45c4:	91 83       	std	Z+1, r25	; 0x01
    45c6:	80 83       	st	Z, r24
    45c8:	64 c0       	rjmp	.+200    	; 0x4692 <LCD_SendCommand+0x8ca>
	else if (__tmp > 65535)
    45ca:	fe 01       	movw	r30, r28
    45cc:	ea 5b       	subi	r30, 0xBA	; 186
    45ce:	ff 4f       	sbci	r31, 0xFF	; 255
    45d0:	60 81       	ld	r22, Z
    45d2:	71 81       	ldd	r23, Z+1	; 0x01
    45d4:	82 81       	ldd	r24, Z+2	; 0x02
    45d6:	93 81       	ldd	r25, Z+3	; 0x03
    45d8:	20 e0       	ldi	r18, 0x00	; 0
    45da:	3f ef       	ldi	r19, 0xFF	; 255
    45dc:	4f e7       	ldi	r20, 0x7F	; 127
    45de:	57 e4       	ldi	r21, 0x47	; 71
    45e0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    45e4:	18 16       	cp	r1, r24
    45e6:	0c f0       	brlt	.+2      	; 0x45ea <LCD_SendCommand+0x822>
    45e8:	43 c0       	rjmp	.+134    	; 0x4670 <LCD_SendCommand+0x8a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    45ea:	fe 01       	movw	r30, r28
    45ec:	e6 5b       	subi	r30, 0xB6	; 182
    45ee:	ff 4f       	sbci	r31, 0xFF	; 255
    45f0:	60 81       	ld	r22, Z
    45f2:	71 81       	ldd	r23, Z+1	; 0x01
    45f4:	82 81       	ldd	r24, Z+2	; 0x02
    45f6:	93 81       	ldd	r25, Z+3	; 0x03
    45f8:	20 e0       	ldi	r18, 0x00	; 0
    45fa:	30 e0       	ldi	r19, 0x00	; 0
    45fc:	40 e2       	ldi	r20, 0x20	; 32
    45fe:	51 e4       	ldi	r21, 0x41	; 65
    4600:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4604:	dc 01       	movw	r26, r24
    4606:	cb 01       	movw	r24, r22
    4608:	8e 01       	movw	r16, r28
    460a:	0c 5b       	subi	r16, 0xBC	; 188
    460c:	1f 4f       	sbci	r17, 0xFF	; 255
    460e:	bc 01       	movw	r22, r24
    4610:	cd 01       	movw	r24, r26
    4612:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4616:	dc 01       	movw	r26, r24
    4618:	cb 01       	movw	r24, r22
    461a:	f8 01       	movw	r30, r16
    461c:	91 83       	std	Z+1, r25	; 0x01
    461e:	80 83       	st	Z, r24
    4620:	1f c0       	rjmp	.+62     	; 0x4660 <LCD_SendCommand+0x898>
    4622:	fe 01       	movw	r30, r28
    4624:	ee 5b       	subi	r30, 0xBE	; 190
    4626:	ff 4f       	sbci	r31, 0xFF	; 255
    4628:	88 ec       	ldi	r24, 0xC8	; 200
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	91 83       	std	Z+1, r25	; 0x01
    462e:	80 83       	st	Z, r24
    4630:	fe 01       	movw	r30, r28
    4632:	ee 5b       	subi	r30, 0xBE	; 190
    4634:	ff 4f       	sbci	r31, 0xFF	; 255
    4636:	80 81       	ld	r24, Z
    4638:	91 81       	ldd	r25, Z+1	; 0x01
    463a:	01 97       	sbiw	r24, 0x01	; 1
    463c:	f1 f7       	brne	.-4      	; 0x463a <LCD_SendCommand+0x872>
    463e:	fe 01       	movw	r30, r28
    4640:	ee 5b       	subi	r30, 0xBE	; 190
    4642:	ff 4f       	sbci	r31, 0xFF	; 255
    4644:	91 83       	std	Z+1, r25	; 0x01
    4646:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4648:	de 01       	movw	r26, r28
    464a:	ac 5b       	subi	r26, 0xBC	; 188
    464c:	bf 4f       	sbci	r27, 0xFF	; 255
    464e:	fe 01       	movw	r30, r28
    4650:	ec 5b       	subi	r30, 0xBC	; 188
    4652:	ff 4f       	sbci	r31, 0xFF	; 255
    4654:	80 81       	ld	r24, Z
    4656:	91 81       	ldd	r25, Z+1	; 0x01
    4658:	01 97       	sbiw	r24, 0x01	; 1
    465a:	11 96       	adiw	r26, 0x01	; 1
    465c:	9c 93       	st	X, r25
    465e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4660:	fe 01       	movw	r30, r28
    4662:	ec 5b       	subi	r30, 0xBC	; 188
    4664:	ff 4f       	sbci	r31, 0xFF	; 255
    4666:	80 81       	ld	r24, Z
    4668:	91 81       	ldd	r25, Z+1	; 0x01
    466a:	00 97       	sbiw	r24, 0x00	; 0
    466c:	d1 f6       	brne	.-76     	; 0x4622 <LCD_SendCommand+0x85a>
    466e:	42 c0       	rjmp	.+132    	; 0x46f4 <LCD_SendCommand+0x92c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4670:	8e 01       	movw	r16, r28
    4672:	0c 5b       	subi	r16, 0xBC	; 188
    4674:	1f 4f       	sbci	r17, 0xFF	; 255
    4676:	fe 01       	movw	r30, r28
    4678:	ea 5b       	subi	r30, 0xBA	; 186
    467a:	ff 4f       	sbci	r31, 0xFF	; 255
    467c:	60 81       	ld	r22, Z
    467e:	71 81       	ldd	r23, Z+1	; 0x01
    4680:	82 81       	ldd	r24, Z+2	; 0x02
    4682:	93 81       	ldd	r25, Z+3	; 0x03
    4684:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4688:	dc 01       	movw	r26, r24
    468a:	cb 01       	movw	r24, r22
    468c:	f8 01       	movw	r30, r16
    468e:	91 83       	std	Z+1, r25	; 0x01
    4690:	80 83       	st	Z, r24
    4692:	de 01       	movw	r26, r28
    4694:	a0 5c       	subi	r26, 0xC0	; 192
    4696:	bf 4f       	sbci	r27, 0xFF	; 255
    4698:	fe 01       	movw	r30, r28
    469a:	ec 5b       	subi	r30, 0xBC	; 188
    469c:	ff 4f       	sbci	r31, 0xFF	; 255
    469e:	80 81       	ld	r24, Z
    46a0:	91 81       	ldd	r25, Z+1	; 0x01
    46a2:	11 96       	adiw	r26, 0x01	; 1
    46a4:	9c 93       	st	X, r25
    46a6:	8e 93       	st	-X, r24
    46a8:	fe 01       	movw	r30, r28
    46aa:	e0 5c       	subi	r30, 0xC0	; 192
    46ac:	ff 4f       	sbci	r31, 0xFF	; 255
    46ae:	80 81       	ld	r24, Z
    46b0:	91 81       	ldd	r25, Z+1	; 0x01
    46b2:	01 97       	sbiw	r24, 0x01	; 1
    46b4:	f1 f7       	brne	.-4      	; 0x46b2 <LCD_SendCommand+0x8ea>
    46b6:	fe 01       	movw	r30, r28
    46b8:	e0 5c       	subi	r30, 0xC0	; 192
    46ba:	ff 4f       	sbci	r31, 0xFF	; 255
    46bc:	91 83       	std	Z+1, r25	; 0x01
    46be:	80 83       	st	Z, r24
    46c0:	19 c0       	rjmp	.+50     	; 0x46f4 <LCD_SendCommand+0x92c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    46c2:	8e 01       	movw	r16, r28
    46c4:	02 5b       	subi	r16, 0xB2	; 178
    46c6:	1f 4f       	sbci	r17, 0xFF	; 255
    46c8:	fe 01       	movw	r30, r28
    46ca:	e1 5b       	subi	r30, 0xB1	; 177
    46cc:	ff 4f       	sbci	r31, 0xFF	; 255
    46ce:	60 81       	ld	r22, Z
    46d0:	71 81       	ldd	r23, Z+1	; 0x01
    46d2:	82 81       	ldd	r24, Z+2	; 0x02
    46d4:	93 81       	ldd	r25, Z+3	; 0x03
    46d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46da:	dc 01       	movw	r26, r24
    46dc:	cb 01       	movw	r24, r22
    46de:	f8 01       	movw	r30, r16
    46e0:	80 83       	st	Z, r24
    46e2:	fe 01       	movw	r30, r28
    46e4:	e2 5b       	subi	r30, 0xB2	; 178
    46e6:	ff 4f       	sbci	r31, 0xFF	; 255
    46e8:	80 81       	ld	r24, Z
    46ea:	8f af       	std	Y+63, r24	; 0x3f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    46ec:	8f ad       	ldd	r24, Y+63	; 0x3f
    46ee:	8a 95       	dec	r24
    46f0:	f1 f7       	brne	.-4      	; 0x46ee <LCD_SendCommand+0x926>
    46f2:	8f af       	std	Y+63, r24	; 0x3f
	_delay_us(1);

	/* Enable = 1 again */
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_HIGH);
    46f4:	81 e0       	ldi	r24, 0x01	; 1
    46f6:	63 e0       	ldi	r22, 0x03	; 3
    46f8:	41 e0       	ldi	r20, 0x01	; 1
    46fa:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    46fe:	80 e0       	ldi	r24, 0x00	; 0
    4700:	90 e0       	ldi	r25, 0x00	; 0
    4702:	a0 e8       	ldi	r26, 0x80	; 128
    4704:	bf e3       	ldi	r27, 0x3F	; 63
    4706:	8b af       	std	Y+59, r24	; 0x3b
    4708:	9c af       	std	Y+60, r25	; 0x3c
    470a:	ad af       	std	Y+61, r26	; 0x3d
    470c:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    470e:	6b ad       	ldd	r22, Y+59	; 0x3b
    4710:	7c ad       	ldd	r23, Y+60	; 0x3c
    4712:	8d ad       	ldd	r24, Y+61	; 0x3d
    4714:	9e ad       	ldd	r25, Y+62	; 0x3e
    4716:	2b ea       	ldi	r18, 0xAB	; 171
    4718:	3a ea       	ldi	r19, 0xAA	; 170
    471a:	4a e2       	ldi	r20, 0x2A	; 42
    471c:	50 e4       	ldi	r21, 0x40	; 64
    471e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4722:	dc 01       	movw	r26, r24
    4724:	cb 01       	movw	r24, r22
    4726:	8f ab       	std	Y+55, r24	; 0x37
    4728:	98 af       	std	Y+56, r25	; 0x38
    472a:	a9 af       	std	Y+57, r26	; 0x39
    472c:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    472e:	6f a9       	ldd	r22, Y+55	; 0x37
    4730:	78 ad       	ldd	r23, Y+56	; 0x38
    4732:	89 ad       	ldd	r24, Y+57	; 0x39
    4734:	9a ad       	ldd	r25, Y+58	; 0x3a
    4736:	20 e0       	ldi	r18, 0x00	; 0
    4738:	30 e0       	ldi	r19, 0x00	; 0
    473a:	40 e8       	ldi	r20, 0x80	; 128
    473c:	5f e3       	ldi	r21, 0x3F	; 63
    473e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4742:	88 23       	and	r24, r24
    4744:	1c f4       	brge	.+6      	; 0x474c <LCD_SendCommand+0x984>
		__ticks = 1;
    4746:	81 e0       	ldi	r24, 0x01	; 1
    4748:	8e ab       	std	Y+54, r24	; 0x36
    474a:	91 c0       	rjmp	.+290    	; 0x486e <LCD_SendCommand+0xaa6>
	else if (__tmp > 255)
    474c:	6f a9       	ldd	r22, Y+55	; 0x37
    474e:	78 ad       	ldd	r23, Y+56	; 0x38
    4750:	89 ad       	ldd	r24, Y+57	; 0x39
    4752:	9a ad       	ldd	r25, Y+58	; 0x3a
    4754:	20 e0       	ldi	r18, 0x00	; 0
    4756:	30 e0       	ldi	r19, 0x00	; 0
    4758:	4f e7       	ldi	r20, 0x7F	; 127
    475a:	53 e4       	ldi	r21, 0x43	; 67
    475c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4760:	18 16       	cp	r1, r24
    4762:	0c f0       	brlt	.+2      	; 0x4766 <LCD_SendCommand+0x99e>
    4764:	7b c0       	rjmp	.+246    	; 0x485c <LCD_SendCommand+0xa94>
	{
		_delay_ms(__us / 1000.0);
    4766:	6b ad       	ldd	r22, Y+59	; 0x3b
    4768:	7c ad       	ldd	r23, Y+60	; 0x3c
    476a:	8d ad       	ldd	r24, Y+61	; 0x3d
    476c:	9e ad       	ldd	r25, Y+62	; 0x3e
    476e:	20 e0       	ldi	r18, 0x00	; 0
    4770:	30 e0       	ldi	r19, 0x00	; 0
    4772:	4a e7       	ldi	r20, 0x7A	; 122
    4774:	54 e4       	ldi	r21, 0x44	; 68
    4776:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    477a:	dc 01       	movw	r26, r24
    477c:	cb 01       	movw	r24, r22
    477e:	8a ab       	std	Y+50, r24	; 0x32
    4780:	9b ab       	std	Y+51, r25	; 0x33
    4782:	ac ab       	std	Y+52, r26	; 0x34
    4784:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4786:	6a a9       	ldd	r22, Y+50	; 0x32
    4788:	7b a9       	ldd	r23, Y+51	; 0x33
    478a:	8c a9       	ldd	r24, Y+52	; 0x34
    478c:	9d a9       	ldd	r25, Y+53	; 0x35
    478e:	20 e0       	ldi	r18, 0x00	; 0
    4790:	30 e0       	ldi	r19, 0x00	; 0
    4792:	4a ef       	ldi	r20, 0xFA	; 250
    4794:	54 e4       	ldi	r21, 0x44	; 68
    4796:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    479a:	dc 01       	movw	r26, r24
    479c:	cb 01       	movw	r24, r22
    479e:	8e a7       	std	Y+46, r24	; 0x2e
    47a0:	9f a7       	std	Y+47, r25	; 0x2f
    47a2:	a8 ab       	std	Y+48, r26	; 0x30
    47a4:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    47a6:	6e a5       	ldd	r22, Y+46	; 0x2e
    47a8:	7f a5       	ldd	r23, Y+47	; 0x2f
    47aa:	88 a9       	ldd	r24, Y+48	; 0x30
    47ac:	99 a9       	ldd	r25, Y+49	; 0x31
    47ae:	20 e0       	ldi	r18, 0x00	; 0
    47b0:	30 e0       	ldi	r19, 0x00	; 0
    47b2:	40 e8       	ldi	r20, 0x80	; 128
    47b4:	5f e3       	ldi	r21, 0x3F	; 63
    47b6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    47ba:	88 23       	and	r24, r24
    47bc:	2c f4       	brge	.+10     	; 0x47c8 <LCD_SendCommand+0xa00>
		__ticks = 1;
    47be:	81 e0       	ldi	r24, 0x01	; 1
    47c0:	90 e0       	ldi	r25, 0x00	; 0
    47c2:	9d a7       	std	Y+45, r25	; 0x2d
    47c4:	8c a7       	std	Y+44, r24	; 0x2c
    47c6:	3f c0       	rjmp	.+126    	; 0x4846 <LCD_SendCommand+0xa7e>
	else if (__tmp > 65535)
    47c8:	6e a5       	ldd	r22, Y+46	; 0x2e
    47ca:	7f a5       	ldd	r23, Y+47	; 0x2f
    47cc:	88 a9       	ldd	r24, Y+48	; 0x30
    47ce:	99 a9       	ldd	r25, Y+49	; 0x31
    47d0:	20 e0       	ldi	r18, 0x00	; 0
    47d2:	3f ef       	ldi	r19, 0xFF	; 255
    47d4:	4f e7       	ldi	r20, 0x7F	; 127
    47d6:	57 e4       	ldi	r21, 0x47	; 71
    47d8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    47dc:	18 16       	cp	r1, r24
    47de:	4c f5       	brge	.+82     	; 0x4832 <LCD_SendCommand+0xa6a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47e0:	6a a9       	ldd	r22, Y+50	; 0x32
    47e2:	7b a9       	ldd	r23, Y+51	; 0x33
    47e4:	8c a9       	ldd	r24, Y+52	; 0x34
    47e6:	9d a9       	ldd	r25, Y+53	; 0x35
    47e8:	20 e0       	ldi	r18, 0x00	; 0
    47ea:	30 e0       	ldi	r19, 0x00	; 0
    47ec:	40 e2       	ldi	r20, 0x20	; 32
    47ee:	51 e4       	ldi	r21, 0x41	; 65
    47f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47f4:	dc 01       	movw	r26, r24
    47f6:	cb 01       	movw	r24, r22
    47f8:	bc 01       	movw	r22, r24
    47fa:	cd 01       	movw	r24, r26
    47fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4800:	dc 01       	movw	r26, r24
    4802:	cb 01       	movw	r24, r22
    4804:	9d a7       	std	Y+45, r25	; 0x2d
    4806:	8c a7       	std	Y+44, r24	; 0x2c
    4808:	0f c0       	rjmp	.+30     	; 0x4828 <LCD_SendCommand+0xa60>
    480a:	88 ec       	ldi	r24, 0xC8	; 200
    480c:	90 e0       	ldi	r25, 0x00	; 0
    480e:	9b a7       	std	Y+43, r25	; 0x2b
    4810:	8a a7       	std	Y+42, r24	; 0x2a
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4812:	8a a5       	ldd	r24, Y+42	; 0x2a
    4814:	9b a5       	ldd	r25, Y+43	; 0x2b
    4816:	01 97       	sbiw	r24, 0x01	; 1
    4818:	f1 f7       	brne	.-4      	; 0x4816 <LCD_SendCommand+0xa4e>
    481a:	9b a7       	std	Y+43, r25	; 0x2b
    481c:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    481e:	8c a5       	ldd	r24, Y+44	; 0x2c
    4820:	9d a5       	ldd	r25, Y+45	; 0x2d
    4822:	01 97       	sbiw	r24, 0x01	; 1
    4824:	9d a7       	std	Y+45, r25	; 0x2d
    4826:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4828:	8c a5       	ldd	r24, Y+44	; 0x2c
    482a:	9d a5       	ldd	r25, Y+45	; 0x2d
    482c:	00 97       	sbiw	r24, 0x00	; 0
    482e:	69 f7       	brne	.-38     	; 0x480a <LCD_SendCommand+0xa42>
    4830:	24 c0       	rjmp	.+72     	; 0x487a <LCD_SendCommand+0xab2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4832:	6e a5       	ldd	r22, Y+46	; 0x2e
    4834:	7f a5       	ldd	r23, Y+47	; 0x2f
    4836:	88 a9       	ldd	r24, Y+48	; 0x30
    4838:	99 a9       	ldd	r25, Y+49	; 0x31
    483a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    483e:	dc 01       	movw	r26, r24
    4840:	cb 01       	movw	r24, r22
    4842:	9d a7       	std	Y+45, r25	; 0x2d
    4844:	8c a7       	std	Y+44, r24	; 0x2c
    4846:	8c a5       	ldd	r24, Y+44	; 0x2c
    4848:	9d a5       	ldd	r25, Y+45	; 0x2d
    484a:	99 a7       	std	Y+41, r25	; 0x29
    484c:	88 a7       	std	Y+40, r24	; 0x28
    484e:	88 a5       	ldd	r24, Y+40	; 0x28
    4850:	99 a5       	ldd	r25, Y+41	; 0x29
    4852:	01 97       	sbiw	r24, 0x01	; 1
    4854:	f1 f7       	brne	.-4      	; 0x4852 <LCD_SendCommand+0xa8a>
    4856:	99 a7       	std	Y+41, r25	; 0x29
    4858:	88 a7       	std	Y+40, r24	; 0x28
    485a:	0f c0       	rjmp	.+30     	; 0x487a <LCD_SendCommand+0xab2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    485c:	6f a9       	ldd	r22, Y+55	; 0x37
    485e:	78 ad       	ldd	r23, Y+56	; 0x38
    4860:	89 ad       	ldd	r24, Y+57	; 0x39
    4862:	9a ad       	ldd	r25, Y+58	; 0x3a
    4864:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4868:	dc 01       	movw	r26, r24
    486a:	cb 01       	movw	r24, r22
    486c:	8e ab       	std	Y+54, r24	; 0x36
    486e:	8e a9       	ldd	r24, Y+54	; 0x36
    4870:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4872:	8f a1       	ldd	r24, Y+39	; 0x27
    4874:	8a 95       	dec	r24
    4876:	f1 f7       	brne	.-4      	; 0x4874 <LCD_SendCommand+0xaac>
    4878:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(1);

	/* Send low nibble */
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB4_PIN_ID, GET_BIT(Copy_u8Command,0));
    487a:	fe 01       	movw	r30, r28
    487c:	eb 56       	subi	r30, 0x6B	; 107
    487e:	ff 4f       	sbci	r31, 0xFF	; 255
    4880:	80 81       	ld	r24, Z
    4882:	98 2f       	mov	r25, r24
    4884:	91 70       	andi	r25, 0x01	; 1
    4886:	83 e0       	ldi	r24, 0x03	; 3
    4888:	64 e0       	ldi	r22, 0x04	; 4
    488a:	49 2f       	mov	r20, r25
    488c:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB5_PIN_ID, GET_BIT(Copy_u8Command,1));
    4890:	fe 01       	movw	r30, r28
    4892:	eb 56       	subi	r30, 0x6B	; 107
    4894:	ff 4f       	sbci	r31, 0xFF	; 255
    4896:	80 81       	ld	r24, Z
    4898:	88 2f       	mov	r24, r24
    489a:	90 e0       	ldi	r25, 0x00	; 0
    489c:	82 70       	andi	r24, 0x02	; 2
    489e:	90 70       	andi	r25, 0x00	; 0
    48a0:	95 95       	asr	r25
    48a2:	87 95       	ror	r24
    48a4:	98 2f       	mov	r25, r24
    48a6:	83 e0       	ldi	r24, 0x03	; 3
    48a8:	65 e0       	ldi	r22, 0x05	; 5
    48aa:	49 2f       	mov	r20, r25
    48ac:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB6_PIN_ID, GET_BIT(Copy_u8Command,2));
    48b0:	fe 01       	movw	r30, r28
    48b2:	eb 56       	subi	r30, 0x6B	; 107
    48b4:	ff 4f       	sbci	r31, 0xFF	; 255
    48b6:	80 81       	ld	r24, Z
    48b8:	88 2f       	mov	r24, r24
    48ba:	90 e0       	ldi	r25, 0x00	; 0
    48bc:	84 70       	andi	r24, 0x04	; 4
    48be:	90 70       	andi	r25, 0x00	; 0
    48c0:	95 95       	asr	r25
    48c2:	87 95       	ror	r24
    48c4:	95 95       	asr	r25
    48c6:	87 95       	ror	r24
    48c8:	98 2f       	mov	r25, r24
    48ca:	83 e0       	ldi	r24, 0x03	; 3
    48cc:	66 e0       	ldi	r22, 0x06	; 6
    48ce:	49 2f       	mov	r20, r25
    48d0:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB7_PIN_ID, GET_BIT(Copy_u8Command,3));
    48d4:	fe 01       	movw	r30, r28
    48d6:	eb 56       	subi	r30, 0x6B	; 107
    48d8:	ff 4f       	sbci	r31, 0xFF	; 255
    48da:	80 81       	ld	r24, Z
    48dc:	88 2f       	mov	r24, r24
    48de:	90 e0       	ldi	r25, 0x00	; 0
    48e0:	88 70       	andi	r24, 0x08	; 8
    48e2:	90 70       	andi	r25, 0x00	; 0
    48e4:	95 95       	asr	r25
    48e6:	87 95       	ror	r24
    48e8:	95 95       	asr	r25
    48ea:	87 95       	ror	r24
    48ec:	95 95       	asr	r25
    48ee:	87 95       	ror	r24
    48f0:	98 2f       	mov	r25, r24
    48f2:	83 e0       	ldi	r24, 0x03	; 3
    48f4:	67 e0       	ldi	r22, 0x07	; 7
    48f6:	49 2f       	mov	r20, r25
    48f8:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    48fc:	80 e0       	ldi	r24, 0x00	; 0
    48fe:	90 e0       	ldi	r25, 0x00	; 0
    4900:	a0 e8       	ldi	r26, 0x80	; 128
    4902:	bf e3       	ldi	r27, 0x3F	; 63
    4904:	8b a3       	std	Y+35, r24	; 0x23
    4906:	9c a3       	std	Y+36, r25	; 0x24
    4908:	ad a3       	std	Y+37, r26	; 0x25
    490a:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    490c:	6b a1       	ldd	r22, Y+35	; 0x23
    490e:	7c a1       	ldd	r23, Y+36	; 0x24
    4910:	8d a1       	ldd	r24, Y+37	; 0x25
    4912:	9e a1       	ldd	r25, Y+38	; 0x26
    4914:	20 e0       	ldi	r18, 0x00	; 0
    4916:	30 e0       	ldi	r19, 0x00	; 0
    4918:	4a ef       	ldi	r20, 0xFA	; 250
    491a:	54 e4       	ldi	r21, 0x44	; 68
    491c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4920:	dc 01       	movw	r26, r24
    4922:	cb 01       	movw	r24, r22
    4924:	8f 8f       	std	Y+31, r24	; 0x1f
    4926:	98 a3       	std	Y+32, r25	; 0x20
    4928:	a9 a3       	std	Y+33, r26	; 0x21
    492a:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    492c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    492e:	78 a1       	ldd	r23, Y+32	; 0x20
    4930:	89 a1       	ldd	r24, Y+33	; 0x21
    4932:	9a a1       	ldd	r25, Y+34	; 0x22
    4934:	20 e0       	ldi	r18, 0x00	; 0
    4936:	30 e0       	ldi	r19, 0x00	; 0
    4938:	40 e8       	ldi	r20, 0x80	; 128
    493a:	5f e3       	ldi	r21, 0x3F	; 63
    493c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4940:	88 23       	and	r24, r24
    4942:	2c f4       	brge	.+10     	; 0x494e <LCD_SendCommand+0xb86>
		__ticks = 1;
    4944:	81 e0       	ldi	r24, 0x01	; 1
    4946:	90 e0       	ldi	r25, 0x00	; 0
    4948:	9e 8f       	std	Y+30, r25	; 0x1e
    494a:	8d 8f       	std	Y+29, r24	; 0x1d
    494c:	3f c0       	rjmp	.+126    	; 0x49cc <LCD_SendCommand+0xc04>
	else if (__tmp > 65535)
    494e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    4950:	78 a1       	ldd	r23, Y+32	; 0x20
    4952:	89 a1       	ldd	r24, Y+33	; 0x21
    4954:	9a a1       	ldd	r25, Y+34	; 0x22
    4956:	20 e0       	ldi	r18, 0x00	; 0
    4958:	3f ef       	ldi	r19, 0xFF	; 255
    495a:	4f e7       	ldi	r20, 0x7F	; 127
    495c:	57 e4       	ldi	r21, 0x47	; 71
    495e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4962:	18 16       	cp	r1, r24
    4964:	4c f5       	brge	.+82     	; 0x49b8 <LCD_SendCommand+0xbf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4966:	6b a1       	ldd	r22, Y+35	; 0x23
    4968:	7c a1       	ldd	r23, Y+36	; 0x24
    496a:	8d a1       	ldd	r24, Y+37	; 0x25
    496c:	9e a1       	ldd	r25, Y+38	; 0x26
    496e:	20 e0       	ldi	r18, 0x00	; 0
    4970:	30 e0       	ldi	r19, 0x00	; 0
    4972:	40 e2       	ldi	r20, 0x20	; 32
    4974:	51 e4       	ldi	r21, 0x41	; 65
    4976:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    497a:	dc 01       	movw	r26, r24
    497c:	cb 01       	movw	r24, r22
    497e:	bc 01       	movw	r22, r24
    4980:	cd 01       	movw	r24, r26
    4982:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4986:	dc 01       	movw	r26, r24
    4988:	cb 01       	movw	r24, r22
    498a:	9e 8f       	std	Y+30, r25	; 0x1e
    498c:	8d 8f       	std	Y+29, r24	; 0x1d
    498e:	0f c0       	rjmp	.+30     	; 0x49ae <LCD_SendCommand+0xbe6>
    4990:	88 ec       	ldi	r24, 0xC8	; 200
    4992:	90 e0       	ldi	r25, 0x00	; 0
    4994:	9c 8f       	std	Y+28, r25	; 0x1c
    4996:	8b 8f       	std	Y+27, r24	; 0x1b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4998:	8b 8d       	ldd	r24, Y+27	; 0x1b
    499a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    499c:	01 97       	sbiw	r24, 0x01	; 1
    499e:	f1 f7       	brne	.-4      	; 0x499c <LCD_SendCommand+0xbd4>
    49a0:	9c 8f       	std	Y+28, r25	; 0x1c
    49a2:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49a6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    49a8:	01 97       	sbiw	r24, 0x01	; 1
    49aa:	9e 8f       	std	Y+30, r25	; 0x1e
    49ac:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49ae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49b0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    49b2:	00 97       	sbiw	r24, 0x00	; 0
    49b4:	69 f7       	brne	.-38     	; 0x4990 <LCD_SendCommand+0xbc8>
    49b6:	14 c0       	rjmp	.+40     	; 0x49e0 <LCD_SendCommand+0xc18>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49b8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    49ba:	78 a1       	ldd	r23, Y+32	; 0x20
    49bc:	89 a1       	ldd	r24, Y+33	; 0x21
    49be:	9a a1       	ldd	r25, Y+34	; 0x22
    49c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49c4:	dc 01       	movw	r26, r24
    49c6:	cb 01       	movw	r24, r22
    49c8:	9e 8f       	std	Y+30, r25	; 0x1e
    49ca:	8d 8f       	std	Y+29, r24	; 0x1d
    49cc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49ce:	9e 8d       	ldd	r25, Y+30	; 0x1e
    49d0:	9a 8f       	std	Y+26, r25	; 0x1a
    49d2:	89 8f       	std	Y+25, r24	; 0x19
    49d4:	89 8d       	ldd	r24, Y+25	; 0x19
    49d6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    49d8:	01 97       	sbiw	r24, 0x01	; 1
    49da:	f1 f7       	brne	.-4      	; 0x49d8 <LCD_SendCommand+0xc10>
    49dc:	9a 8f       	std	Y+26, r25	; 0x1a
    49de:	89 8f       	std	Y+25, r24	; 0x19
	_delay_ms(1);
#endif

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_LOW);
    49e0:	81 e0       	ldi	r24, 0x01	; 1
    49e2:	63 e0       	ldi	r22, 0x03	; 3
    49e4:	40 e0       	ldi	r20, 0x00	; 0
    49e6:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    49ea:	80 e0       	ldi	r24, 0x00	; 0
    49ec:	90 e0       	ldi	r25, 0x00	; 0
    49ee:	a0 e8       	ldi	r26, 0x80	; 128
    49f0:	bf e3       	ldi	r27, 0x3F	; 63
    49f2:	8d 8b       	std	Y+21, r24	; 0x15
    49f4:	9e 8b       	std	Y+22, r25	; 0x16
    49f6:	af 8b       	std	Y+23, r26	; 0x17
    49f8:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    49fa:	6d 89       	ldd	r22, Y+21	; 0x15
    49fc:	7e 89       	ldd	r23, Y+22	; 0x16
    49fe:	8f 89       	ldd	r24, Y+23	; 0x17
    4a00:	98 8d       	ldd	r25, Y+24	; 0x18
    4a02:	2b ea       	ldi	r18, 0xAB	; 171
    4a04:	3a ea       	ldi	r19, 0xAA	; 170
    4a06:	4a e2       	ldi	r20, 0x2A	; 42
    4a08:	50 e4       	ldi	r21, 0x40	; 64
    4a0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a0e:	dc 01       	movw	r26, r24
    4a10:	cb 01       	movw	r24, r22
    4a12:	89 8b       	std	Y+17, r24	; 0x11
    4a14:	9a 8b       	std	Y+18, r25	; 0x12
    4a16:	ab 8b       	std	Y+19, r26	; 0x13
    4a18:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4a1a:	69 89       	ldd	r22, Y+17	; 0x11
    4a1c:	7a 89       	ldd	r23, Y+18	; 0x12
    4a1e:	8b 89       	ldd	r24, Y+19	; 0x13
    4a20:	9c 89       	ldd	r25, Y+20	; 0x14
    4a22:	20 e0       	ldi	r18, 0x00	; 0
    4a24:	30 e0       	ldi	r19, 0x00	; 0
    4a26:	40 e8       	ldi	r20, 0x80	; 128
    4a28:	5f e3       	ldi	r21, 0x3F	; 63
    4a2a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4a2e:	88 23       	and	r24, r24
    4a30:	1c f4       	brge	.+6      	; 0x4a38 <LCD_SendCommand+0xc70>
		__ticks = 1;
    4a32:	81 e0       	ldi	r24, 0x01	; 1
    4a34:	88 8b       	std	Y+16, r24	; 0x10
    4a36:	91 c0       	rjmp	.+290    	; 0x4b5a <LCD_SendCommand+0xd92>
	else if (__tmp > 255)
    4a38:	69 89       	ldd	r22, Y+17	; 0x11
    4a3a:	7a 89       	ldd	r23, Y+18	; 0x12
    4a3c:	8b 89       	ldd	r24, Y+19	; 0x13
    4a3e:	9c 89       	ldd	r25, Y+20	; 0x14
    4a40:	20 e0       	ldi	r18, 0x00	; 0
    4a42:	30 e0       	ldi	r19, 0x00	; 0
    4a44:	4f e7       	ldi	r20, 0x7F	; 127
    4a46:	53 e4       	ldi	r21, 0x43	; 67
    4a48:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4a4c:	18 16       	cp	r1, r24
    4a4e:	0c f0       	brlt	.+2      	; 0x4a52 <LCD_SendCommand+0xc8a>
    4a50:	7b c0       	rjmp	.+246    	; 0x4b48 <LCD_SendCommand+0xd80>
	{
		_delay_ms(__us / 1000.0);
    4a52:	6d 89       	ldd	r22, Y+21	; 0x15
    4a54:	7e 89       	ldd	r23, Y+22	; 0x16
    4a56:	8f 89       	ldd	r24, Y+23	; 0x17
    4a58:	98 8d       	ldd	r25, Y+24	; 0x18
    4a5a:	20 e0       	ldi	r18, 0x00	; 0
    4a5c:	30 e0       	ldi	r19, 0x00	; 0
    4a5e:	4a e7       	ldi	r20, 0x7A	; 122
    4a60:	54 e4       	ldi	r21, 0x44	; 68
    4a62:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4a66:	dc 01       	movw	r26, r24
    4a68:	cb 01       	movw	r24, r22
    4a6a:	8c 87       	std	Y+12, r24	; 0x0c
    4a6c:	9d 87       	std	Y+13, r25	; 0x0d
    4a6e:	ae 87       	std	Y+14, r26	; 0x0e
    4a70:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a72:	6c 85       	ldd	r22, Y+12	; 0x0c
    4a74:	7d 85       	ldd	r23, Y+13	; 0x0d
    4a76:	8e 85       	ldd	r24, Y+14	; 0x0e
    4a78:	9f 85       	ldd	r25, Y+15	; 0x0f
    4a7a:	20 e0       	ldi	r18, 0x00	; 0
    4a7c:	30 e0       	ldi	r19, 0x00	; 0
    4a7e:	4a ef       	ldi	r20, 0xFA	; 250
    4a80:	54 e4       	ldi	r21, 0x44	; 68
    4a82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a86:	dc 01       	movw	r26, r24
    4a88:	cb 01       	movw	r24, r22
    4a8a:	88 87       	std	Y+8, r24	; 0x08
    4a8c:	99 87       	std	Y+9, r25	; 0x09
    4a8e:	aa 87       	std	Y+10, r26	; 0x0a
    4a90:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    4a92:	68 85       	ldd	r22, Y+8	; 0x08
    4a94:	79 85       	ldd	r23, Y+9	; 0x09
    4a96:	8a 85       	ldd	r24, Y+10	; 0x0a
    4a98:	9b 85       	ldd	r25, Y+11	; 0x0b
    4a9a:	20 e0       	ldi	r18, 0x00	; 0
    4a9c:	30 e0       	ldi	r19, 0x00	; 0
    4a9e:	40 e8       	ldi	r20, 0x80	; 128
    4aa0:	5f e3       	ldi	r21, 0x3F	; 63
    4aa2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4aa6:	88 23       	and	r24, r24
    4aa8:	2c f4       	brge	.+10     	; 0x4ab4 <LCD_SendCommand+0xcec>
		__ticks = 1;
    4aaa:	81 e0       	ldi	r24, 0x01	; 1
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	9f 83       	std	Y+7, r25	; 0x07
    4ab0:	8e 83       	std	Y+6, r24	; 0x06
    4ab2:	3f c0       	rjmp	.+126    	; 0x4b32 <LCD_SendCommand+0xd6a>
	else if (__tmp > 65535)
    4ab4:	68 85       	ldd	r22, Y+8	; 0x08
    4ab6:	79 85       	ldd	r23, Y+9	; 0x09
    4ab8:	8a 85       	ldd	r24, Y+10	; 0x0a
    4aba:	9b 85       	ldd	r25, Y+11	; 0x0b
    4abc:	20 e0       	ldi	r18, 0x00	; 0
    4abe:	3f ef       	ldi	r19, 0xFF	; 255
    4ac0:	4f e7       	ldi	r20, 0x7F	; 127
    4ac2:	57 e4       	ldi	r21, 0x47	; 71
    4ac4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4ac8:	18 16       	cp	r1, r24
    4aca:	4c f5       	brge	.+82     	; 0x4b1e <LCD_SendCommand+0xd56>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4acc:	6c 85       	ldd	r22, Y+12	; 0x0c
    4ace:	7d 85       	ldd	r23, Y+13	; 0x0d
    4ad0:	8e 85       	ldd	r24, Y+14	; 0x0e
    4ad2:	9f 85       	ldd	r25, Y+15	; 0x0f
    4ad4:	20 e0       	ldi	r18, 0x00	; 0
    4ad6:	30 e0       	ldi	r19, 0x00	; 0
    4ad8:	40 e2       	ldi	r20, 0x20	; 32
    4ada:	51 e4       	ldi	r21, 0x41	; 65
    4adc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ae0:	dc 01       	movw	r26, r24
    4ae2:	cb 01       	movw	r24, r22
    4ae4:	bc 01       	movw	r22, r24
    4ae6:	cd 01       	movw	r24, r26
    4ae8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4aec:	dc 01       	movw	r26, r24
    4aee:	cb 01       	movw	r24, r22
    4af0:	9f 83       	std	Y+7, r25	; 0x07
    4af2:	8e 83       	std	Y+6, r24	; 0x06
    4af4:	0f c0       	rjmp	.+30     	; 0x4b14 <LCD_SendCommand+0xd4c>
    4af6:	88 ec       	ldi	r24, 0xC8	; 200
    4af8:	90 e0       	ldi	r25, 0x00	; 0
    4afa:	9d 83       	std	Y+5, r25	; 0x05
    4afc:	8c 83       	std	Y+4, r24	; 0x04
    4afe:	8c 81       	ldd	r24, Y+4	; 0x04
    4b00:	9d 81       	ldd	r25, Y+5	; 0x05
    4b02:	01 97       	sbiw	r24, 0x01	; 1
    4b04:	f1 f7       	brne	.-4      	; 0x4b02 <LCD_SendCommand+0xd3a>
    4b06:	9d 83       	std	Y+5, r25	; 0x05
    4b08:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b0a:	8e 81       	ldd	r24, Y+6	; 0x06
    4b0c:	9f 81       	ldd	r25, Y+7	; 0x07
    4b0e:	01 97       	sbiw	r24, 0x01	; 1
    4b10:	9f 83       	std	Y+7, r25	; 0x07
    4b12:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b14:	8e 81       	ldd	r24, Y+6	; 0x06
    4b16:	9f 81       	ldd	r25, Y+7	; 0x07
    4b18:	00 97       	sbiw	r24, 0x00	; 0
    4b1a:	69 f7       	brne	.-38     	; 0x4af6 <LCD_SendCommand+0xd2e>
    4b1c:	24 c0       	rjmp	.+72     	; 0x4b66 <LCD_SendCommand+0xd9e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b1e:	68 85       	ldd	r22, Y+8	; 0x08
    4b20:	79 85       	ldd	r23, Y+9	; 0x09
    4b22:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b24:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b2a:	dc 01       	movw	r26, r24
    4b2c:	cb 01       	movw	r24, r22
    4b2e:	9f 83       	std	Y+7, r25	; 0x07
    4b30:	8e 83       	std	Y+6, r24	; 0x06
    4b32:	8e 81       	ldd	r24, Y+6	; 0x06
    4b34:	9f 81       	ldd	r25, Y+7	; 0x07
    4b36:	9b 83       	std	Y+3, r25	; 0x03
    4b38:	8a 83       	std	Y+2, r24	; 0x02
    4b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    4b3c:	9b 81       	ldd	r25, Y+3	; 0x03
    4b3e:	01 97       	sbiw	r24, 0x01	; 1
    4b40:	f1 f7       	brne	.-4      	; 0x4b3e <LCD_SendCommand+0xd76>
    4b42:	9b 83       	std	Y+3, r25	; 0x03
    4b44:	8a 83       	std	Y+2, r24	; 0x02
    4b46:	0f c0       	rjmp	.+30     	; 0x4b66 <LCD_SendCommand+0xd9e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4b48:	69 89       	ldd	r22, Y+17	; 0x11
    4b4a:	7a 89       	ldd	r23, Y+18	; 0x12
    4b4c:	8b 89       	ldd	r24, Y+19	; 0x13
    4b4e:	9c 89       	ldd	r25, Y+20	; 0x14
    4b50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b54:	dc 01       	movw	r26, r24
    4b56:	cb 01       	movw	r24, r22
    4b58:	88 8b       	std	Y+16, r24	; 0x10
    4b5a:	88 89       	ldd	r24, Y+16	; 0x10
    4b5c:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4b5e:	89 81       	ldd	r24, Y+1	; 0x01
    4b60:	8a 95       	dec	r24
    4b62:	f1 f7       	brne	.-4      	; 0x4b60 <LCD_SendCommand+0xd98>
    4b64:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
}
    4b66:	cb 56       	subi	r28, 0x6B	; 107
    4b68:	df 4f       	sbci	r29, 0xFF	; 255
    4b6a:	0f b6       	in	r0, 0x3f	; 63
    4b6c:	f8 94       	cli
    4b6e:	de bf       	out	0x3e, r29	; 62
    4b70:	0f be       	out	0x3f, r0	; 63
    4b72:	cd bf       	out	0x3d, r28	; 61
    4b74:	cf 91       	pop	r28
    4b76:	df 91       	pop	r29
    4b78:	1f 91       	pop	r17
    4b7a:	0f 91       	pop	r16
    4b7c:	08 95       	ret

00004b7e <LCD_DisplayChar>:

/*
 * Display a single character
 */
void LCD_DisplayChar(u8 Copy_u8Char)
{
    4b7e:	0f 93       	push	r16
    4b80:	1f 93       	push	r17
    4b82:	df 93       	push	r29
    4b84:	cf 93       	push	r28
    4b86:	cd b7       	in	r28, 0x3d	; 61
    4b88:	de b7       	in	r29, 0x3e	; 62
    4b8a:	c5 59       	subi	r28, 0x95	; 149
    4b8c:	d0 40       	sbci	r29, 0x00	; 0
    4b8e:	0f b6       	in	r0, 0x3f	; 63
    4b90:	f8 94       	cli
    4b92:	de bf       	out	0x3e, r29	; 62
    4b94:	0f be       	out	0x3f, r0	; 63
    4b96:	cd bf       	out	0x3d, r28	; 61
    4b98:	fe 01       	movw	r30, r28
    4b9a:	eb 56       	subi	r30, 0x6B	; 107
    4b9c:	ff 4f       	sbci	r31, 0xFF	; 255
    4b9e:	80 83       	st	Z, r24
	/* RS = 1 for data */
	DIO_voidSetPinValue(LCD_RS_PORT_ID, LCD_RS_PIN_ID, PIN_HIGH);
    4ba0:	81 e0       	ldi	r24, 0x01	; 1
    4ba2:	62 e0       	ldi	r22, 0x02	; 2
    4ba4:	41 e0       	ldi	r20, 0x01	; 1
    4ba6:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    4baa:	fe 01       	movw	r30, r28
    4bac:	ef 56       	subi	r30, 0x6F	; 111
    4bae:	ff 4f       	sbci	r31, 0xFF	; 255
    4bb0:	80 e0       	ldi	r24, 0x00	; 0
    4bb2:	90 e0       	ldi	r25, 0x00	; 0
    4bb4:	a0 e8       	ldi	r26, 0x80	; 128
    4bb6:	bf e3       	ldi	r27, 0x3F	; 63
    4bb8:	80 83       	st	Z, r24
    4bba:	91 83       	std	Z+1, r25	; 0x01
    4bbc:	a2 83       	std	Z+2, r26	; 0x02
    4bbe:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4bc0:	8e 01       	movw	r16, r28
    4bc2:	03 57       	subi	r16, 0x73	; 115
    4bc4:	1f 4f       	sbci	r17, 0xFF	; 255
    4bc6:	fe 01       	movw	r30, r28
    4bc8:	ef 56       	subi	r30, 0x6F	; 111
    4bca:	ff 4f       	sbci	r31, 0xFF	; 255
    4bcc:	60 81       	ld	r22, Z
    4bce:	71 81       	ldd	r23, Z+1	; 0x01
    4bd0:	82 81       	ldd	r24, Z+2	; 0x02
    4bd2:	93 81       	ldd	r25, Z+3	; 0x03
    4bd4:	2b ea       	ldi	r18, 0xAB	; 171
    4bd6:	3a ea       	ldi	r19, 0xAA	; 170
    4bd8:	4a e2       	ldi	r20, 0x2A	; 42
    4bda:	50 e4       	ldi	r21, 0x40	; 64
    4bdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4be0:	dc 01       	movw	r26, r24
    4be2:	cb 01       	movw	r24, r22
    4be4:	f8 01       	movw	r30, r16
    4be6:	80 83       	st	Z, r24
    4be8:	91 83       	std	Z+1, r25	; 0x01
    4bea:	a2 83       	std	Z+2, r26	; 0x02
    4bec:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4bee:	fe 01       	movw	r30, r28
    4bf0:	e3 57       	subi	r30, 0x73	; 115
    4bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    4bf4:	60 81       	ld	r22, Z
    4bf6:	71 81       	ldd	r23, Z+1	; 0x01
    4bf8:	82 81       	ldd	r24, Z+2	; 0x02
    4bfa:	93 81       	ldd	r25, Z+3	; 0x03
    4bfc:	20 e0       	ldi	r18, 0x00	; 0
    4bfe:	30 e0       	ldi	r19, 0x00	; 0
    4c00:	40 e8       	ldi	r20, 0x80	; 128
    4c02:	5f e3       	ldi	r21, 0x3F	; 63
    4c04:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c08:	88 23       	and	r24, r24
    4c0a:	34 f4       	brge	.+12     	; 0x4c18 <LCD_DisplayChar+0x9a>
		__ticks = 1;
    4c0c:	fe 01       	movw	r30, r28
    4c0e:	e4 57       	subi	r30, 0x74	; 116
    4c10:	ff 4f       	sbci	r31, 0xFF	; 255
    4c12:	81 e0       	ldi	r24, 0x01	; 1
    4c14:	80 83       	st	Z, r24
    4c16:	e0 c0       	rjmp	.+448    	; 0x4dd8 <LCD_DisplayChar+0x25a>
	else if (__tmp > 255)
    4c18:	fe 01       	movw	r30, r28
    4c1a:	e3 57       	subi	r30, 0x73	; 115
    4c1c:	ff 4f       	sbci	r31, 0xFF	; 255
    4c1e:	60 81       	ld	r22, Z
    4c20:	71 81       	ldd	r23, Z+1	; 0x01
    4c22:	82 81       	ldd	r24, Z+2	; 0x02
    4c24:	93 81       	ldd	r25, Z+3	; 0x03
    4c26:	20 e0       	ldi	r18, 0x00	; 0
    4c28:	30 e0       	ldi	r19, 0x00	; 0
    4c2a:	4f e7       	ldi	r20, 0x7F	; 127
    4c2c:	53 e4       	ldi	r21, 0x43	; 67
    4c2e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c32:	18 16       	cp	r1, r24
    4c34:	0c f0       	brlt	.+2      	; 0x4c38 <LCD_DisplayChar+0xba>
    4c36:	c0 c0       	rjmp	.+384    	; 0x4db8 <LCD_DisplayChar+0x23a>
	{
		_delay_ms(__us / 1000.0);
    4c38:	fe 01       	movw	r30, r28
    4c3a:	ef 56       	subi	r30, 0x6F	; 111
    4c3c:	ff 4f       	sbci	r31, 0xFF	; 255
    4c3e:	60 81       	ld	r22, Z
    4c40:	71 81       	ldd	r23, Z+1	; 0x01
    4c42:	82 81       	ldd	r24, Z+2	; 0x02
    4c44:	93 81       	ldd	r25, Z+3	; 0x03
    4c46:	20 e0       	ldi	r18, 0x00	; 0
    4c48:	30 e0       	ldi	r19, 0x00	; 0
    4c4a:	4a e7       	ldi	r20, 0x7A	; 122
    4c4c:	54 e4       	ldi	r21, 0x44	; 68
    4c4e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4c52:	dc 01       	movw	r26, r24
    4c54:	cb 01       	movw	r24, r22
    4c56:	fe 01       	movw	r30, r28
    4c58:	e8 57       	subi	r30, 0x78	; 120
    4c5a:	ff 4f       	sbci	r31, 0xFF	; 255
    4c5c:	80 83       	st	Z, r24
    4c5e:	91 83       	std	Z+1, r25	; 0x01
    4c60:	a2 83       	std	Z+2, r26	; 0x02
    4c62:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c64:	8e 01       	movw	r16, r28
    4c66:	0c 57       	subi	r16, 0x7C	; 124
    4c68:	1f 4f       	sbci	r17, 0xFF	; 255
    4c6a:	fe 01       	movw	r30, r28
    4c6c:	e8 57       	subi	r30, 0x78	; 120
    4c6e:	ff 4f       	sbci	r31, 0xFF	; 255
    4c70:	60 81       	ld	r22, Z
    4c72:	71 81       	ldd	r23, Z+1	; 0x01
    4c74:	82 81       	ldd	r24, Z+2	; 0x02
    4c76:	93 81       	ldd	r25, Z+3	; 0x03
    4c78:	20 e0       	ldi	r18, 0x00	; 0
    4c7a:	30 e0       	ldi	r19, 0x00	; 0
    4c7c:	4a ef       	ldi	r20, 0xFA	; 250
    4c7e:	54 e4       	ldi	r21, 0x44	; 68
    4c80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c84:	dc 01       	movw	r26, r24
    4c86:	cb 01       	movw	r24, r22
    4c88:	f8 01       	movw	r30, r16
    4c8a:	80 83       	st	Z, r24
    4c8c:	91 83       	std	Z+1, r25	; 0x01
    4c8e:	a2 83       	std	Z+2, r26	; 0x02
    4c90:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4c92:	fe 01       	movw	r30, r28
    4c94:	ec 57       	subi	r30, 0x7C	; 124
    4c96:	ff 4f       	sbci	r31, 0xFF	; 255
    4c98:	60 81       	ld	r22, Z
    4c9a:	71 81       	ldd	r23, Z+1	; 0x01
    4c9c:	82 81       	ldd	r24, Z+2	; 0x02
    4c9e:	93 81       	ldd	r25, Z+3	; 0x03
    4ca0:	20 e0       	ldi	r18, 0x00	; 0
    4ca2:	30 e0       	ldi	r19, 0x00	; 0
    4ca4:	40 e8       	ldi	r20, 0x80	; 128
    4ca6:	5f e3       	ldi	r21, 0x3F	; 63
    4ca8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4cac:	88 23       	and	r24, r24
    4cae:	44 f4       	brge	.+16     	; 0x4cc0 <LCD_DisplayChar+0x142>
		__ticks = 1;
    4cb0:	fe 01       	movw	r30, r28
    4cb2:	ee 57       	subi	r30, 0x7E	; 126
    4cb4:	ff 4f       	sbci	r31, 0xFF	; 255
    4cb6:	81 e0       	ldi	r24, 0x01	; 1
    4cb8:	90 e0       	ldi	r25, 0x00	; 0
    4cba:	91 83       	std	Z+1, r25	; 0x01
    4cbc:	80 83       	st	Z, r24
    4cbe:	64 c0       	rjmp	.+200    	; 0x4d88 <LCD_DisplayChar+0x20a>
	else if (__tmp > 65535)
    4cc0:	fe 01       	movw	r30, r28
    4cc2:	ec 57       	subi	r30, 0x7C	; 124
    4cc4:	ff 4f       	sbci	r31, 0xFF	; 255
    4cc6:	60 81       	ld	r22, Z
    4cc8:	71 81       	ldd	r23, Z+1	; 0x01
    4cca:	82 81       	ldd	r24, Z+2	; 0x02
    4ccc:	93 81       	ldd	r25, Z+3	; 0x03
    4cce:	20 e0       	ldi	r18, 0x00	; 0
    4cd0:	3f ef       	ldi	r19, 0xFF	; 255
    4cd2:	4f e7       	ldi	r20, 0x7F	; 127
    4cd4:	57 e4       	ldi	r21, 0x47	; 71
    4cd6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4cda:	18 16       	cp	r1, r24
    4cdc:	0c f0       	brlt	.+2      	; 0x4ce0 <LCD_DisplayChar+0x162>
    4cde:	43 c0       	rjmp	.+134    	; 0x4d66 <LCD_DisplayChar+0x1e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ce0:	fe 01       	movw	r30, r28
    4ce2:	e8 57       	subi	r30, 0x78	; 120
    4ce4:	ff 4f       	sbci	r31, 0xFF	; 255
    4ce6:	60 81       	ld	r22, Z
    4ce8:	71 81       	ldd	r23, Z+1	; 0x01
    4cea:	82 81       	ldd	r24, Z+2	; 0x02
    4cec:	93 81       	ldd	r25, Z+3	; 0x03
    4cee:	20 e0       	ldi	r18, 0x00	; 0
    4cf0:	30 e0       	ldi	r19, 0x00	; 0
    4cf2:	40 e2       	ldi	r20, 0x20	; 32
    4cf4:	51 e4       	ldi	r21, 0x41	; 65
    4cf6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4cfa:	dc 01       	movw	r26, r24
    4cfc:	cb 01       	movw	r24, r22
    4cfe:	8e 01       	movw	r16, r28
    4d00:	0e 57       	subi	r16, 0x7E	; 126
    4d02:	1f 4f       	sbci	r17, 0xFF	; 255
    4d04:	bc 01       	movw	r22, r24
    4d06:	cd 01       	movw	r24, r26
    4d08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d0c:	dc 01       	movw	r26, r24
    4d0e:	cb 01       	movw	r24, r22
    4d10:	f8 01       	movw	r30, r16
    4d12:	91 83       	std	Z+1, r25	; 0x01
    4d14:	80 83       	st	Z, r24
    4d16:	1f c0       	rjmp	.+62     	; 0x4d56 <LCD_DisplayChar+0x1d8>
    4d18:	fe 01       	movw	r30, r28
    4d1a:	e0 58       	subi	r30, 0x80	; 128
    4d1c:	ff 4f       	sbci	r31, 0xFF	; 255
    4d1e:	88 ec       	ldi	r24, 0xC8	; 200
    4d20:	90 e0       	ldi	r25, 0x00	; 0
    4d22:	91 83       	std	Z+1, r25	; 0x01
    4d24:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4d26:	fe 01       	movw	r30, r28
    4d28:	e0 58       	subi	r30, 0x80	; 128
    4d2a:	ff 4f       	sbci	r31, 0xFF	; 255
    4d2c:	80 81       	ld	r24, Z
    4d2e:	91 81       	ldd	r25, Z+1	; 0x01
    4d30:	01 97       	sbiw	r24, 0x01	; 1
    4d32:	f1 f7       	brne	.-4      	; 0x4d30 <LCD_DisplayChar+0x1b2>
    4d34:	fe 01       	movw	r30, r28
    4d36:	e0 58       	subi	r30, 0x80	; 128
    4d38:	ff 4f       	sbci	r31, 0xFF	; 255
    4d3a:	91 83       	std	Z+1, r25	; 0x01
    4d3c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4d3e:	de 01       	movw	r26, r28
    4d40:	ae 57       	subi	r26, 0x7E	; 126
    4d42:	bf 4f       	sbci	r27, 0xFF	; 255
    4d44:	fe 01       	movw	r30, r28
    4d46:	ee 57       	subi	r30, 0x7E	; 126
    4d48:	ff 4f       	sbci	r31, 0xFF	; 255
    4d4a:	80 81       	ld	r24, Z
    4d4c:	91 81       	ldd	r25, Z+1	; 0x01
    4d4e:	01 97       	sbiw	r24, 0x01	; 1
    4d50:	11 96       	adiw	r26, 0x01	; 1
    4d52:	9c 93       	st	X, r25
    4d54:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4d56:	fe 01       	movw	r30, r28
    4d58:	ee 57       	subi	r30, 0x7E	; 126
    4d5a:	ff 4f       	sbci	r31, 0xFF	; 255
    4d5c:	80 81       	ld	r24, Z
    4d5e:	91 81       	ldd	r25, Z+1	; 0x01
    4d60:	00 97       	sbiw	r24, 0x00	; 0
    4d62:	d1 f6       	brne	.-76     	; 0x4d18 <LCD_DisplayChar+0x19a>
    4d64:	4b c0       	rjmp	.+150    	; 0x4dfc <LCD_DisplayChar+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4d66:	8e 01       	movw	r16, r28
    4d68:	0e 57       	subi	r16, 0x7E	; 126
    4d6a:	1f 4f       	sbci	r17, 0xFF	; 255
    4d6c:	fe 01       	movw	r30, r28
    4d6e:	ec 57       	subi	r30, 0x7C	; 124
    4d70:	ff 4f       	sbci	r31, 0xFF	; 255
    4d72:	60 81       	ld	r22, Z
    4d74:	71 81       	ldd	r23, Z+1	; 0x01
    4d76:	82 81       	ldd	r24, Z+2	; 0x02
    4d78:	93 81       	ldd	r25, Z+3	; 0x03
    4d7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d7e:	dc 01       	movw	r26, r24
    4d80:	cb 01       	movw	r24, r22
    4d82:	f8 01       	movw	r30, r16
    4d84:	91 83       	std	Z+1, r25	; 0x01
    4d86:	80 83       	st	Z, r24
    4d88:	de 01       	movw	r26, r28
    4d8a:	a2 58       	subi	r26, 0x82	; 130
    4d8c:	bf 4f       	sbci	r27, 0xFF	; 255
    4d8e:	fe 01       	movw	r30, r28
    4d90:	ee 57       	subi	r30, 0x7E	; 126
    4d92:	ff 4f       	sbci	r31, 0xFF	; 255
    4d94:	80 81       	ld	r24, Z
    4d96:	91 81       	ldd	r25, Z+1	; 0x01
    4d98:	11 96       	adiw	r26, 0x01	; 1
    4d9a:	9c 93       	st	X, r25
    4d9c:	8e 93       	st	-X, r24
    4d9e:	fe 01       	movw	r30, r28
    4da0:	e2 58       	subi	r30, 0x82	; 130
    4da2:	ff 4f       	sbci	r31, 0xFF	; 255
    4da4:	80 81       	ld	r24, Z
    4da6:	91 81       	ldd	r25, Z+1	; 0x01
    4da8:	01 97       	sbiw	r24, 0x01	; 1
    4daa:	f1 f7       	brne	.-4      	; 0x4da8 <LCD_DisplayChar+0x22a>
    4dac:	fe 01       	movw	r30, r28
    4dae:	e2 58       	subi	r30, 0x82	; 130
    4db0:	ff 4f       	sbci	r31, 0xFF	; 255
    4db2:	91 83       	std	Z+1, r25	; 0x01
    4db4:	80 83       	st	Z, r24
    4db6:	22 c0       	rjmp	.+68     	; 0x4dfc <LCD_DisplayChar+0x27e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4db8:	8e 01       	movw	r16, r28
    4dba:	04 57       	subi	r16, 0x74	; 116
    4dbc:	1f 4f       	sbci	r17, 0xFF	; 255
    4dbe:	fe 01       	movw	r30, r28
    4dc0:	e3 57       	subi	r30, 0x73	; 115
    4dc2:	ff 4f       	sbci	r31, 0xFF	; 255
    4dc4:	60 81       	ld	r22, Z
    4dc6:	71 81       	ldd	r23, Z+1	; 0x01
    4dc8:	82 81       	ldd	r24, Z+2	; 0x02
    4dca:	93 81       	ldd	r25, Z+3	; 0x03
    4dcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4dd0:	dc 01       	movw	r26, r24
    4dd2:	cb 01       	movw	r24, r22
    4dd4:	f8 01       	movw	r30, r16
    4dd6:	80 83       	st	Z, r24
    4dd8:	de 01       	movw	r26, r28
    4dda:	a3 58       	subi	r26, 0x83	; 131
    4ddc:	bf 4f       	sbci	r27, 0xFF	; 255
    4dde:	fe 01       	movw	r30, r28
    4de0:	e4 57       	subi	r30, 0x74	; 116
    4de2:	ff 4f       	sbci	r31, 0xFF	; 255
    4de4:	80 81       	ld	r24, Z
    4de6:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4de8:	fe 01       	movw	r30, r28
    4dea:	e3 58       	subi	r30, 0x83	; 131
    4dec:	ff 4f       	sbci	r31, 0xFF	; 255
    4dee:	80 81       	ld	r24, Z
    4df0:	8a 95       	dec	r24
    4df2:	f1 f7       	brne	.-4      	; 0x4df0 <LCD_DisplayChar+0x272>
    4df4:	fe 01       	movw	r30, r28
    4df6:	e3 58       	subi	r30, 0x83	; 131
    4df8:	ff 4f       	sbci	r31, 0xFF	; 255
    4dfa:	80 83       	st	Z, r24
	_delay_us(1);

	/* Enable = 1 */
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_HIGH);
    4dfc:	81 e0       	ldi	r24, 0x01	; 1
    4dfe:	63 e0       	ldi	r22, 0x03	; 3
    4e00:	41 e0       	ldi	r20, 0x01	; 1
    4e02:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    4e06:	fe 01       	movw	r30, r28
    4e08:	e7 58       	subi	r30, 0x87	; 135
    4e0a:	ff 4f       	sbci	r31, 0xFF	; 255
    4e0c:	80 e0       	ldi	r24, 0x00	; 0
    4e0e:	90 e0       	ldi	r25, 0x00	; 0
    4e10:	a0 e8       	ldi	r26, 0x80	; 128
    4e12:	bf e3       	ldi	r27, 0x3F	; 63
    4e14:	80 83       	st	Z, r24
    4e16:	91 83       	std	Z+1, r25	; 0x01
    4e18:	a2 83       	std	Z+2, r26	; 0x02
    4e1a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4e1c:	8e 01       	movw	r16, r28
    4e1e:	0b 58       	subi	r16, 0x8B	; 139
    4e20:	1f 4f       	sbci	r17, 0xFF	; 255
    4e22:	fe 01       	movw	r30, r28
    4e24:	e7 58       	subi	r30, 0x87	; 135
    4e26:	ff 4f       	sbci	r31, 0xFF	; 255
    4e28:	60 81       	ld	r22, Z
    4e2a:	71 81       	ldd	r23, Z+1	; 0x01
    4e2c:	82 81       	ldd	r24, Z+2	; 0x02
    4e2e:	93 81       	ldd	r25, Z+3	; 0x03
    4e30:	2b ea       	ldi	r18, 0xAB	; 171
    4e32:	3a ea       	ldi	r19, 0xAA	; 170
    4e34:	4a e2       	ldi	r20, 0x2A	; 42
    4e36:	50 e4       	ldi	r21, 0x40	; 64
    4e38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4e3c:	dc 01       	movw	r26, r24
    4e3e:	cb 01       	movw	r24, r22
    4e40:	f8 01       	movw	r30, r16
    4e42:	80 83       	st	Z, r24
    4e44:	91 83       	std	Z+1, r25	; 0x01
    4e46:	a2 83       	std	Z+2, r26	; 0x02
    4e48:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4e4a:	fe 01       	movw	r30, r28
    4e4c:	eb 58       	subi	r30, 0x8B	; 139
    4e4e:	ff 4f       	sbci	r31, 0xFF	; 255
    4e50:	60 81       	ld	r22, Z
    4e52:	71 81       	ldd	r23, Z+1	; 0x01
    4e54:	82 81       	ldd	r24, Z+2	; 0x02
    4e56:	93 81       	ldd	r25, Z+3	; 0x03
    4e58:	20 e0       	ldi	r18, 0x00	; 0
    4e5a:	30 e0       	ldi	r19, 0x00	; 0
    4e5c:	40 e8       	ldi	r20, 0x80	; 128
    4e5e:	5f e3       	ldi	r21, 0x3F	; 63
    4e60:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4e64:	88 23       	and	r24, r24
    4e66:	34 f4       	brge	.+12     	; 0x4e74 <LCD_DisplayChar+0x2f6>
		__ticks = 1;
    4e68:	fe 01       	movw	r30, r28
    4e6a:	ec 58       	subi	r30, 0x8C	; 140
    4e6c:	ff 4f       	sbci	r31, 0xFF	; 255
    4e6e:	81 e0       	ldi	r24, 0x01	; 1
    4e70:	80 83       	st	Z, r24
    4e72:	e0 c0       	rjmp	.+448    	; 0x5034 <LCD_DisplayChar+0x4b6>
	else if (__tmp > 255)
    4e74:	fe 01       	movw	r30, r28
    4e76:	eb 58       	subi	r30, 0x8B	; 139
    4e78:	ff 4f       	sbci	r31, 0xFF	; 255
    4e7a:	60 81       	ld	r22, Z
    4e7c:	71 81       	ldd	r23, Z+1	; 0x01
    4e7e:	82 81       	ldd	r24, Z+2	; 0x02
    4e80:	93 81       	ldd	r25, Z+3	; 0x03
    4e82:	20 e0       	ldi	r18, 0x00	; 0
    4e84:	30 e0       	ldi	r19, 0x00	; 0
    4e86:	4f e7       	ldi	r20, 0x7F	; 127
    4e88:	53 e4       	ldi	r21, 0x43	; 67
    4e8a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4e8e:	18 16       	cp	r1, r24
    4e90:	0c f0       	brlt	.+2      	; 0x4e94 <LCD_DisplayChar+0x316>
    4e92:	c0 c0       	rjmp	.+384    	; 0x5014 <LCD_DisplayChar+0x496>
	{
		_delay_ms(__us / 1000.0);
    4e94:	fe 01       	movw	r30, r28
    4e96:	e7 58       	subi	r30, 0x87	; 135
    4e98:	ff 4f       	sbci	r31, 0xFF	; 255
    4e9a:	60 81       	ld	r22, Z
    4e9c:	71 81       	ldd	r23, Z+1	; 0x01
    4e9e:	82 81       	ldd	r24, Z+2	; 0x02
    4ea0:	93 81       	ldd	r25, Z+3	; 0x03
    4ea2:	20 e0       	ldi	r18, 0x00	; 0
    4ea4:	30 e0       	ldi	r19, 0x00	; 0
    4ea6:	4a e7       	ldi	r20, 0x7A	; 122
    4ea8:	54 e4       	ldi	r21, 0x44	; 68
    4eaa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4eae:	dc 01       	movw	r26, r24
    4eb0:	cb 01       	movw	r24, r22
    4eb2:	fe 01       	movw	r30, r28
    4eb4:	e0 59       	subi	r30, 0x90	; 144
    4eb6:	ff 4f       	sbci	r31, 0xFF	; 255
    4eb8:	80 83       	st	Z, r24
    4eba:	91 83       	std	Z+1, r25	; 0x01
    4ebc:	a2 83       	std	Z+2, r26	; 0x02
    4ebe:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4ec0:	8e 01       	movw	r16, r28
    4ec2:	04 59       	subi	r16, 0x94	; 148
    4ec4:	1f 4f       	sbci	r17, 0xFF	; 255
    4ec6:	fe 01       	movw	r30, r28
    4ec8:	e0 59       	subi	r30, 0x90	; 144
    4eca:	ff 4f       	sbci	r31, 0xFF	; 255
    4ecc:	60 81       	ld	r22, Z
    4ece:	71 81       	ldd	r23, Z+1	; 0x01
    4ed0:	82 81       	ldd	r24, Z+2	; 0x02
    4ed2:	93 81       	ldd	r25, Z+3	; 0x03
    4ed4:	20 e0       	ldi	r18, 0x00	; 0
    4ed6:	30 e0       	ldi	r19, 0x00	; 0
    4ed8:	4a ef       	ldi	r20, 0xFA	; 250
    4eda:	54 e4       	ldi	r21, 0x44	; 68
    4edc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ee0:	dc 01       	movw	r26, r24
    4ee2:	cb 01       	movw	r24, r22
    4ee4:	f8 01       	movw	r30, r16
    4ee6:	80 83       	st	Z, r24
    4ee8:	91 83       	std	Z+1, r25	; 0x01
    4eea:	a2 83       	std	Z+2, r26	; 0x02
    4eec:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4eee:	fe 01       	movw	r30, r28
    4ef0:	e4 59       	subi	r30, 0x94	; 148
    4ef2:	ff 4f       	sbci	r31, 0xFF	; 255
    4ef4:	60 81       	ld	r22, Z
    4ef6:	71 81       	ldd	r23, Z+1	; 0x01
    4ef8:	82 81       	ldd	r24, Z+2	; 0x02
    4efa:	93 81       	ldd	r25, Z+3	; 0x03
    4efc:	20 e0       	ldi	r18, 0x00	; 0
    4efe:	30 e0       	ldi	r19, 0x00	; 0
    4f00:	40 e8       	ldi	r20, 0x80	; 128
    4f02:	5f e3       	ldi	r21, 0x3F	; 63
    4f04:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4f08:	88 23       	and	r24, r24
    4f0a:	44 f4       	brge	.+16     	; 0x4f1c <LCD_DisplayChar+0x39e>
		__ticks = 1;
    4f0c:	fe 01       	movw	r30, r28
    4f0e:	e6 59       	subi	r30, 0x96	; 150
    4f10:	ff 4f       	sbci	r31, 0xFF	; 255
    4f12:	81 e0       	ldi	r24, 0x01	; 1
    4f14:	90 e0       	ldi	r25, 0x00	; 0
    4f16:	91 83       	std	Z+1, r25	; 0x01
    4f18:	80 83       	st	Z, r24
    4f1a:	64 c0       	rjmp	.+200    	; 0x4fe4 <LCD_DisplayChar+0x466>
	else if (__tmp > 65535)
    4f1c:	fe 01       	movw	r30, r28
    4f1e:	e4 59       	subi	r30, 0x94	; 148
    4f20:	ff 4f       	sbci	r31, 0xFF	; 255
    4f22:	60 81       	ld	r22, Z
    4f24:	71 81       	ldd	r23, Z+1	; 0x01
    4f26:	82 81       	ldd	r24, Z+2	; 0x02
    4f28:	93 81       	ldd	r25, Z+3	; 0x03
    4f2a:	20 e0       	ldi	r18, 0x00	; 0
    4f2c:	3f ef       	ldi	r19, 0xFF	; 255
    4f2e:	4f e7       	ldi	r20, 0x7F	; 127
    4f30:	57 e4       	ldi	r21, 0x47	; 71
    4f32:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4f36:	18 16       	cp	r1, r24
    4f38:	0c f0       	brlt	.+2      	; 0x4f3c <LCD_DisplayChar+0x3be>
    4f3a:	43 c0       	rjmp	.+134    	; 0x4fc2 <LCD_DisplayChar+0x444>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4f3c:	fe 01       	movw	r30, r28
    4f3e:	e0 59       	subi	r30, 0x90	; 144
    4f40:	ff 4f       	sbci	r31, 0xFF	; 255
    4f42:	60 81       	ld	r22, Z
    4f44:	71 81       	ldd	r23, Z+1	; 0x01
    4f46:	82 81       	ldd	r24, Z+2	; 0x02
    4f48:	93 81       	ldd	r25, Z+3	; 0x03
    4f4a:	20 e0       	ldi	r18, 0x00	; 0
    4f4c:	30 e0       	ldi	r19, 0x00	; 0
    4f4e:	40 e2       	ldi	r20, 0x20	; 32
    4f50:	51 e4       	ldi	r21, 0x41	; 65
    4f52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f56:	dc 01       	movw	r26, r24
    4f58:	cb 01       	movw	r24, r22
    4f5a:	8e 01       	movw	r16, r28
    4f5c:	06 59       	subi	r16, 0x96	; 150
    4f5e:	1f 4f       	sbci	r17, 0xFF	; 255
    4f60:	bc 01       	movw	r22, r24
    4f62:	cd 01       	movw	r24, r26
    4f64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f68:	dc 01       	movw	r26, r24
    4f6a:	cb 01       	movw	r24, r22
    4f6c:	f8 01       	movw	r30, r16
    4f6e:	91 83       	std	Z+1, r25	; 0x01
    4f70:	80 83       	st	Z, r24
    4f72:	1f c0       	rjmp	.+62     	; 0x4fb2 <LCD_DisplayChar+0x434>
    4f74:	fe 01       	movw	r30, r28
    4f76:	e8 59       	subi	r30, 0x98	; 152
    4f78:	ff 4f       	sbci	r31, 0xFF	; 255
    4f7a:	88 ec       	ldi	r24, 0xC8	; 200
    4f7c:	90 e0       	ldi	r25, 0x00	; 0
    4f7e:	91 83       	std	Z+1, r25	; 0x01
    4f80:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4f82:	fe 01       	movw	r30, r28
    4f84:	e8 59       	subi	r30, 0x98	; 152
    4f86:	ff 4f       	sbci	r31, 0xFF	; 255
    4f88:	80 81       	ld	r24, Z
    4f8a:	91 81       	ldd	r25, Z+1	; 0x01
    4f8c:	01 97       	sbiw	r24, 0x01	; 1
    4f8e:	f1 f7       	brne	.-4      	; 0x4f8c <LCD_DisplayChar+0x40e>
    4f90:	fe 01       	movw	r30, r28
    4f92:	e8 59       	subi	r30, 0x98	; 152
    4f94:	ff 4f       	sbci	r31, 0xFF	; 255
    4f96:	91 83       	std	Z+1, r25	; 0x01
    4f98:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f9a:	de 01       	movw	r26, r28
    4f9c:	a6 59       	subi	r26, 0x96	; 150
    4f9e:	bf 4f       	sbci	r27, 0xFF	; 255
    4fa0:	fe 01       	movw	r30, r28
    4fa2:	e6 59       	subi	r30, 0x96	; 150
    4fa4:	ff 4f       	sbci	r31, 0xFF	; 255
    4fa6:	80 81       	ld	r24, Z
    4fa8:	91 81       	ldd	r25, Z+1	; 0x01
    4faa:	01 97       	sbiw	r24, 0x01	; 1
    4fac:	11 96       	adiw	r26, 0x01	; 1
    4fae:	9c 93       	st	X, r25
    4fb0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4fb2:	fe 01       	movw	r30, r28
    4fb4:	e6 59       	subi	r30, 0x96	; 150
    4fb6:	ff 4f       	sbci	r31, 0xFF	; 255
    4fb8:	80 81       	ld	r24, Z
    4fba:	91 81       	ldd	r25, Z+1	; 0x01
    4fbc:	00 97       	sbiw	r24, 0x00	; 0
    4fbe:	d1 f6       	brne	.-76     	; 0x4f74 <LCD_DisplayChar+0x3f6>
    4fc0:	4b c0       	rjmp	.+150    	; 0x5058 <LCD_DisplayChar+0x4da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4fc2:	8e 01       	movw	r16, r28
    4fc4:	06 59       	subi	r16, 0x96	; 150
    4fc6:	1f 4f       	sbci	r17, 0xFF	; 255
    4fc8:	fe 01       	movw	r30, r28
    4fca:	e4 59       	subi	r30, 0x94	; 148
    4fcc:	ff 4f       	sbci	r31, 0xFF	; 255
    4fce:	60 81       	ld	r22, Z
    4fd0:	71 81       	ldd	r23, Z+1	; 0x01
    4fd2:	82 81       	ldd	r24, Z+2	; 0x02
    4fd4:	93 81       	ldd	r25, Z+3	; 0x03
    4fd6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4fda:	dc 01       	movw	r26, r24
    4fdc:	cb 01       	movw	r24, r22
    4fde:	f8 01       	movw	r30, r16
    4fe0:	91 83       	std	Z+1, r25	; 0x01
    4fe2:	80 83       	st	Z, r24
    4fe4:	de 01       	movw	r26, r28
    4fe6:	aa 59       	subi	r26, 0x9A	; 154
    4fe8:	bf 4f       	sbci	r27, 0xFF	; 255
    4fea:	fe 01       	movw	r30, r28
    4fec:	e6 59       	subi	r30, 0x96	; 150
    4fee:	ff 4f       	sbci	r31, 0xFF	; 255
    4ff0:	80 81       	ld	r24, Z
    4ff2:	91 81       	ldd	r25, Z+1	; 0x01
    4ff4:	11 96       	adiw	r26, 0x01	; 1
    4ff6:	9c 93       	st	X, r25
    4ff8:	8e 93       	st	-X, r24
    4ffa:	fe 01       	movw	r30, r28
    4ffc:	ea 59       	subi	r30, 0x9A	; 154
    4ffe:	ff 4f       	sbci	r31, 0xFF	; 255
    5000:	80 81       	ld	r24, Z
    5002:	91 81       	ldd	r25, Z+1	; 0x01
    5004:	01 97       	sbiw	r24, 0x01	; 1
    5006:	f1 f7       	brne	.-4      	; 0x5004 <LCD_DisplayChar+0x486>
    5008:	fe 01       	movw	r30, r28
    500a:	ea 59       	subi	r30, 0x9A	; 154
    500c:	ff 4f       	sbci	r31, 0xFF	; 255
    500e:	91 83       	std	Z+1, r25	; 0x01
    5010:	80 83       	st	Z, r24
    5012:	22 c0       	rjmp	.+68     	; 0x5058 <LCD_DisplayChar+0x4da>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    5014:	8e 01       	movw	r16, r28
    5016:	0c 58       	subi	r16, 0x8C	; 140
    5018:	1f 4f       	sbci	r17, 0xFF	; 255
    501a:	fe 01       	movw	r30, r28
    501c:	eb 58       	subi	r30, 0x8B	; 139
    501e:	ff 4f       	sbci	r31, 0xFF	; 255
    5020:	60 81       	ld	r22, Z
    5022:	71 81       	ldd	r23, Z+1	; 0x01
    5024:	82 81       	ldd	r24, Z+2	; 0x02
    5026:	93 81       	ldd	r25, Z+3	; 0x03
    5028:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    502c:	dc 01       	movw	r26, r24
    502e:	cb 01       	movw	r24, r22
    5030:	f8 01       	movw	r30, r16
    5032:	80 83       	st	Z, r24
    5034:	de 01       	movw	r26, r28
    5036:	ab 59       	subi	r26, 0x9B	; 155
    5038:	bf 4f       	sbci	r27, 0xFF	; 255
    503a:	fe 01       	movw	r30, r28
    503c:	ec 58       	subi	r30, 0x8C	; 140
    503e:	ff 4f       	sbci	r31, 0xFF	; 255
    5040:	80 81       	ld	r24, Z
    5042:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5044:	fe 01       	movw	r30, r28
    5046:	eb 59       	subi	r30, 0x9B	; 155
    5048:	ff 4f       	sbci	r31, 0xFF	; 255
    504a:	80 81       	ld	r24, Z
    504c:	8a 95       	dec	r24
    504e:	f1 f7       	brne	.-4      	; 0x504c <LCD_DisplayChar+0x4ce>
    5050:	fe 01       	movw	r30, r28
    5052:	eb 59       	subi	r30, 0x9B	; 155
    5054:	ff 4f       	sbci	r31, 0xFF	; 255
    5056:	80 83       	st	Z, r24
	DIO_voidSetPortValue(LCD_DATA_PORT_ID, Copy_u8Char);
	_delay_us(1);

#elif (LCD_DATA_BITS_MODE == 4)
	/* Send high nibble */
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB4_PIN_ID, GET_BIT(Copy_u8Char,4));
    5058:	fe 01       	movw	r30, r28
    505a:	eb 56       	subi	r30, 0x6B	; 107
    505c:	ff 4f       	sbci	r31, 0xFF	; 255
    505e:	80 81       	ld	r24, Z
    5060:	88 2f       	mov	r24, r24
    5062:	90 e0       	ldi	r25, 0x00	; 0
    5064:	80 71       	andi	r24, 0x10	; 16
    5066:	90 70       	andi	r25, 0x00	; 0
    5068:	95 95       	asr	r25
    506a:	87 95       	ror	r24
    506c:	95 95       	asr	r25
    506e:	87 95       	ror	r24
    5070:	95 95       	asr	r25
    5072:	87 95       	ror	r24
    5074:	95 95       	asr	r25
    5076:	87 95       	ror	r24
    5078:	98 2f       	mov	r25, r24
    507a:	83 e0       	ldi	r24, 0x03	; 3
    507c:	64 e0       	ldi	r22, 0x04	; 4
    507e:	49 2f       	mov	r20, r25
    5080:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB5_PIN_ID, GET_BIT(Copy_u8Char,5));
    5084:	fe 01       	movw	r30, r28
    5086:	eb 56       	subi	r30, 0x6B	; 107
    5088:	ff 4f       	sbci	r31, 0xFF	; 255
    508a:	80 81       	ld	r24, Z
    508c:	88 2f       	mov	r24, r24
    508e:	90 e0       	ldi	r25, 0x00	; 0
    5090:	80 72       	andi	r24, 0x20	; 32
    5092:	90 70       	andi	r25, 0x00	; 0
    5094:	95 95       	asr	r25
    5096:	87 95       	ror	r24
    5098:	95 95       	asr	r25
    509a:	87 95       	ror	r24
    509c:	95 95       	asr	r25
    509e:	87 95       	ror	r24
    50a0:	95 95       	asr	r25
    50a2:	87 95       	ror	r24
    50a4:	95 95       	asr	r25
    50a6:	87 95       	ror	r24
    50a8:	98 2f       	mov	r25, r24
    50aa:	83 e0       	ldi	r24, 0x03	; 3
    50ac:	65 e0       	ldi	r22, 0x05	; 5
    50ae:	49 2f       	mov	r20, r25
    50b0:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB6_PIN_ID, GET_BIT(Copy_u8Char,6));
    50b4:	fe 01       	movw	r30, r28
    50b6:	eb 56       	subi	r30, 0x6B	; 107
    50b8:	ff 4f       	sbci	r31, 0xFF	; 255
    50ba:	80 81       	ld	r24, Z
    50bc:	88 2f       	mov	r24, r24
    50be:	90 e0       	ldi	r25, 0x00	; 0
    50c0:	80 74       	andi	r24, 0x40	; 64
    50c2:	90 70       	andi	r25, 0x00	; 0
    50c4:	08 2e       	mov	r0, r24
    50c6:	89 2f       	mov	r24, r25
    50c8:	00 0c       	add	r0, r0
    50ca:	88 1f       	adc	r24, r24
    50cc:	99 0b       	sbc	r25, r25
    50ce:	00 0c       	add	r0, r0
    50d0:	88 1f       	adc	r24, r24
    50d2:	99 1f       	adc	r25, r25
    50d4:	98 2f       	mov	r25, r24
    50d6:	83 e0       	ldi	r24, 0x03	; 3
    50d8:	66 e0       	ldi	r22, 0x06	; 6
    50da:	49 2f       	mov	r20, r25
    50dc:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB7_PIN_ID, GET_BIT(Copy_u8Char,7));
    50e0:	fe 01       	movw	r30, r28
    50e2:	eb 56       	subi	r30, 0x6B	; 107
    50e4:	ff 4f       	sbci	r31, 0xFF	; 255
    50e6:	80 81       	ld	r24, Z
    50e8:	98 2f       	mov	r25, r24
    50ea:	99 1f       	adc	r25, r25
    50ec:	99 27       	eor	r25, r25
    50ee:	99 1f       	adc	r25, r25
    50f0:	83 e0       	ldi	r24, 0x03	; 3
    50f2:	67 e0       	ldi	r22, 0x07	; 7
    50f4:	49 2f       	mov	r20, r25
    50f6:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    50fa:	fe 01       	movw	r30, r28
    50fc:	ef 59       	subi	r30, 0x9F	; 159
    50fe:	ff 4f       	sbci	r31, 0xFF	; 255
    5100:	80 e0       	ldi	r24, 0x00	; 0
    5102:	90 e0       	ldi	r25, 0x00	; 0
    5104:	a0 e8       	ldi	r26, 0x80	; 128
    5106:	bf e3       	ldi	r27, 0x3F	; 63
    5108:	80 83       	st	Z, r24
    510a:	91 83       	std	Z+1, r25	; 0x01
    510c:	a2 83       	std	Z+2, r26	; 0x02
    510e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5110:	8e 01       	movw	r16, r28
    5112:	03 5a       	subi	r16, 0xA3	; 163
    5114:	1f 4f       	sbci	r17, 0xFF	; 255
    5116:	fe 01       	movw	r30, r28
    5118:	ef 59       	subi	r30, 0x9F	; 159
    511a:	ff 4f       	sbci	r31, 0xFF	; 255
    511c:	60 81       	ld	r22, Z
    511e:	71 81       	ldd	r23, Z+1	; 0x01
    5120:	82 81       	ldd	r24, Z+2	; 0x02
    5122:	93 81       	ldd	r25, Z+3	; 0x03
    5124:	20 e0       	ldi	r18, 0x00	; 0
    5126:	30 e0       	ldi	r19, 0x00	; 0
    5128:	4a ef       	ldi	r20, 0xFA	; 250
    512a:	54 e4       	ldi	r21, 0x44	; 68
    512c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5130:	dc 01       	movw	r26, r24
    5132:	cb 01       	movw	r24, r22
    5134:	f8 01       	movw	r30, r16
    5136:	80 83       	st	Z, r24
    5138:	91 83       	std	Z+1, r25	; 0x01
    513a:	a2 83       	std	Z+2, r26	; 0x02
    513c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    513e:	fe 01       	movw	r30, r28
    5140:	e3 5a       	subi	r30, 0xA3	; 163
    5142:	ff 4f       	sbci	r31, 0xFF	; 255
    5144:	60 81       	ld	r22, Z
    5146:	71 81       	ldd	r23, Z+1	; 0x01
    5148:	82 81       	ldd	r24, Z+2	; 0x02
    514a:	93 81       	ldd	r25, Z+3	; 0x03
    514c:	20 e0       	ldi	r18, 0x00	; 0
    514e:	30 e0       	ldi	r19, 0x00	; 0
    5150:	40 e8       	ldi	r20, 0x80	; 128
    5152:	5f e3       	ldi	r21, 0x3F	; 63
    5154:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5158:	88 23       	and	r24, r24
    515a:	44 f4       	brge	.+16     	; 0x516c <LCD_DisplayChar+0x5ee>
		__ticks = 1;
    515c:	fe 01       	movw	r30, r28
    515e:	e5 5a       	subi	r30, 0xA5	; 165
    5160:	ff 4f       	sbci	r31, 0xFF	; 255
    5162:	81 e0       	ldi	r24, 0x01	; 1
    5164:	90 e0       	ldi	r25, 0x00	; 0
    5166:	91 83       	std	Z+1, r25	; 0x01
    5168:	80 83       	st	Z, r24
    516a:	64 c0       	rjmp	.+200    	; 0x5234 <LCD_DisplayChar+0x6b6>
	else if (__tmp > 65535)
    516c:	fe 01       	movw	r30, r28
    516e:	e3 5a       	subi	r30, 0xA3	; 163
    5170:	ff 4f       	sbci	r31, 0xFF	; 255
    5172:	60 81       	ld	r22, Z
    5174:	71 81       	ldd	r23, Z+1	; 0x01
    5176:	82 81       	ldd	r24, Z+2	; 0x02
    5178:	93 81       	ldd	r25, Z+3	; 0x03
    517a:	20 e0       	ldi	r18, 0x00	; 0
    517c:	3f ef       	ldi	r19, 0xFF	; 255
    517e:	4f e7       	ldi	r20, 0x7F	; 127
    5180:	57 e4       	ldi	r21, 0x47	; 71
    5182:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5186:	18 16       	cp	r1, r24
    5188:	0c f0       	brlt	.+2      	; 0x518c <LCD_DisplayChar+0x60e>
    518a:	43 c0       	rjmp	.+134    	; 0x5212 <LCD_DisplayChar+0x694>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    518c:	fe 01       	movw	r30, r28
    518e:	ef 59       	subi	r30, 0x9F	; 159
    5190:	ff 4f       	sbci	r31, 0xFF	; 255
    5192:	60 81       	ld	r22, Z
    5194:	71 81       	ldd	r23, Z+1	; 0x01
    5196:	82 81       	ldd	r24, Z+2	; 0x02
    5198:	93 81       	ldd	r25, Z+3	; 0x03
    519a:	20 e0       	ldi	r18, 0x00	; 0
    519c:	30 e0       	ldi	r19, 0x00	; 0
    519e:	40 e2       	ldi	r20, 0x20	; 32
    51a0:	51 e4       	ldi	r21, 0x41	; 65
    51a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    51a6:	dc 01       	movw	r26, r24
    51a8:	cb 01       	movw	r24, r22
    51aa:	8e 01       	movw	r16, r28
    51ac:	05 5a       	subi	r16, 0xA5	; 165
    51ae:	1f 4f       	sbci	r17, 0xFF	; 255
    51b0:	bc 01       	movw	r22, r24
    51b2:	cd 01       	movw	r24, r26
    51b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51b8:	dc 01       	movw	r26, r24
    51ba:	cb 01       	movw	r24, r22
    51bc:	f8 01       	movw	r30, r16
    51be:	91 83       	std	Z+1, r25	; 0x01
    51c0:	80 83       	st	Z, r24
    51c2:	1f c0       	rjmp	.+62     	; 0x5202 <LCD_DisplayChar+0x684>
    51c4:	fe 01       	movw	r30, r28
    51c6:	e7 5a       	subi	r30, 0xA7	; 167
    51c8:	ff 4f       	sbci	r31, 0xFF	; 255
    51ca:	88 ec       	ldi	r24, 0xC8	; 200
    51cc:	90 e0       	ldi	r25, 0x00	; 0
    51ce:	91 83       	std	Z+1, r25	; 0x01
    51d0:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    51d2:	fe 01       	movw	r30, r28
    51d4:	e7 5a       	subi	r30, 0xA7	; 167
    51d6:	ff 4f       	sbci	r31, 0xFF	; 255
    51d8:	80 81       	ld	r24, Z
    51da:	91 81       	ldd	r25, Z+1	; 0x01
    51dc:	01 97       	sbiw	r24, 0x01	; 1
    51de:	f1 f7       	brne	.-4      	; 0x51dc <LCD_DisplayChar+0x65e>
    51e0:	fe 01       	movw	r30, r28
    51e2:	e7 5a       	subi	r30, 0xA7	; 167
    51e4:	ff 4f       	sbci	r31, 0xFF	; 255
    51e6:	91 83       	std	Z+1, r25	; 0x01
    51e8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    51ea:	de 01       	movw	r26, r28
    51ec:	a5 5a       	subi	r26, 0xA5	; 165
    51ee:	bf 4f       	sbci	r27, 0xFF	; 255
    51f0:	fe 01       	movw	r30, r28
    51f2:	e5 5a       	subi	r30, 0xA5	; 165
    51f4:	ff 4f       	sbci	r31, 0xFF	; 255
    51f6:	80 81       	ld	r24, Z
    51f8:	91 81       	ldd	r25, Z+1	; 0x01
    51fa:	01 97       	sbiw	r24, 0x01	; 1
    51fc:	11 96       	adiw	r26, 0x01	; 1
    51fe:	9c 93       	st	X, r25
    5200:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5202:	fe 01       	movw	r30, r28
    5204:	e5 5a       	subi	r30, 0xA5	; 165
    5206:	ff 4f       	sbci	r31, 0xFF	; 255
    5208:	80 81       	ld	r24, Z
    520a:	91 81       	ldd	r25, Z+1	; 0x01
    520c:	00 97       	sbiw	r24, 0x00	; 0
    520e:	d1 f6       	brne	.-76     	; 0x51c4 <LCD_DisplayChar+0x646>
    5210:	27 c0       	rjmp	.+78     	; 0x5260 <LCD_DisplayChar+0x6e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5212:	8e 01       	movw	r16, r28
    5214:	05 5a       	subi	r16, 0xA5	; 165
    5216:	1f 4f       	sbci	r17, 0xFF	; 255
    5218:	fe 01       	movw	r30, r28
    521a:	e3 5a       	subi	r30, 0xA3	; 163
    521c:	ff 4f       	sbci	r31, 0xFF	; 255
    521e:	60 81       	ld	r22, Z
    5220:	71 81       	ldd	r23, Z+1	; 0x01
    5222:	82 81       	ldd	r24, Z+2	; 0x02
    5224:	93 81       	ldd	r25, Z+3	; 0x03
    5226:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    522a:	dc 01       	movw	r26, r24
    522c:	cb 01       	movw	r24, r22
    522e:	f8 01       	movw	r30, r16
    5230:	91 83       	std	Z+1, r25	; 0x01
    5232:	80 83       	st	Z, r24
    5234:	de 01       	movw	r26, r28
    5236:	a9 5a       	subi	r26, 0xA9	; 169
    5238:	bf 4f       	sbci	r27, 0xFF	; 255
    523a:	fe 01       	movw	r30, r28
    523c:	e5 5a       	subi	r30, 0xA5	; 165
    523e:	ff 4f       	sbci	r31, 0xFF	; 255
    5240:	80 81       	ld	r24, Z
    5242:	91 81       	ldd	r25, Z+1	; 0x01
    5244:	8d 93       	st	X+, r24
    5246:	9c 93       	st	X, r25
    5248:	fe 01       	movw	r30, r28
    524a:	e9 5a       	subi	r30, 0xA9	; 169
    524c:	ff 4f       	sbci	r31, 0xFF	; 255
    524e:	80 81       	ld	r24, Z
    5250:	91 81       	ldd	r25, Z+1	; 0x01
    5252:	01 97       	sbiw	r24, 0x01	; 1
    5254:	f1 f7       	brne	.-4      	; 0x5252 <LCD_DisplayChar+0x6d4>
    5256:	fe 01       	movw	r30, r28
    5258:	e9 5a       	subi	r30, 0xA9	; 169
    525a:	ff 4f       	sbci	r31, 0xFF	; 255
    525c:	91 83       	std	Z+1, r25	; 0x01
    525e:	80 83       	st	Z, r24
	_delay_ms(1);

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_LOW);
    5260:	81 e0       	ldi	r24, 0x01	; 1
    5262:	63 e0       	ldi	r22, 0x03	; 3
    5264:	40 e0       	ldi	r20, 0x00	; 0
    5266:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    526a:	fe 01       	movw	r30, r28
    526c:	ed 5a       	subi	r30, 0xAD	; 173
    526e:	ff 4f       	sbci	r31, 0xFF	; 255
    5270:	80 e0       	ldi	r24, 0x00	; 0
    5272:	90 e0       	ldi	r25, 0x00	; 0
    5274:	a0 e8       	ldi	r26, 0x80	; 128
    5276:	bf e3       	ldi	r27, 0x3F	; 63
    5278:	80 83       	st	Z, r24
    527a:	91 83       	std	Z+1, r25	; 0x01
    527c:	a2 83       	std	Z+2, r26	; 0x02
    527e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    5280:	8e 01       	movw	r16, r28
    5282:	01 5b       	subi	r16, 0xB1	; 177
    5284:	1f 4f       	sbci	r17, 0xFF	; 255
    5286:	fe 01       	movw	r30, r28
    5288:	ed 5a       	subi	r30, 0xAD	; 173
    528a:	ff 4f       	sbci	r31, 0xFF	; 255
    528c:	60 81       	ld	r22, Z
    528e:	71 81       	ldd	r23, Z+1	; 0x01
    5290:	82 81       	ldd	r24, Z+2	; 0x02
    5292:	93 81       	ldd	r25, Z+3	; 0x03
    5294:	2b ea       	ldi	r18, 0xAB	; 171
    5296:	3a ea       	ldi	r19, 0xAA	; 170
    5298:	4a e2       	ldi	r20, 0x2A	; 42
    529a:	50 e4       	ldi	r21, 0x40	; 64
    529c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    52a0:	dc 01       	movw	r26, r24
    52a2:	cb 01       	movw	r24, r22
    52a4:	f8 01       	movw	r30, r16
    52a6:	80 83       	st	Z, r24
    52a8:	91 83       	std	Z+1, r25	; 0x01
    52aa:	a2 83       	std	Z+2, r26	; 0x02
    52ac:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    52ae:	fe 01       	movw	r30, r28
    52b0:	e1 5b       	subi	r30, 0xB1	; 177
    52b2:	ff 4f       	sbci	r31, 0xFF	; 255
    52b4:	60 81       	ld	r22, Z
    52b6:	71 81       	ldd	r23, Z+1	; 0x01
    52b8:	82 81       	ldd	r24, Z+2	; 0x02
    52ba:	93 81       	ldd	r25, Z+3	; 0x03
    52bc:	20 e0       	ldi	r18, 0x00	; 0
    52be:	30 e0       	ldi	r19, 0x00	; 0
    52c0:	40 e8       	ldi	r20, 0x80	; 128
    52c2:	5f e3       	ldi	r21, 0x3F	; 63
    52c4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    52c8:	88 23       	and	r24, r24
    52ca:	34 f4       	brge	.+12     	; 0x52d8 <LCD_DisplayChar+0x75a>
		__ticks = 1;
    52cc:	fe 01       	movw	r30, r28
    52ce:	e2 5b       	subi	r30, 0xB2	; 178
    52d0:	ff 4f       	sbci	r31, 0xFF	; 255
    52d2:	81 e0       	ldi	r24, 0x01	; 1
    52d4:	80 83       	st	Z, r24
    52d6:	e0 c0       	rjmp	.+448    	; 0x5498 <LCD_DisplayChar+0x91a>
	else if (__tmp > 255)
    52d8:	fe 01       	movw	r30, r28
    52da:	e1 5b       	subi	r30, 0xB1	; 177
    52dc:	ff 4f       	sbci	r31, 0xFF	; 255
    52de:	60 81       	ld	r22, Z
    52e0:	71 81       	ldd	r23, Z+1	; 0x01
    52e2:	82 81       	ldd	r24, Z+2	; 0x02
    52e4:	93 81       	ldd	r25, Z+3	; 0x03
    52e6:	20 e0       	ldi	r18, 0x00	; 0
    52e8:	30 e0       	ldi	r19, 0x00	; 0
    52ea:	4f e7       	ldi	r20, 0x7F	; 127
    52ec:	53 e4       	ldi	r21, 0x43	; 67
    52ee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    52f2:	18 16       	cp	r1, r24
    52f4:	0c f0       	brlt	.+2      	; 0x52f8 <LCD_DisplayChar+0x77a>
    52f6:	c0 c0       	rjmp	.+384    	; 0x5478 <LCD_DisplayChar+0x8fa>
	{
		_delay_ms(__us / 1000.0);
    52f8:	fe 01       	movw	r30, r28
    52fa:	ed 5a       	subi	r30, 0xAD	; 173
    52fc:	ff 4f       	sbci	r31, 0xFF	; 255
    52fe:	60 81       	ld	r22, Z
    5300:	71 81       	ldd	r23, Z+1	; 0x01
    5302:	82 81       	ldd	r24, Z+2	; 0x02
    5304:	93 81       	ldd	r25, Z+3	; 0x03
    5306:	20 e0       	ldi	r18, 0x00	; 0
    5308:	30 e0       	ldi	r19, 0x00	; 0
    530a:	4a e7       	ldi	r20, 0x7A	; 122
    530c:	54 e4       	ldi	r21, 0x44	; 68
    530e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    5312:	dc 01       	movw	r26, r24
    5314:	cb 01       	movw	r24, r22
    5316:	fe 01       	movw	r30, r28
    5318:	e6 5b       	subi	r30, 0xB6	; 182
    531a:	ff 4f       	sbci	r31, 0xFF	; 255
    531c:	80 83       	st	Z, r24
    531e:	91 83       	std	Z+1, r25	; 0x01
    5320:	a2 83       	std	Z+2, r26	; 0x02
    5322:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5324:	8e 01       	movw	r16, r28
    5326:	0a 5b       	subi	r16, 0xBA	; 186
    5328:	1f 4f       	sbci	r17, 0xFF	; 255
    532a:	fe 01       	movw	r30, r28
    532c:	e6 5b       	subi	r30, 0xB6	; 182
    532e:	ff 4f       	sbci	r31, 0xFF	; 255
    5330:	60 81       	ld	r22, Z
    5332:	71 81       	ldd	r23, Z+1	; 0x01
    5334:	82 81       	ldd	r24, Z+2	; 0x02
    5336:	93 81       	ldd	r25, Z+3	; 0x03
    5338:	20 e0       	ldi	r18, 0x00	; 0
    533a:	30 e0       	ldi	r19, 0x00	; 0
    533c:	4a ef       	ldi	r20, 0xFA	; 250
    533e:	54 e4       	ldi	r21, 0x44	; 68
    5340:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5344:	dc 01       	movw	r26, r24
    5346:	cb 01       	movw	r24, r22
    5348:	f8 01       	movw	r30, r16
    534a:	80 83       	st	Z, r24
    534c:	91 83       	std	Z+1, r25	; 0x01
    534e:	a2 83       	std	Z+2, r26	; 0x02
    5350:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    5352:	fe 01       	movw	r30, r28
    5354:	ea 5b       	subi	r30, 0xBA	; 186
    5356:	ff 4f       	sbci	r31, 0xFF	; 255
    5358:	60 81       	ld	r22, Z
    535a:	71 81       	ldd	r23, Z+1	; 0x01
    535c:	82 81       	ldd	r24, Z+2	; 0x02
    535e:	93 81       	ldd	r25, Z+3	; 0x03
    5360:	20 e0       	ldi	r18, 0x00	; 0
    5362:	30 e0       	ldi	r19, 0x00	; 0
    5364:	40 e8       	ldi	r20, 0x80	; 128
    5366:	5f e3       	ldi	r21, 0x3F	; 63
    5368:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    536c:	88 23       	and	r24, r24
    536e:	44 f4       	brge	.+16     	; 0x5380 <LCD_DisplayChar+0x802>
		__ticks = 1;
    5370:	fe 01       	movw	r30, r28
    5372:	ec 5b       	subi	r30, 0xBC	; 188
    5374:	ff 4f       	sbci	r31, 0xFF	; 255
    5376:	81 e0       	ldi	r24, 0x01	; 1
    5378:	90 e0       	ldi	r25, 0x00	; 0
    537a:	91 83       	std	Z+1, r25	; 0x01
    537c:	80 83       	st	Z, r24
    537e:	64 c0       	rjmp	.+200    	; 0x5448 <LCD_DisplayChar+0x8ca>
	else if (__tmp > 65535)
    5380:	fe 01       	movw	r30, r28
    5382:	ea 5b       	subi	r30, 0xBA	; 186
    5384:	ff 4f       	sbci	r31, 0xFF	; 255
    5386:	60 81       	ld	r22, Z
    5388:	71 81       	ldd	r23, Z+1	; 0x01
    538a:	82 81       	ldd	r24, Z+2	; 0x02
    538c:	93 81       	ldd	r25, Z+3	; 0x03
    538e:	20 e0       	ldi	r18, 0x00	; 0
    5390:	3f ef       	ldi	r19, 0xFF	; 255
    5392:	4f e7       	ldi	r20, 0x7F	; 127
    5394:	57 e4       	ldi	r21, 0x47	; 71
    5396:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    539a:	18 16       	cp	r1, r24
    539c:	0c f0       	brlt	.+2      	; 0x53a0 <LCD_DisplayChar+0x822>
    539e:	43 c0       	rjmp	.+134    	; 0x5426 <LCD_DisplayChar+0x8a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    53a0:	fe 01       	movw	r30, r28
    53a2:	e6 5b       	subi	r30, 0xB6	; 182
    53a4:	ff 4f       	sbci	r31, 0xFF	; 255
    53a6:	60 81       	ld	r22, Z
    53a8:	71 81       	ldd	r23, Z+1	; 0x01
    53aa:	82 81       	ldd	r24, Z+2	; 0x02
    53ac:	93 81       	ldd	r25, Z+3	; 0x03
    53ae:	20 e0       	ldi	r18, 0x00	; 0
    53b0:	30 e0       	ldi	r19, 0x00	; 0
    53b2:	40 e2       	ldi	r20, 0x20	; 32
    53b4:	51 e4       	ldi	r21, 0x41	; 65
    53b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    53ba:	dc 01       	movw	r26, r24
    53bc:	cb 01       	movw	r24, r22
    53be:	8e 01       	movw	r16, r28
    53c0:	0c 5b       	subi	r16, 0xBC	; 188
    53c2:	1f 4f       	sbci	r17, 0xFF	; 255
    53c4:	bc 01       	movw	r22, r24
    53c6:	cd 01       	movw	r24, r26
    53c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    53cc:	dc 01       	movw	r26, r24
    53ce:	cb 01       	movw	r24, r22
    53d0:	f8 01       	movw	r30, r16
    53d2:	91 83       	std	Z+1, r25	; 0x01
    53d4:	80 83       	st	Z, r24
    53d6:	1f c0       	rjmp	.+62     	; 0x5416 <LCD_DisplayChar+0x898>
    53d8:	fe 01       	movw	r30, r28
    53da:	ee 5b       	subi	r30, 0xBE	; 190
    53dc:	ff 4f       	sbci	r31, 0xFF	; 255
    53de:	88 ec       	ldi	r24, 0xC8	; 200
    53e0:	90 e0       	ldi	r25, 0x00	; 0
    53e2:	91 83       	std	Z+1, r25	; 0x01
    53e4:	80 83       	st	Z, r24
    53e6:	fe 01       	movw	r30, r28
    53e8:	ee 5b       	subi	r30, 0xBE	; 190
    53ea:	ff 4f       	sbci	r31, 0xFF	; 255
    53ec:	80 81       	ld	r24, Z
    53ee:	91 81       	ldd	r25, Z+1	; 0x01
    53f0:	01 97       	sbiw	r24, 0x01	; 1
    53f2:	f1 f7       	brne	.-4      	; 0x53f0 <LCD_DisplayChar+0x872>
    53f4:	fe 01       	movw	r30, r28
    53f6:	ee 5b       	subi	r30, 0xBE	; 190
    53f8:	ff 4f       	sbci	r31, 0xFF	; 255
    53fa:	91 83       	std	Z+1, r25	; 0x01
    53fc:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    53fe:	de 01       	movw	r26, r28
    5400:	ac 5b       	subi	r26, 0xBC	; 188
    5402:	bf 4f       	sbci	r27, 0xFF	; 255
    5404:	fe 01       	movw	r30, r28
    5406:	ec 5b       	subi	r30, 0xBC	; 188
    5408:	ff 4f       	sbci	r31, 0xFF	; 255
    540a:	80 81       	ld	r24, Z
    540c:	91 81       	ldd	r25, Z+1	; 0x01
    540e:	01 97       	sbiw	r24, 0x01	; 1
    5410:	11 96       	adiw	r26, 0x01	; 1
    5412:	9c 93       	st	X, r25
    5414:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5416:	fe 01       	movw	r30, r28
    5418:	ec 5b       	subi	r30, 0xBC	; 188
    541a:	ff 4f       	sbci	r31, 0xFF	; 255
    541c:	80 81       	ld	r24, Z
    541e:	91 81       	ldd	r25, Z+1	; 0x01
    5420:	00 97       	sbiw	r24, 0x00	; 0
    5422:	d1 f6       	brne	.-76     	; 0x53d8 <LCD_DisplayChar+0x85a>
    5424:	42 c0       	rjmp	.+132    	; 0x54aa <LCD_DisplayChar+0x92c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5426:	8e 01       	movw	r16, r28
    5428:	0c 5b       	subi	r16, 0xBC	; 188
    542a:	1f 4f       	sbci	r17, 0xFF	; 255
    542c:	fe 01       	movw	r30, r28
    542e:	ea 5b       	subi	r30, 0xBA	; 186
    5430:	ff 4f       	sbci	r31, 0xFF	; 255
    5432:	60 81       	ld	r22, Z
    5434:	71 81       	ldd	r23, Z+1	; 0x01
    5436:	82 81       	ldd	r24, Z+2	; 0x02
    5438:	93 81       	ldd	r25, Z+3	; 0x03
    543a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    543e:	dc 01       	movw	r26, r24
    5440:	cb 01       	movw	r24, r22
    5442:	f8 01       	movw	r30, r16
    5444:	91 83       	std	Z+1, r25	; 0x01
    5446:	80 83       	st	Z, r24
    5448:	de 01       	movw	r26, r28
    544a:	a0 5c       	subi	r26, 0xC0	; 192
    544c:	bf 4f       	sbci	r27, 0xFF	; 255
    544e:	fe 01       	movw	r30, r28
    5450:	ec 5b       	subi	r30, 0xBC	; 188
    5452:	ff 4f       	sbci	r31, 0xFF	; 255
    5454:	80 81       	ld	r24, Z
    5456:	91 81       	ldd	r25, Z+1	; 0x01
    5458:	11 96       	adiw	r26, 0x01	; 1
    545a:	9c 93       	st	X, r25
    545c:	8e 93       	st	-X, r24
    545e:	fe 01       	movw	r30, r28
    5460:	e0 5c       	subi	r30, 0xC0	; 192
    5462:	ff 4f       	sbci	r31, 0xFF	; 255
    5464:	80 81       	ld	r24, Z
    5466:	91 81       	ldd	r25, Z+1	; 0x01
    5468:	01 97       	sbiw	r24, 0x01	; 1
    546a:	f1 f7       	brne	.-4      	; 0x5468 <LCD_DisplayChar+0x8ea>
    546c:	fe 01       	movw	r30, r28
    546e:	e0 5c       	subi	r30, 0xC0	; 192
    5470:	ff 4f       	sbci	r31, 0xFF	; 255
    5472:	91 83       	std	Z+1, r25	; 0x01
    5474:	80 83       	st	Z, r24
    5476:	19 c0       	rjmp	.+50     	; 0x54aa <LCD_DisplayChar+0x92c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    5478:	8e 01       	movw	r16, r28
    547a:	02 5b       	subi	r16, 0xB2	; 178
    547c:	1f 4f       	sbci	r17, 0xFF	; 255
    547e:	fe 01       	movw	r30, r28
    5480:	e1 5b       	subi	r30, 0xB1	; 177
    5482:	ff 4f       	sbci	r31, 0xFF	; 255
    5484:	60 81       	ld	r22, Z
    5486:	71 81       	ldd	r23, Z+1	; 0x01
    5488:	82 81       	ldd	r24, Z+2	; 0x02
    548a:	93 81       	ldd	r25, Z+3	; 0x03
    548c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5490:	dc 01       	movw	r26, r24
    5492:	cb 01       	movw	r24, r22
    5494:	f8 01       	movw	r30, r16
    5496:	80 83       	st	Z, r24
    5498:	fe 01       	movw	r30, r28
    549a:	e2 5b       	subi	r30, 0xB2	; 178
    549c:	ff 4f       	sbci	r31, 0xFF	; 255
    549e:	80 81       	ld	r24, Z
    54a0:	8f af       	std	Y+63, r24	; 0x3f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    54a2:	8f ad       	ldd	r24, Y+63	; 0x3f
    54a4:	8a 95       	dec	r24
    54a6:	f1 f7       	brne	.-4      	; 0x54a4 <LCD_DisplayChar+0x926>
    54a8:	8f af       	std	Y+63, r24	; 0x3f
	_delay_us(1);

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_HIGH);
    54aa:	81 e0       	ldi	r24, 0x01	; 1
    54ac:	63 e0       	ldi	r22, 0x03	; 3
    54ae:	41 e0       	ldi	r20, 0x01	; 1
    54b0:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    54b4:	80 e0       	ldi	r24, 0x00	; 0
    54b6:	90 e0       	ldi	r25, 0x00	; 0
    54b8:	a0 e8       	ldi	r26, 0x80	; 128
    54ba:	bf e3       	ldi	r27, 0x3F	; 63
    54bc:	8b af       	std	Y+59, r24	; 0x3b
    54be:	9c af       	std	Y+60, r25	; 0x3c
    54c0:	ad af       	std	Y+61, r26	; 0x3d
    54c2:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    54c4:	6b ad       	ldd	r22, Y+59	; 0x3b
    54c6:	7c ad       	ldd	r23, Y+60	; 0x3c
    54c8:	8d ad       	ldd	r24, Y+61	; 0x3d
    54ca:	9e ad       	ldd	r25, Y+62	; 0x3e
    54cc:	2b ea       	ldi	r18, 0xAB	; 171
    54ce:	3a ea       	ldi	r19, 0xAA	; 170
    54d0:	4a e2       	ldi	r20, 0x2A	; 42
    54d2:	50 e4       	ldi	r21, 0x40	; 64
    54d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    54d8:	dc 01       	movw	r26, r24
    54da:	cb 01       	movw	r24, r22
    54dc:	8f ab       	std	Y+55, r24	; 0x37
    54de:	98 af       	std	Y+56, r25	; 0x38
    54e0:	a9 af       	std	Y+57, r26	; 0x39
    54e2:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    54e4:	6f a9       	ldd	r22, Y+55	; 0x37
    54e6:	78 ad       	ldd	r23, Y+56	; 0x38
    54e8:	89 ad       	ldd	r24, Y+57	; 0x39
    54ea:	9a ad       	ldd	r25, Y+58	; 0x3a
    54ec:	20 e0       	ldi	r18, 0x00	; 0
    54ee:	30 e0       	ldi	r19, 0x00	; 0
    54f0:	40 e8       	ldi	r20, 0x80	; 128
    54f2:	5f e3       	ldi	r21, 0x3F	; 63
    54f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    54f8:	88 23       	and	r24, r24
    54fa:	1c f4       	brge	.+6      	; 0x5502 <LCD_DisplayChar+0x984>
		__ticks = 1;
    54fc:	81 e0       	ldi	r24, 0x01	; 1
    54fe:	8e ab       	std	Y+54, r24	; 0x36
    5500:	91 c0       	rjmp	.+290    	; 0x5624 <LCD_DisplayChar+0xaa6>
	else if (__tmp > 255)
    5502:	6f a9       	ldd	r22, Y+55	; 0x37
    5504:	78 ad       	ldd	r23, Y+56	; 0x38
    5506:	89 ad       	ldd	r24, Y+57	; 0x39
    5508:	9a ad       	ldd	r25, Y+58	; 0x3a
    550a:	20 e0       	ldi	r18, 0x00	; 0
    550c:	30 e0       	ldi	r19, 0x00	; 0
    550e:	4f e7       	ldi	r20, 0x7F	; 127
    5510:	53 e4       	ldi	r21, 0x43	; 67
    5512:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5516:	18 16       	cp	r1, r24
    5518:	0c f0       	brlt	.+2      	; 0x551c <LCD_DisplayChar+0x99e>
    551a:	7b c0       	rjmp	.+246    	; 0x5612 <LCD_DisplayChar+0xa94>
	{
		_delay_ms(__us / 1000.0);
    551c:	6b ad       	ldd	r22, Y+59	; 0x3b
    551e:	7c ad       	ldd	r23, Y+60	; 0x3c
    5520:	8d ad       	ldd	r24, Y+61	; 0x3d
    5522:	9e ad       	ldd	r25, Y+62	; 0x3e
    5524:	20 e0       	ldi	r18, 0x00	; 0
    5526:	30 e0       	ldi	r19, 0x00	; 0
    5528:	4a e7       	ldi	r20, 0x7A	; 122
    552a:	54 e4       	ldi	r21, 0x44	; 68
    552c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    5530:	dc 01       	movw	r26, r24
    5532:	cb 01       	movw	r24, r22
    5534:	8a ab       	std	Y+50, r24	; 0x32
    5536:	9b ab       	std	Y+51, r25	; 0x33
    5538:	ac ab       	std	Y+52, r26	; 0x34
    553a:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    553c:	6a a9       	ldd	r22, Y+50	; 0x32
    553e:	7b a9       	ldd	r23, Y+51	; 0x33
    5540:	8c a9       	ldd	r24, Y+52	; 0x34
    5542:	9d a9       	ldd	r25, Y+53	; 0x35
    5544:	20 e0       	ldi	r18, 0x00	; 0
    5546:	30 e0       	ldi	r19, 0x00	; 0
    5548:	4a ef       	ldi	r20, 0xFA	; 250
    554a:	54 e4       	ldi	r21, 0x44	; 68
    554c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5550:	dc 01       	movw	r26, r24
    5552:	cb 01       	movw	r24, r22
    5554:	8e a7       	std	Y+46, r24	; 0x2e
    5556:	9f a7       	std	Y+47, r25	; 0x2f
    5558:	a8 ab       	std	Y+48, r26	; 0x30
    555a:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    555c:	6e a5       	ldd	r22, Y+46	; 0x2e
    555e:	7f a5       	ldd	r23, Y+47	; 0x2f
    5560:	88 a9       	ldd	r24, Y+48	; 0x30
    5562:	99 a9       	ldd	r25, Y+49	; 0x31
    5564:	20 e0       	ldi	r18, 0x00	; 0
    5566:	30 e0       	ldi	r19, 0x00	; 0
    5568:	40 e8       	ldi	r20, 0x80	; 128
    556a:	5f e3       	ldi	r21, 0x3F	; 63
    556c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5570:	88 23       	and	r24, r24
    5572:	2c f4       	brge	.+10     	; 0x557e <LCD_DisplayChar+0xa00>
		__ticks = 1;
    5574:	81 e0       	ldi	r24, 0x01	; 1
    5576:	90 e0       	ldi	r25, 0x00	; 0
    5578:	9d a7       	std	Y+45, r25	; 0x2d
    557a:	8c a7       	std	Y+44, r24	; 0x2c
    557c:	3f c0       	rjmp	.+126    	; 0x55fc <LCD_DisplayChar+0xa7e>
	else if (__tmp > 65535)
    557e:	6e a5       	ldd	r22, Y+46	; 0x2e
    5580:	7f a5       	ldd	r23, Y+47	; 0x2f
    5582:	88 a9       	ldd	r24, Y+48	; 0x30
    5584:	99 a9       	ldd	r25, Y+49	; 0x31
    5586:	20 e0       	ldi	r18, 0x00	; 0
    5588:	3f ef       	ldi	r19, 0xFF	; 255
    558a:	4f e7       	ldi	r20, 0x7F	; 127
    558c:	57 e4       	ldi	r21, 0x47	; 71
    558e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5592:	18 16       	cp	r1, r24
    5594:	4c f5       	brge	.+82     	; 0x55e8 <LCD_DisplayChar+0xa6a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5596:	6a a9       	ldd	r22, Y+50	; 0x32
    5598:	7b a9       	ldd	r23, Y+51	; 0x33
    559a:	8c a9       	ldd	r24, Y+52	; 0x34
    559c:	9d a9       	ldd	r25, Y+53	; 0x35
    559e:	20 e0       	ldi	r18, 0x00	; 0
    55a0:	30 e0       	ldi	r19, 0x00	; 0
    55a2:	40 e2       	ldi	r20, 0x20	; 32
    55a4:	51 e4       	ldi	r21, 0x41	; 65
    55a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    55aa:	dc 01       	movw	r26, r24
    55ac:	cb 01       	movw	r24, r22
    55ae:	bc 01       	movw	r22, r24
    55b0:	cd 01       	movw	r24, r26
    55b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    55b6:	dc 01       	movw	r26, r24
    55b8:	cb 01       	movw	r24, r22
    55ba:	9d a7       	std	Y+45, r25	; 0x2d
    55bc:	8c a7       	std	Y+44, r24	; 0x2c
    55be:	0f c0       	rjmp	.+30     	; 0x55de <LCD_DisplayChar+0xa60>
    55c0:	88 ec       	ldi	r24, 0xC8	; 200
    55c2:	90 e0       	ldi	r25, 0x00	; 0
    55c4:	9b a7       	std	Y+43, r25	; 0x2b
    55c6:	8a a7       	std	Y+42, r24	; 0x2a
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    55c8:	8a a5       	ldd	r24, Y+42	; 0x2a
    55ca:	9b a5       	ldd	r25, Y+43	; 0x2b
    55cc:	01 97       	sbiw	r24, 0x01	; 1
    55ce:	f1 f7       	brne	.-4      	; 0x55cc <LCD_DisplayChar+0xa4e>
    55d0:	9b a7       	std	Y+43, r25	; 0x2b
    55d2:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    55d4:	8c a5       	ldd	r24, Y+44	; 0x2c
    55d6:	9d a5       	ldd	r25, Y+45	; 0x2d
    55d8:	01 97       	sbiw	r24, 0x01	; 1
    55da:	9d a7       	std	Y+45, r25	; 0x2d
    55dc:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    55de:	8c a5       	ldd	r24, Y+44	; 0x2c
    55e0:	9d a5       	ldd	r25, Y+45	; 0x2d
    55e2:	00 97       	sbiw	r24, 0x00	; 0
    55e4:	69 f7       	brne	.-38     	; 0x55c0 <LCD_DisplayChar+0xa42>
    55e6:	24 c0       	rjmp	.+72     	; 0x5630 <LCD_DisplayChar+0xab2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    55e8:	6e a5       	ldd	r22, Y+46	; 0x2e
    55ea:	7f a5       	ldd	r23, Y+47	; 0x2f
    55ec:	88 a9       	ldd	r24, Y+48	; 0x30
    55ee:	99 a9       	ldd	r25, Y+49	; 0x31
    55f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    55f4:	dc 01       	movw	r26, r24
    55f6:	cb 01       	movw	r24, r22
    55f8:	9d a7       	std	Y+45, r25	; 0x2d
    55fa:	8c a7       	std	Y+44, r24	; 0x2c
    55fc:	8c a5       	ldd	r24, Y+44	; 0x2c
    55fe:	9d a5       	ldd	r25, Y+45	; 0x2d
    5600:	99 a7       	std	Y+41, r25	; 0x29
    5602:	88 a7       	std	Y+40, r24	; 0x28
    5604:	88 a5       	ldd	r24, Y+40	; 0x28
    5606:	99 a5       	ldd	r25, Y+41	; 0x29
    5608:	01 97       	sbiw	r24, 0x01	; 1
    560a:	f1 f7       	brne	.-4      	; 0x5608 <LCD_DisplayChar+0xa8a>
    560c:	99 a7       	std	Y+41, r25	; 0x29
    560e:	88 a7       	std	Y+40, r24	; 0x28
    5610:	0f c0       	rjmp	.+30     	; 0x5630 <LCD_DisplayChar+0xab2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    5612:	6f a9       	ldd	r22, Y+55	; 0x37
    5614:	78 ad       	ldd	r23, Y+56	; 0x38
    5616:	89 ad       	ldd	r24, Y+57	; 0x39
    5618:	9a ad       	ldd	r25, Y+58	; 0x3a
    561a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    561e:	dc 01       	movw	r26, r24
    5620:	cb 01       	movw	r24, r22
    5622:	8e ab       	std	Y+54, r24	; 0x36
    5624:	8e a9       	ldd	r24, Y+54	; 0x36
    5626:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5628:	8f a1       	ldd	r24, Y+39	; 0x27
    562a:	8a 95       	dec	r24
    562c:	f1 f7       	brne	.-4      	; 0x562a <LCD_DisplayChar+0xaac>
    562e:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(1);

	/* Send low nibble */
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB4_PIN_ID, GET_BIT(Copy_u8Char,0));
    5630:	fe 01       	movw	r30, r28
    5632:	eb 56       	subi	r30, 0x6B	; 107
    5634:	ff 4f       	sbci	r31, 0xFF	; 255
    5636:	80 81       	ld	r24, Z
    5638:	98 2f       	mov	r25, r24
    563a:	91 70       	andi	r25, 0x01	; 1
    563c:	83 e0       	ldi	r24, 0x03	; 3
    563e:	64 e0       	ldi	r22, 0x04	; 4
    5640:	49 2f       	mov	r20, r25
    5642:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB5_PIN_ID, GET_BIT(Copy_u8Char,1));
    5646:	fe 01       	movw	r30, r28
    5648:	eb 56       	subi	r30, 0x6B	; 107
    564a:	ff 4f       	sbci	r31, 0xFF	; 255
    564c:	80 81       	ld	r24, Z
    564e:	88 2f       	mov	r24, r24
    5650:	90 e0       	ldi	r25, 0x00	; 0
    5652:	82 70       	andi	r24, 0x02	; 2
    5654:	90 70       	andi	r25, 0x00	; 0
    5656:	95 95       	asr	r25
    5658:	87 95       	ror	r24
    565a:	98 2f       	mov	r25, r24
    565c:	83 e0       	ldi	r24, 0x03	; 3
    565e:	65 e0       	ldi	r22, 0x05	; 5
    5660:	49 2f       	mov	r20, r25
    5662:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB6_PIN_ID, GET_BIT(Copy_u8Char,2));
    5666:	fe 01       	movw	r30, r28
    5668:	eb 56       	subi	r30, 0x6B	; 107
    566a:	ff 4f       	sbci	r31, 0xFF	; 255
    566c:	80 81       	ld	r24, Z
    566e:	88 2f       	mov	r24, r24
    5670:	90 e0       	ldi	r25, 0x00	; 0
    5672:	84 70       	andi	r24, 0x04	; 4
    5674:	90 70       	andi	r25, 0x00	; 0
    5676:	95 95       	asr	r25
    5678:	87 95       	ror	r24
    567a:	95 95       	asr	r25
    567c:	87 95       	ror	r24
    567e:	98 2f       	mov	r25, r24
    5680:	83 e0       	ldi	r24, 0x03	; 3
    5682:	66 e0       	ldi	r22, 0x06	; 6
    5684:	49 2f       	mov	r20, r25
    5686:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_DB7_PIN_ID, GET_BIT(Copy_u8Char,3));
    568a:	fe 01       	movw	r30, r28
    568c:	eb 56       	subi	r30, 0x6B	; 107
    568e:	ff 4f       	sbci	r31, 0xFF	; 255
    5690:	80 81       	ld	r24, Z
    5692:	88 2f       	mov	r24, r24
    5694:	90 e0       	ldi	r25, 0x00	; 0
    5696:	88 70       	andi	r24, 0x08	; 8
    5698:	90 70       	andi	r25, 0x00	; 0
    569a:	95 95       	asr	r25
    569c:	87 95       	ror	r24
    569e:	95 95       	asr	r25
    56a0:	87 95       	ror	r24
    56a2:	95 95       	asr	r25
    56a4:	87 95       	ror	r24
    56a6:	98 2f       	mov	r25, r24
    56a8:	83 e0       	ldi	r24, 0x03	; 3
    56aa:	67 e0       	ldi	r22, 0x07	; 7
    56ac:	49 2f       	mov	r20, r25
    56ae:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    56b2:	80 e0       	ldi	r24, 0x00	; 0
    56b4:	90 e0       	ldi	r25, 0x00	; 0
    56b6:	a0 e8       	ldi	r26, 0x80	; 128
    56b8:	bf e3       	ldi	r27, 0x3F	; 63
    56ba:	8b a3       	std	Y+35, r24	; 0x23
    56bc:	9c a3       	std	Y+36, r25	; 0x24
    56be:	ad a3       	std	Y+37, r26	; 0x25
    56c0:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    56c2:	6b a1       	ldd	r22, Y+35	; 0x23
    56c4:	7c a1       	ldd	r23, Y+36	; 0x24
    56c6:	8d a1       	ldd	r24, Y+37	; 0x25
    56c8:	9e a1       	ldd	r25, Y+38	; 0x26
    56ca:	20 e0       	ldi	r18, 0x00	; 0
    56cc:	30 e0       	ldi	r19, 0x00	; 0
    56ce:	4a ef       	ldi	r20, 0xFA	; 250
    56d0:	54 e4       	ldi	r21, 0x44	; 68
    56d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    56d6:	dc 01       	movw	r26, r24
    56d8:	cb 01       	movw	r24, r22
    56da:	8f 8f       	std	Y+31, r24	; 0x1f
    56dc:	98 a3       	std	Y+32, r25	; 0x20
    56de:	a9 a3       	std	Y+33, r26	; 0x21
    56e0:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    56e2:	6f 8d       	ldd	r22, Y+31	; 0x1f
    56e4:	78 a1       	ldd	r23, Y+32	; 0x20
    56e6:	89 a1       	ldd	r24, Y+33	; 0x21
    56e8:	9a a1       	ldd	r25, Y+34	; 0x22
    56ea:	20 e0       	ldi	r18, 0x00	; 0
    56ec:	30 e0       	ldi	r19, 0x00	; 0
    56ee:	40 e8       	ldi	r20, 0x80	; 128
    56f0:	5f e3       	ldi	r21, 0x3F	; 63
    56f2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    56f6:	88 23       	and	r24, r24
    56f8:	2c f4       	brge	.+10     	; 0x5704 <LCD_DisplayChar+0xb86>
		__ticks = 1;
    56fa:	81 e0       	ldi	r24, 0x01	; 1
    56fc:	90 e0       	ldi	r25, 0x00	; 0
    56fe:	9e 8f       	std	Y+30, r25	; 0x1e
    5700:	8d 8f       	std	Y+29, r24	; 0x1d
    5702:	3f c0       	rjmp	.+126    	; 0x5782 <LCD_DisplayChar+0xc04>
	else if (__tmp > 65535)
    5704:	6f 8d       	ldd	r22, Y+31	; 0x1f
    5706:	78 a1       	ldd	r23, Y+32	; 0x20
    5708:	89 a1       	ldd	r24, Y+33	; 0x21
    570a:	9a a1       	ldd	r25, Y+34	; 0x22
    570c:	20 e0       	ldi	r18, 0x00	; 0
    570e:	3f ef       	ldi	r19, 0xFF	; 255
    5710:	4f e7       	ldi	r20, 0x7F	; 127
    5712:	57 e4       	ldi	r21, 0x47	; 71
    5714:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5718:	18 16       	cp	r1, r24
    571a:	4c f5       	brge	.+82     	; 0x576e <LCD_DisplayChar+0xbf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    571c:	6b a1       	ldd	r22, Y+35	; 0x23
    571e:	7c a1       	ldd	r23, Y+36	; 0x24
    5720:	8d a1       	ldd	r24, Y+37	; 0x25
    5722:	9e a1       	ldd	r25, Y+38	; 0x26
    5724:	20 e0       	ldi	r18, 0x00	; 0
    5726:	30 e0       	ldi	r19, 0x00	; 0
    5728:	40 e2       	ldi	r20, 0x20	; 32
    572a:	51 e4       	ldi	r21, 0x41	; 65
    572c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5730:	dc 01       	movw	r26, r24
    5732:	cb 01       	movw	r24, r22
    5734:	bc 01       	movw	r22, r24
    5736:	cd 01       	movw	r24, r26
    5738:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    573c:	dc 01       	movw	r26, r24
    573e:	cb 01       	movw	r24, r22
    5740:	9e 8f       	std	Y+30, r25	; 0x1e
    5742:	8d 8f       	std	Y+29, r24	; 0x1d
    5744:	0f c0       	rjmp	.+30     	; 0x5764 <LCD_DisplayChar+0xbe6>
    5746:	88 ec       	ldi	r24, 0xC8	; 200
    5748:	90 e0       	ldi	r25, 0x00	; 0
    574a:	9c 8f       	std	Y+28, r25	; 0x1c
    574c:	8b 8f       	std	Y+27, r24	; 0x1b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    574e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5750:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5752:	01 97       	sbiw	r24, 0x01	; 1
    5754:	f1 f7       	brne	.-4      	; 0x5752 <LCD_DisplayChar+0xbd4>
    5756:	9c 8f       	std	Y+28, r25	; 0x1c
    5758:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    575a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    575c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    575e:	01 97       	sbiw	r24, 0x01	; 1
    5760:	9e 8f       	std	Y+30, r25	; 0x1e
    5762:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5764:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5766:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5768:	00 97       	sbiw	r24, 0x00	; 0
    576a:	69 f7       	brne	.-38     	; 0x5746 <LCD_DisplayChar+0xbc8>
    576c:	14 c0       	rjmp	.+40     	; 0x5796 <LCD_DisplayChar+0xc18>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    576e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    5770:	78 a1       	ldd	r23, Y+32	; 0x20
    5772:	89 a1       	ldd	r24, Y+33	; 0x21
    5774:	9a a1       	ldd	r25, Y+34	; 0x22
    5776:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    577a:	dc 01       	movw	r26, r24
    577c:	cb 01       	movw	r24, r22
    577e:	9e 8f       	std	Y+30, r25	; 0x1e
    5780:	8d 8f       	std	Y+29, r24	; 0x1d
    5782:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5784:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5786:	9a 8f       	std	Y+26, r25	; 0x1a
    5788:	89 8f       	std	Y+25, r24	; 0x19
    578a:	89 8d       	ldd	r24, Y+25	; 0x19
    578c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    578e:	01 97       	sbiw	r24, 0x01	; 1
    5790:	f1 f7       	brne	.-4      	; 0x578e <LCD_DisplayChar+0xc10>
    5792:	9a 8f       	std	Y+26, r25	; 0x1a
    5794:	89 8f       	std	Y+25, r24	; 0x19
	_delay_ms(1);
#endif

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, PIN_LOW);
    5796:	81 e0       	ldi	r24, 0x01	; 1
    5798:	63 e0       	ldi	r22, 0x03	; 3
    579a:	40 e0       	ldi	r20, 0x00	; 0
    579c:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    57a0:	80 e0       	ldi	r24, 0x00	; 0
    57a2:	90 e0       	ldi	r25, 0x00	; 0
    57a4:	a0 e8       	ldi	r26, 0x80	; 128
    57a6:	bf e3       	ldi	r27, 0x3F	; 63
    57a8:	8d 8b       	std	Y+21, r24	; 0x15
    57aa:	9e 8b       	std	Y+22, r25	; 0x16
    57ac:	af 8b       	std	Y+23, r26	; 0x17
    57ae:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    57b0:	6d 89       	ldd	r22, Y+21	; 0x15
    57b2:	7e 89       	ldd	r23, Y+22	; 0x16
    57b4:	8f 89       	ldd	r24, Y+23	; 0x17
    57b6:	98 8d       	ldd	r25, Y+24	; 0x18
    57b8:	2b ea       	ldi	r18, 0xAB	; 171
    57ba:	3a ea       	ldi	r19, 0xAA	; 170
    57bc:	4a e2       	ldi	r20, 0x2A	; 42
    57be:	50 e4       	ldi	r21, 0x40	; 64
    57c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    57c4:	dc 01       	movw	r26, r24
    57c6:	cb 01       	movw	r24, r22
    57c8:	89 8b       	std	Y+17, r24	; 0x11
    57ca:	9a 8b       	std	Y+18, r25	; 0x12
    57cc:	ab 8b       	std	Y+19, r26	; 0x13
    57ce:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    57d0:	69 89       	ldd	r22, Y+17	; 0x11
    57d2:	7a 89       	ldd	r23, Y+18	; 0x12
    57d4:	8b 89       	ldd	r24, Y+19	; 0x13
    57d6:	9c 89       	ldd	r25, Y+20	; 0x14
    57d8:	20 e0       	ldi	r18, 0x00	; 0
    57da:	30 e0       	ldi	r19, 0x00	; 0
    57dc:	40 e8       	ldi	r20, 0x80	; 128
    57de:	5f e3       	ldi	r21, 0x3F	; 63
    57e0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    57e4:	88 23       	and	r24, r24
    57e6:	1c f4       	brge	.+6      	; 0x57ee <LCD_DisplayChar+0xc70>
		__ticks = 1;
    57e8:	81 e0       	ldi	r24, 0x01	; 1
    57ea:	88 8b       	std	Y+16, r24	; 0x10
    57ec:	91 c0       	rjmp	.+290    	; 0x5910 <LCD_DisplayChar+0xd92>
	else if (__tmp > 255)
    57ee:	69 89       	ldd	r22, Y+17	; 0x11
    57f0:	7a 89       	ldd	r23, Y+18	; 0x12
    57f2:	8b 89       	ldd	r24, Y+19	; 0x13
    57f4:	9c 89       	ldd	r25, Y+20	; 0x14
    57f6:	20 e0       	ldi	r18, 0x00	; 0
    57f8:	30 e0       	ldi	r19, 0x00	; 0
    57fa:	4f e7       	ldi	r20, 0x7F	; 127
    57fc:	53 e4       	ldi	r21, 0x43	; 67
    57fe:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5802:	18 16       	cp	r1, r24
    5804:	0c f0       	brlt	.+2      	; 0x5808 <LCD_DisplayChar+0xc8a>
    5806:	7b c0       	rjmp	.+246    	; 0x58fe <LCD_DisplayChar+0xd80>
	{
		_delay_ms(__us / 1000.0);
    5808:	6d 89       	ldd	r22, Y+21	; 0x15
    580a:	7e 89       	ldd	r23, Y+22	; 0x16
    580c:	8f 89       	ldd	r24, Y+23	; 0x17
    580e:	98 8d       	ldd	r25, Y+24	; 0x18
    5810:	20 e0       	ldi	r18, 0x00	; 0
    5812:	30 e0       	ldi	r19, 0x00	; 0
    5814:	4a e7       	ldi	r20, 0x7A	; 122
    5816:	54 e4       	ldi	r21, 0x44	; 68
    5818:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    581c:	dc 01       	movw	r26, r24
    581e:	cb 01       	movw	r24, r22
    5820:	8c 87       	std	Y+12, r24	; 0x0c
    5822:	9d 87       	std	Y+13, r25	; 0x0d
    5824:	ae 87       	std	Y+14, r26	; 0x0e
    5826:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5828:	6c 85       	ldd	r22, Y+12	; 0x0c
    582a:	7d 85       	ldd	r23, Y+13	; 0x0d
    582c:	8e 85       	ldd	r24, Y+14	; 0x0e
    582e:	9f 85       	ldd	r25, Y+15	; 0x0f
    5830:	20 e0       	ldi	r18, 0x00	; 0
    5832:	30 e0       	ldi	r19, 0x00	; 0
    5834:	4a ef       	ldi	r20, 0xFA	; 250
    5836:	54 e4       	ldi	r21, 0x44	; 68
    5838:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    583c:	dc 01       	movw	r26, r24
    583e:	cb 01       	movw	r24, r22
    5840:	88 87       	std	Y+8, r24	; 0x08
    5842:	99 87       	std	Y+9, r25	; 0x09
    5844:	aa 87       	std	Y+10, r26	; 0x0a
    5846:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    5848:	68 85       	ldd	r22, Y+8	; 0x08
    584a:	79 85       	ldd	r23, Y+9	; 0x09
    584c:	8a 85       	ldd	r24, Y+10	; 0x0a
    584e:	9b 85       	ldd	r25, Y+11	; 0x0b
    5850:	20 e0       	ldi	r18, 0x00	; 0
    5852:	30 e0       	ldi	r19, 0x00	; 0
    5854:	40 e8       	ldi	r20, 0x80	; 128
    5856:	5f e3       	ldi	r21, 0x3F	; 63
    5858:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    585c:	88 23       	and	r24, r24
    585e:	2c f4       	brge	.+10     	; 0x586a <LCD_DisplayChar+0xcec>
		__ticks = 1;
    5860:	81 e0       	ldi	r24, 0x01	; 1
    5862:	90 e0       	ldi	r25, 0x00	; 0
    5864:	9f 83       	std	Y+7, r25	; 0x07
    5866:	8e 83       	std	Y+6, r24	; 0x06
    5868:	3f c0       	rjmp	.+126    	; 0x58e8 <LCD_DisplayChar+0xd6a>
	else if (__tmp > 65535)
    586a:	68 85       	ldd	r22, Y+8	; 0x08
    586c:	79 85       	ldd	r23, Y+9	; 0x09
    586e:	8a 85       	ldd	r24, Y+10	; 0x0a
    5870:	9b 85       	ldd	r25, Y+11	; 0x0b
    5872:	20 e0       	ldi	r18, 0x00	; 0
    5874:	3f ef       	ldi	r19, 0xFF	; 255
    5876:	4f e7       	ldi	r20, 0x7F	; 127
    5878:	57 e4       	ldi	r21, 0x47	; 71
    587a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    587e:	18 16       	cp	r1, r24
    5880:	4c f5       	brge	.+82     	; 0x58d4 <LCD_DisplayChar+0xd56>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5882:	6c 85       	ldd	r22, Y+12	; 0x0c
    5884:	7d 85       	ldd	r23, Y+13	; 0x0d
    5886:	8e 85       	ldd	r24, Y+14	; 0x0e
    5888:	9f 85       	ldd	r25, Y+15	; 0x0f
    588a:	20 e0       	ldi	r18, 0x00	; 0
    588c:	30 e0       	ldi	r19, 0x00	; 0
    588e:	40 e2       	ldi	r20, 0x20	; 32
    5890:	51 e4       	ldi	r21, 0x41	; 65
    5892:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5896:	dc 01       	movw	r26, r24
    5898:	cb 01       	movw	r24, r22
    589a:	bc 01       	movw	r22, r24
    589c:	cd 01       	movw	r24, r26
    589e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    58a2:	dc 01       	movw	r26, r24
    58a4:	cb 01       	movw	r24, r22
    58a6:	9f 83       	std	Y+7, r25	; 0x07
    58a8:	8e 83       	std	Y+6, r24	; 0x06
    58aa:	0f c0       	rjmp	.+30     	; 0x58ca <LCD_DisplayChar+0xd4c>
    58ac:	88 ec       	ldi	r24, 0xC8	; 200
    58ae:	90 e0       	ldi	r25, 0x00	; 0
    58b0:	9d 83       	std	Y+5, r25	; 0x05
    58b2:	8c 83       	std	Y+4, r24	; 0x04
    58b4:	8c 81       	ldd	r24, Y+4	; 0x04
    58b6:	9d 81       	ldd	r25, Y+5	; 0x05
    58b8:	01 97       	sbiw	r24, 0x01	; 1
    58ba:	f1 f7       	brne	.-4      	; 0x58b8 <LCD_DisplayChar+0xd3a>
    58bc:	9d 83       	std	Y+5, r25	; 0x05
    58be:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    58c0:	8e 81       	ldd	r24, Y+6	; 0x06
    58c2:	9f 81       	ldd	r25, Y+7	; 0x07
    58c4:	01 97       	sbiw	r24, 0x01	; 1
    58c6:	9f 83       	std	Y+7, r25	; 0x07
    58c8:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    58ca:	8e 81       	ldd	r24, Y+6	; 0x06
    58cc:	9f 81       	ldd	r25, Y+7	; 0x07
    58ce:	00 97       	sbiw	r24, 0x00	; 0
    58d0:	69 f7       	brne	.-38     	; 0x58ac <LCD_DisplayChar+0xd2e>
    58d2:	24 c0       	rjmp	.+72     	; 0x591c <LCD_DisplayChar+0xd9e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    58d4:	68 85       	ldd	r22, Y+8	; 0x08
    58d6:	79 85       	ldd	r23, Y+9	; 0x09
    58d8:	8a 85       	ldd	r24, Y+10	; 0x0a
    58da:	9b 85       	ldd	r25, Y+11	; 0x0b
    58dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    58e0:	dc 01       	movw	r26, r24
    58e2:	cb 01       	movw	r24, r22
    58e4:	9f 83       	std	Y+7, r25	; 0x07
    58e6:	8e 83       	std	Y+6, r24	; 0x06
    58e8:	8e 81       	ldd	r24, Y+6	; 0x06
    58ea:	9f 81       	ldd	r25, Y+7	; 0x07
    58ec:	9b 83       	std	Y+3, r25	; 0x03
    58ee:	8a 83       	std	Y+2, r24	; 0x02
    58f0:	8a 81       	ldd	r24, Y+2	; 0x02
    58f2:	9b 81       	ldd	r25, Y+3	; 0x03
    58f4:	01 97       	sbiw	r24, 0x01	; 1
    58f6:	f1 f7       	brne	.-4      	; 0x58f4 <LCD_DisplayChar+0xd76>
    58f8:	9b 83       	std	Y+3, r25	; 0x03
    58fa:	8a 83       	std	Y+2, r24	; 0x02
    58fc:	0f c0       	rjmp	.+30     	; 0x591c <LCD_DisplayChar+0xd9e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    58fe:	69 89       	ldd	r22, Y+17	; 0x11
    5900:	7a 89       	ldd	r23, Y+18	; 0x12
    5902:	8b 89       	ldd	r24, Y+19	; 0x13
    5904:	9c 89       	ldd	r25, Y+20	; 0x14
    5906:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    590a:	dc 01       	movw	r26, r24
    590c:	cb 01       	movw	r24, r22
    590e:	88 8b       	std	Y+16, r24	; 0x10
    5910:	88 89       	ldd	r24, Y+16	; 0x10
    5912:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5914:	89 81       	ldd	r24, Y+1	; 0x01
    5916:	8a 95       	dec	r24
    5918:	f1 f7       	brne	.-4      	; 0x5916 <LCD_DisplayChar+0xd98>
    591a:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
}
    591c:	cb 56       	subi	r28, 0x6B	; 107
    591e:	df 4f       	sbci	r29, 0xFF	; 255
    5920:	0f b6       	in	r0, 0x3f	; 63
    5922:	f8 94       	cli
    5924:	de bf       	out	0x3e, r29	; 62
    5926:	0f be       	out	0x3f, r0	; 63
    5928:	cd bf       	out	0x3d, r28	; 61
    592a:	cf 91       	pop	r28
    592c:	df 91       	pop	r29
    592e:	1f 91       	pop	r17
    5930:	0f 91       	pop	r16
    5932:	08 95       	ret

00005934 <LCD_DisplayString>:

/*
 * Display string
 */
void LCD_DisplayString(const u8 *Copy_pu8Str)
{
    5934:	df 93       	push	r29
    5936:	cf 93       	push	r28
    5938:	00 d0       	rcall	.+0      	; 0x593a <LCD_DisplayString+0x6>
    593a:	0f 92       	push	r0
    593c:	cd b7       	in	r28, 0x3d	; 61
    593e:	de b7       	in	r29, 0x3e	; 62
    5940:	9b 83       	std	Y+3, r25	; 0x03
    5942:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    5944:	19 82       	std	Y+1, r1	; 0x01
    5946:	0e c0       	rjmp	.+28     	; 0x5964 <LCD_DisplayString+0x30>
	while (Copy_pu8Str[i] != '\0')
	{
		LCD_DisplayChar(Copy_pu8Str[i]);
    5948:	89 81       	ldd	r24, Y+1	; 0x01
    594a:	28 2f       	mov	r18, r24
    594c:	30 e0       	ldi	r19, 0x00	; 0
    594e:	8a 81       	ldd	r24, Y+2	; 0x02
    5950:	9b 81       	ldd	r25, Y+3	; 0x03
    5952:	fc 01       	movw	r30, r24
    5954:	e2 0f       	add	r30, r18
    5956:	f3 1f       	adc	r31, r19
    5958:	80 81       	ld	r24, Z
    595a:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <LCD_DisplayChar>
		i++;
    595e:	89 81       	ldd	r24, Y+1	; 0x01
    5960:	8f 5f       	subi	r24, 0xFF	; 255
    5962:	89 83       	std	Y+1, r24	; 0x01
 * Display string
 */
void LCD_DisplayString(const u8 *Copy_pu8Str)
{
	u8 i = 0;
	while (Copy_pu8Str[i] != '\0')
    5964:	89 81       	ldd	r24, Y+1	; 0x01
    5966:	28 2f       	mov	r18, r24
    5968:	30 e0       	ldi	r19, 0x00	; 0
    596a:	8a 81       	ldd	r24, Y+2	; 0x02
    596c:	9b 81       	ldd	r25, Y+3	; 0x03
    596e:	fc 01       	movw	r30, r24
    5970:	e2 0f       	add	r30, r18
    5972:	f3 1f       	adc	r31, r19
    5974:	80 81       	ld	r24, Z
    5976:	88 23       	and	r24, r24
    5978:	39 f7       	brne	.-50     	; 0x5948 <LCD_DisplayString+0x14>
	{
		LCD_DisplayChar(Copy_pu8Str[i]);
		i++;
	}
}
    597a:	0f 90       	pop	r0
    597c:	0f 90       	pop	r0
    597e:	0f 90       	pop	r0
    5980:	cf 91       	pop	r28
    5982:	df 91       	pop	r29
    5984:	08 95       	ret

00005986 <LCD_IntegerToString>:

/*
 * Display integer as string
 */
void LCD_IntegerToString(u32 Copy_u32Data)
{
    5986:	df 93       	push	r29
    5988:	cf 93       	push	r28
    598a:	cd b7       	in	r28, 0x3d	; 61
    598c:	de b7       	in	r29, 0x3e	; 62
    598e:	64 97       	sbiw	r28, 0x14	; 20
    5990:	0f b6       	in	r0, 0x3f	; 63
    5992:	f8 94       	cli
    5994:	de bf       	out	0x3e, r29	; 62
    5996:	0f be       	out	0x3f, r0	; 63
    5998:	cd bf       	out	0x3d, r28	; 61
    599a:	69 8b       	std	Y+17, r22	; 0x11
    599c:	7a 8b       	std	Y+18, r23	; 0x12
    599e:	8b 8b       	std	Y+19, r24	; 0x13
    59a0:	9c 8b       	std	Y+20, r25	; 0x14
    char buff[16];
    snprintf(buff, sizeof(buff), "%lu", Copy_u32Data);
    59a2:	8d b7       	in	r24, 0x3d	; 61
    59a4:	9e b7       	in	r25, 0x3e	; 62
    59a6:	0a 97       	sbiw	r24, 0x0a	; 10
    59a8:	0f b6       	in	r0, 0x3f	; 63
    59aa:	f8 94       	cli
    59ac:	9e bf       	out	0x3e, r25	; 62
    59ae:	0f be       	out	0x3f, r0	; 63
    59b0:	8d bf       	out	0x3d, r24	; 61
    59b2:	ed b7       	in	r30, 0x3d	; 61
    59b4:	fe b7       	in	r31, 0x3e	; 62
    59b6:	31 96       	adiw	r30, 0x01	; 1
    59b8:	ce 01       	movw	r24, r28
    59ba:	01 96       	adiw	r24, 0x01	; 1
    59bc:	91 83       	std	Z+1, r25	; 0x01
    59be:	80 83       	st	Z, r24
    59c0:	80 e1       	ldi	r24, 0x10	; 16
    59c2:	90 e0       	ldi	r25, 0x00	; 0
    59c4:	93 83       	std	Z+3, r25	; 0x03
    59c6:	82 83       	std	Z+2, r24	; 0x02
    59c8:	80 e6       	ldi	r24, 0x60	; 96
    59ca:	90 e0       	ldi	r25, 0x00	; 0
    59cc:	95 83       	std	Z+5, r25	; 0x05
    59ce:	84 83       	std	Z+4, r24	; 0x04
    59d0:	89 89       	ldd	r24, Y+17	; 0x11
    59d2:	9a 89       	ldd	r25, Y+18	; 0x12
    59d4:	ab 89       	ldd	r26, Y+19	; 0x13
    59d6:	bc 89       	ldd	r27, Y+20	; 0x14
    59d8:	86 83       	std	Z+6, r24	; 0x06
    59da:	97 83       	std	Z+7, r25	; 0x07
    59dc:	a0 87       	std	Z+8, r26	; 0x08
    59de:	b1 87       	std	Z+9, r27	; 0x09
    59e0:	0e 94 e3 38 	call	0x71c6	; 0x71c6 <snprintf>
    59e4:	8d b7       	in	r24, 0x3d	; 61
    59e6:	9e b7       	in	r25, 0x3e	; 62
    59e8:	0a 96       	adiw	r24, 0x0a	; 10
    59ea:	0f b6       	in	r0, 0x3f	; 63
    59ec:	f8 94       	cli
    59ee:	9e bf       	out	0x3e, r25	; 62
    59f0:	0f be       	out	0x3f, r0	; 63
    59f2:	8d bf       	out	0x3d, r24	; 61
    LCD_DisplayString((u8*)buff);
    59f4:	ce 01       	movw	r24, r28
    59f6:	01 96       	adiw	r24, 0x01	; 1
    59f8:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
}
    59fc:	64 96       	adiw	r28, 0x14	; 20
    59fe:	0f b6       	in	r0, 0x3f	; 63
    5a00:	f8 94       	cli
    5a02:	de bf       	out	0x3e, r29	; 62
    5a04:	0f be       	out	0x3f, r0	; 63
    5a06:	cd bf       	out	0x3d, r28	; 61
    5a08:	cf 91       	pop	r28
    5a0a:	df 91       	pop	r29
    5a0c:	08 95       	ret

00005a0e <LCD_MoveCursor>:

/*
 * Move cursor
 */
void LCD_MoveCursor(u8 Copy_u8Row, u8 Copy_u8Col)
{
    5a0e:	df 93       	push	r29
    5a10:	cf 93       	push	r28
    5a12:	00 d0       	rcall	.+0      	; 0x5a14 <LCD_MoveCursor+0x6>
    5a14:	00 d0       	rcall	.+0      	; 0x5a16 <LCD_MoveCursor+0x8>
    5a16:	0f 92       	push	r0
    5a18:	cd b7       	in	r28, 0x3d	; 61
    5a1a:	de b7       	in	r29, 0x3e	; 62
    5a1c:	8a 83       	std	Y+2, r24	; 0x02
    5a1e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Address = 0;
    5a20:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8Row)
    5a22:	8a 81       	ldd	r24, Y+2	; 0x02
    5a24:	28 2f       	mov	r18, r24
    5a26:	30 e0       	ldi	r19, 0x00	; 0
    5a28:	3d 83       	std	Y+5, r19	; 0x05
    5a2a:	2c 83       	std	Y+4, r18	; 0x04
    5a2c:	8c 81       	ldd	r24, Y+4	; 0x04
    5a2e:	9d 81       	ldd	r25, Y+5	; 0x05
    5a30:	81 30       	cpi	r24, 0x01	; 1
    5a32:	91 05       	cpc	r25, r1
    5a34:	c1 f0       	breq	.+48     	; 0x5a66 <LCD_MoveCursor+0x58>
    5a36:	2c 81       	ldd	r18, Y+4	; 0x04
    5a38:	3d 81       	ldd	r19, Y+5	; 0x05
    5a3a:	22 30       	cpi	r18, 0x02	; 2
    5a3c:	31 05       	cpc	r19, r1
    5a3e:	2c f4       	brge	.+10     	; 0x5a4a <LCD_MoveCursor+0x3c>
    5a40:	8c 81       	ldd	r24, Y+4	; 0x04
    5a42:	9d 81       	ldd	r25, Y+5	; 0x05
    5a44:	00 97       	sbiw	r24, 0x00	; 0
    5a46:	61 f0       	breq	.+24     	; 0x5a60 <LCD_MoveCursor+0x52>
    5a48:	19 c0       	rjmp	.+50     	; 0x5a7c <LCD_MoveCursor+0x6e>
    5a4a:	2c 81       	ldd	r18, Y+4	; 0x04
    5a4c:	3d 81       	ldd	r19, Y+5	; 0x05
    5a4e:	22 30       	cpi	r18, 0x02	; 2
    5a50:	31 05       	cpc	r19, r1
    5a52:	69 f0       	breq	.+26     	; 0x5a6e <LCD_MoveCursor+0x60>
    5a54:	8c 81       	ldd	r24, Y+4	; 0x04
    5a56:	9d 81       	ldd	r25, Y+5	; 0x05
    5a58:	83 30       	cpi	r24, 0x03	; 3
    5a5a:	91 05       	cpc	r25, r1
    5a5c:	61 f0       	breq	.+24     	; 0x5a76 <LCD_MoveCursor+0x68>
    5a5e:	0e c0       	rjmp	.+28     	; 0x5a7c <LCD_MoveCursor+0x6e>
	{
	case 0: Address = Copy_u8Col; break;
    5a60:	8b 81       	ldd	r24, Y+3	; 0x03
    5a62:	89 83       	std	Y+1, r24	; 0x01
    5a64:	0b c0       	rjmp	.+22     	; 0x5a7c <LCD_MoveCursor+0x6e>
	case 1: Address = 0x40 + Copy_u8Col; break;
    5a66:	8b 81       	ldd	r24, Y+3	; 0x03
    5a68:	80 5c       	subi	r24, 0xC0	; 192
    5a6a:	89 83       	std	Y+1, r24	; 0x01
    5a6c:	07 c0       	rjmp	.+14     	; 0x5a7c <LCD_MoveCursor+0x6e>
	case 2: Address = 0x10 + Copy_u8Col; break;
    5a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    5a70:	80 5f       	subi	r24, 0xF0	; 240
    5a72:	89 83       	std	Y+1, r24	; 0x01
    5a74:	03 c0       	rjmp	.+6      	; 0x5a7c <LCD_MoveCursor+0x6e>
	case 3: Address = 0x50 + Copy_u8Col; break;
    5a76:	8b 81       	ldd	r24, Y+3	; 0x03
    5a78:	80 5b       	subi	r24, 0xB0	; 176
    5a7a:	89 83       	std	Y+1, r24	; 0x01
	}

	LCD_SendCommand(Address | LCD_SET_CURSOR_LOCATION);
    5a7c:	89 81       	ldd	r24, Y+1	; 0x01
    5a7e:	80 68       	ori	r24, 0x80	; 128
    5a80:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
}
    5a84:	0f 90       	pop	r0
    5a86:	0f 90       	pop	r0
    5a88:	0f 90       	pop	r0
    5a8a:	0f 90       	pop	r0
    5a8c:	0f 90       	pop	r0
    5a8e:	cf 91       	pop	r28
    5a90:	df 91       	pop	r29
    5a92:	08 95       	ret

00005a94 <LCD_DisplayStringRowColumn>:

/*
 * Display string at row/col
 */
void LCD_DisplayStringRowColumn(u8 Copy_u8Row, u8 Copy_u8Col, const u8 *Copy_pu8Str)
{
    5a94:	df 93       	push	r29
    5a96:	cf 93       	push	r28
    5a98:	00 d0       	rcall	.+0      	; 0x5a9a <LCD_DisplayStringRowColumn+0x6>
    5a9a:	00 d0       	rcall	.+0      	; 0x5a9c <LCD_DisplayStringRowColumn+0x8>
    5a9c:	cd b7       	in	r28, 0x3d	; 61
    5a9e:	de b7       	in	r29, 0x3e	; 62
    5aa0:	89 83       	std	Y+1, r24	; 0x01
    5aa2:	6a 83       	std	Y+2, r22	; 0x02
    5aa4:	5c 83       	std	Y+4, r21	; 0x04
    5aa6:	4b 83       	std	Y+3, r20	; 0x03
	LCD_MoveCursor(Copy_u8Row, Copy_u8Col);
    5aa8:	89 81       	ldd	r24, Y+1	; 0x01
    5aaa:	6a 81       	ldd	r22, Y+2	; 0x02
    5aac:	0e 94 07 2d 	call	0x5a0e	; 0x5a0e <LCD_MoveCursor>
	LCD_DisplayString(Copy_pu8Str);
    5ab0:	8b 81       	ldd	r24, Y+3	; 0x03
    5ab2:	9c 81       	ldd	r25, Y+4	; 0x04
    5ab4:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
}
    5ab8:	0f 90       	pop	r0
    5aba:	0f 90       	pop	r0
    5abc:	0f 90       	pop	r0
    5abe:	0f 90       	pop	r0
    5ac0:	cf 91       	pop	r28
    5ac2:	df 91       	pop	r29
    5ac4:	08 95       	ret

00005ac6 <LCD_ClearScreen>:

/*
 * Clear screen
 */
void LCD_ClearScreen(void)
{
    5ac6:	df 93       	push	r29
    5ac8:	cf 93       	push	r28
    5aca:	cd b7       	in	r28, 0x3d	; 61
    5acc:	de b7       	in	r29, 0x3e	; 62
	LCD_SendCommand(LCD_CLEAR_COMMAND);
    5ace:	81 e0       	ldi	r24, 0x01	; 1
    5ad0:	0e 94 e4 1e 	call	0x3dc8	; 0x3dc8 <LCD_SendCommand>
}
    5ad4:	cf 91       	pop	r28
    5ad6:	df 91       	pop	r29
    5ad8:	08 95       	ret

00005ada <KEYPAD_getPressedKey>:
    {'4', '5', '6', 'B'},
    {'1', '2', '3', 'C'},
    {'*', '0', '#', 'D'}
};

u8 KEYPAD_getPressedKey(void) {
    5ada:	df 93       	push	r29
    5adc:	cf 93       	push	r28
    5ade:	cd b7       	in	r28, 0x3d	; 61
    5ae0:	de b7       	in	r29, 0x3e	; 62
    5ae2:	60 97       	sbiw	r28, 0x10	; 16
    5ae4:	0f b6       	in	r0, 0x3f	; 63
    5ae6:	f8 94       	cli
    5ae8:	de bf       	out	0x3e, r29	; 62
    5aea:	0f be       	out	0x3f, r0	; 63
    5aec:	cd bf       	out	0x3d, r28	; 61
    u8 row, col;

    // Configure all column pins as input with pull-up
    for (col = 0; col < KEYPAD_COL_NUM; col++) {
    5aee:	1f 86       	std	Y+15, r1	; 0x0f
    5af0:	13 c0       	rjmp	.+38     	; 0x5b18 <KEYPAD_getPressedKey+0x3e>
        DIO_voidSetPinDir(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_INPUT);
    5af2:	8f 85       	ldd	r24, Y+15	; 0x0f
    5af4:	98 2f       	mov	r25, r24
    5af6:	9c 5f       	subi	r25, 0xFC	; 252
    5af8:	80 e0       	ldi	r24, 0x00	; 0
    5afa:	69 2f       	mov	r22, r25
    5afc:	40 e0       	ldi	r20, 0x00	; 0
    5afe:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
        DIO_voidSetPinValue(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_HIGH); // enable pull-up
    5b02:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b04:	98 2f       	mov	r25, r24
    5b06:	9c 5f       	subi	r25, 0xFC	; 252
    5b08:	80 e0       	ldi	r24, 0x00	; 0
    5b0a:	69 2f       	mov	r22, r25
    5b0c:	41 e0       	ldi	r20, 0x01	; 1
    5b0e:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>

u8 KEYPAD_getPressedKey(void) {
    u8 row, col;

    // Configure all column pins as input with pull-up
    for (col = 0; col < KEYPAD_COL_NUM; col++) {
    5b12:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b14:	8f 5f       	subi	r24, 0xFF	; 255
    5b16:	8f 87       	std	Y+15, r24	; 0x0f
    5b18:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b1a:	84 30       	cpi	r24, 0x04	; 4
    5b1c:	50 f3       	brcs	.-44     	; 0x5af2 <KEYPAD_getPressedKey+0x18>
        DIO_voidSetPinDir(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_INPUT);
        DIO_voidSetPinValue(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_HIGH); // enable pull-up
    }

    // Configure all row pins as output and drive them HIGH
    for (row = 0; row < KEYPAD_ROW_NUM; row++) {
    5b1e:	18 8a       	std	Y+16, r1	; 0x10
    5b20:	0d c0       	rjmp	.+26     	; 0x5b3c <KEYPAD_getPressedKey+0x62>
        DIO_voidSetPinDir(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_OUTPUT);
    5b22:	80 e0       	ldi	r24, 0x00	; 0
    5b24:	68 89       	ldd	r22, Y+16	; 0x10
    5b26:	41 e0       	ldi	r20, 0x01	; 1
    5b28:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
        DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_HIGH);
    5b2c:	80 e0       	ldi	r24, 0x00	; 0
    5b2e:	68 89       	ldd	r22, Y+16	; 0x10
    5b30:	41 e0       	ldi	r20, 0x01	; 1
    5b32:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
        DIO_voidSetPinDir(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_INPUT);
        DIO_voidSetPinValue(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col, PIN_HIGH); // enable pull-up
    }

    // Configure all row pins as output and drive them HIGH
    for (row = 0; row < KEYPAD_ROW_NUM; row++) {
    5b36:	88 89       	ldd	r24, Y+16	; 0x10
    5b38:	8f 5f       	subi	r24, 0xFF	; 255
    5b3a:	88 8b       	std	Y+16, r24	; 0x10
    5b3c:	88 89       	ldd	r24, Y+16	; 0x10
    5b3e:	84 30       	cpi	r24, 0x04	; 4
    5b40:	80 f3       	brcs	.-32     	; 0x5b22 <KEYPAD_getPressedKey+0x48>
        DIO_voidSetPinDir(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_OUTPUT);
        DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_HIGH);
    }

    while (1) {
        for (row = 0; row < KEYPAD_ROW_NUM; row++) {
    5b42:	18 8a       	std	Y+16, r1	; 0x10
    5b44:	ac c0       	rjmp	.+344    	; 0x5c9e <KEYPAD_getPressedKey+0x1c4>
            // Activate current row (drive LOW)
            DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, KEYPAD_BUTTON_PRESSED);
    5b46:	80 e0       	ldi	r24, 0x00	; 0
    5b48:	68 89       	ldd	r22, Y+16	; 0x10
    5b4a:	40 e0       	ldi	r20, 0x00	; 0
    5b4c:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>

            for (col = 0; col < KEYPAD_COL_NUM; col++) {
    5b50:	1f 86       	std	Y+15, r1	; 0x0f
    5b52:	99 c0       	rjmp	.+306    	; 0x5c86 <KEYPAD_getPressedKey+0x1ac>
                if (DIO_readPin(KEYPAD_COL_PORT_ID, KEYPAD_FIRST_COL_PIN_ID + col) == KEYPAD_BUTTON_PRESSED) {
    5b54:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b56:	98 2f       	mov	r25, r24
    5b58:	9c 5f       	subi	r25, 0xFC	; 252
    5b5a:	80 e0       	ldi	r24, 0x00	; 0
    5b5c:	69 2f       	mov	r22, r25
    5b5e:	0e 94 62 1a 	call	0x34c4	; 0x34c4 <DIO_readPin>
    5b62:	88 23       	and	r24, r24
    5b64:	09 f0       	breq	.+2      	; 0x5b68 <KEYPAD_getPressedKey+0x8e>
    5b66:	8c c0       	rjmp	.+280    	; 0x5c80 <KEYPAD_getPressedKey+0x1a6>
    5b68:	80 e0       	ldi	r24, 0x00	; 0
    5b6a:	90 e0       	ldi	r25, 0x00	; 0
    5b6c:	a0 e2       	ldi	r26, 0x20	; 32
    5b6e:	b1 e4       	ldi	r27, 0x41	; 65
    5b70:	8b 87       	std	Y+11, r24	; 0x0b
    5b72:	9c 87       	std	Y+12, r25	; 0x0c
    5b74:	ad 87       	std	Y+13, r26	; 0x0d
    5b76:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5b78:	6b 85       	ldd	r22, Y+11	; 0x0b
    5b7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    5b7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    5b7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5b80:	20 e0       	ldi	r18, 0x00	; 0
    5b82:	30 e0       	ldi	r19, 0x00	; 0
    5b84:	4a ef       	ldi	r20, 0xFA	; 250
    5b86:	54 e4       	ldi	r21, 0x44	; 68
    5b88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5b8c:	dc 01       	movw	r26, r24
    5b8e:	cb 01       	movw	r24, r22
    5b90:	8f 83       	std	Y+7, r24	; 0x07
    5b92:	98 87       	std	Y+8, r25	; 0x08
    5b94:	a9 87       	std	Y+9, r26	; 0x09
    5b96:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5b98:	6f 81       	ldd	r22, Y+7	; 0x07
    5b9a:	78 85       	ldd	r23, Y+8	; 0x08
    5b9c:	89 85       	ldd	r24, Y+9	; 0x09
    5b9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ba0:	20 e0       	ldi	r18, 0x00	; 0
    5ba2:	30 e0       	ldi	r19, 0x00	; 0
    5ba4:	40 e8       	ldi	r20, 0x80	; 128
    5ba6:	5f e3       	ldi	r21, 0x3F	; 63
    5ba8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5bac:	88 23       	and	r24, r24
    5bae:	2c f4       	brge	.+10     	; 0x5bba <KEYPAD_getPressedKey+0xe0>
		__ticks = 1;
    5bb0:	81 e0       	ldi	r24, 0x01	; 1
    5bb2:	90 e0       	ldi	r25, 0x00	; 0
    5bb4:	9e 83       	std	Y+6, r25	; 0x06
    5bb6:	8d 83       	std	Y+5, r24	; 0x05
    5bb8:	3f c0       	rjmp	.+126    	; 0x5c38 <KEYPAD_getPressedKey+0x15e>
	else if (__tmp > 65535)
    5bba:	6f 81       	ldd	r22, Y+7	; 0x07
    5bbc:	78 85       	ldd	r23, Y+8	; 0x08
    5bbe:	89 85       	ldd	r24, Y+9	; 0x09
    5bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    5bc2:	20 e0       	ldi	r18, 0x00	; 0
    5bc4:	3f ef       	ldi	r19, 0xFF	; 255
    5bc6:	4f e7       	ldi	r20, 0x7F	; 127
    5bc8:	57 e4       	ldi	r21, 0x47	; 71
    5bca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5bce:	18 16       	cp	r1, r24
    5bd0:	4c f5       	brge	.+82     	; 0x5c24 <KEYPAD_getPressedKey+0x14a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5bd2:	6b 85       	ldd	r22, Y+11	; 0x0b
    5bd4:	7c 85       	ldd	r23, Y+12	; 0x0c
    5bd6:	8d 85       	ldd	r24, Y+13	; 0x0d
    5bd8:	9e 85       	ldd	r25, Y+14	; 0x0e
    5bda:	20 e0       	ldi	r18, 0x00	; 0
    5bdc:	30 e0       	ldi	r19, 0x00	; 0
    5bde:	40 e2       	ldi	r20, 0x20	; 32
    5be0:	51 e4       	ldi	r21, 0x41	; 65
    5be2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5be6:	dc 01       	movw	r26, r24
    5be8:	cb 01       	movw	r24, r22
    5bea:	bc 01       	movw	r22, r24
    5bec:	cd 01       	movw	r24, r26
    5bee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5bf2:	dc 01       	movw	r26, r24
    5bf4:	cb 01       	movw	r24, r22
    5bf6:	9e 83       	std	Y+6, r25	; 0x06
    5bf8:	8d 83       	std	Y+5, r24	; 0x05
    5bfa:	0f c0       	rjmp	.+30     	; 0x5c1a <KEYPAD_getPressedKey+0x140>
    5bfc:	88 ec       	ldi	r24, 0xC8	; 200
    5bfe:	90 e0       	ldi	r25, 0x00	; 0
    5c00:	9c 83       	std	Y+4, r25	; 0x04
    5c02:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5c04:	8b 81       	ldd	r24, Y+3	; 0x03
    5c06:	9c 81       	ldd	r25, Y+4	; 0x04
    5c08:	01 97       	sbiw	r24, 0x01	; 1
    5c0a:	f1 f7       	brne	.-4      	; 0x5c08 <KEYPAD_getPressedKey+0x12e>
    5c0c:	9c 83       	std	Y+4, r25	; 0x04
    5c0e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5c10:	8d 81       	ldd	r24, Y+5	; 0x05
    5c12:	9e 81       	ldd	r25, Y+6	; 0x06
    5c14:	01 97       	sbiw	r24, 0x01	; 1
    5c16:	9e 83       	std	Y+6, r25	; 0x06
    5c18:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5c1a:	8d 81       	ldd	r24, Y+5	; 0x05
    5c1c:	9e 81       	ldd	r25, Y+6	; 0x06
    5c1e:	00 97       	sbiw	r24, 0x00	; 0
    5c20:	69 f7       	brne	.-38     	; 0x5bfc <KEYPAD_getPressedKey+0x122>
    5c22:	14 c0       	rjmp	.+40     	; 0x5c4c <KEYPAD_getPressedKey+0x172>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5c24:	6f 81       	ldd	r22, Y+7	; 0x07
    5c26:	78 85       	ldd	r23, Y+8	; 0x08
    5c28:	89 85       	ldd	r24, Y+9	; 0x09
    5c2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    5c2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5c30:	dc 01       	movw	r26, r24
    5c32:	cb 01       	movw	r24, r22
    5c34:	9e 83       	std	Y+6, r25	; 0x06
    5c36:	8d 83       	std	Y+5, r24	; 0x05
    5c38:	8d 81       	ldd	r24, Y+5	; 0x05
    5c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    5c3c:	9a 83       	std	Y+2, r25	; 0x02
    5c3e:	89 83       	std	Y+1, r24	; 0x01
    5c40:	89 81       	ldd	r24, Y+1	; 0x01
    5c42:	9a 81       	ldd	r25, Y+2	; 0x02
    5c44:	01 97       	sbiw	r24, 0x01	; 1
    5c46:	f1 f7       	brne	.-4      	; 0x5c44 <KEYPAD_getPressedKey+0x16a>
    5c48:	9a 83       	std	Y+2, r25	; 0x02
    5c4a:	89 83       	std	Y+1, r24	; 0x01
                    _delay_ms(10);
                    return BUTTON[row][col];
    5c4c:	88 89       	ldd	r24, Y+16	; 0x10
    5c4e:	48 2f       	mov	r20, r24
    5c50:	50 e0       	ldi	r21, 0x00	; 0
    5c52:	8f 85       	ldd	r24, Y+15	; 0x0f
    5c54:	28 2f       	mov	r18, r24
    5c56:	30 e0       	ldi	r19, 0x00	; 0
    5c58:	ca 01       	movw	r24, r20
    5c5a:	88 0f       	add	r24, r24
    5c5c:	99 1f       	adc	r25, r25
    5c5e:	88 0f       	add	r24, r24
    5c60:	99 1f       	adc	r25, r25
    5c62:	82 0f       	add	r24, r18
    5c64:	93 1f       	adc	r25, r19
    5c66:	fc 01       	movw	r30, r24
    5c68:	ec 55       	subi	r30, 0x5C	; 92
    5c6a:	fe 4f       	sbci	r31, 0xFE	; 254
    5c6c:	80 81       	ld	r24, Z

            // Deactivate row (drive HIGH again)
            DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, KEYPAD_BUTTON_RELEASED);
        }
    }
}
    5c6e:	60 96       	adiw	r28, 0x10	; 16
    5c70:	0f b6       	in	r0, 0x3f	; 63
    5c72:	f8 94       	cli
    5c74:	de bf       	out	0x3e, r29	; 62
    5c76:	0f be       	out	0x3f, r0	; 63
    5c78:	cd bf       	out	0x3d, r28	; 61
    5c7a:	cf 91       	pop	r28
    5c7c:	df 91       	pop	r29
    5c7e:	08 95       	ret
    while (1) {
        for (row = 0; row < KEYPAD_ROW_NUM; row++) {
            // Activate current row (drive LOW)
            DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, KEYPAD_BUTTON_PRESSED);

            for (col = 0; col < KEYPAD_COL_NUM; col++) {
    5c80:	8f 85       	ldd	r24, Y+15	; 0x0f
    5c82:	8f 5f       	subi	r24, 0xFF	; 255
    5c84:	8f 87       	std	Y+15, r24	; 0x0f
    5c86:	8f 85       	ldd	r24, Y+15	; 0x0f
    5c88:	84 30       	cpi	r24, 0x04	; 4
    5c8a:	08 f4       	brcc	.+2      	; 0x5c8e <KEYPAD_getPressedKey+0x1b4>
    5c8c:	63 cf       	rjmp	.-314    	; 0x5b54 <KEYPAD_getPressedKey+0x7a>
                    return BUTTON[row][col];
                }
            }

            // Deactivate row (drive HIGH again)
            DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, KEYPAD_BUTTON_RELEASED);
    5c8e:	80 e0       	ldi	r24, 0x00	; 0
    5c90:	68 89       	ldd	r22, Y+16	; 0x10
    5c92:	41 e0       	ldi	r20, 0x01	; 1
    5c94:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
        DIO_voidSetPinDir(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_OUTPUT);
        DIO_voidSetPinValue(KEYPAD_ROW_PORT_ID, KEYPAD_FIRST_ROWS_PIN_ID + row, PIN_HIGH);
    }

    while (1) {
        for (row = 0; row < KEYPAD_ROW_NUM; row++) {
    5c98:	88 89       	ldd	r24, Y+16	; 0x10
    5c9a:	8f 5f       	subi	r24, 0xFF	; 255
    5c9c:	88 8b       	std	Y+16, r24	; 0x10
    5c9e:	88 89       	ldd	r24, Y+16	; 0x10
    5ca0:	84 30       	cpi	r24, 0x04	; 4
    5ca2:	08 f4       	brcc	.+2      	; 0x5ca6 <KEYPAD_getPressedKey+0x1cc>
    5ca4:	50 cf       	rjmp	.-352    	; 0x5b46 <KEYPAD_getPressedKey+0x6c>
    5ca6:	4d cf       	rjmp	.-358    	; 0x5b42 <KEYPAD_getPressedKey+0x68>

00005ca8 <FAN_ModeOn>:
#include"../../APP/config.h"
#include "../../MCAL/DIO_DRIVER/DIO_interface.h"
#include"fan.h"

void FAN_ModeOn(u8 fan_num)
{
    5ca8:	df 93       	push	r29
    5caa:	cf 93       	push	r28
    5cac:	00 d0       	rcall	.+0      	; 0x5cae <FAN_ModeOn+0x6>
    5cae:	0f 92       	push	r0
    5cb0:	cd b7       	in	r28, 0x3d	; 61
    5cb2:	de b7       	in	r29, 0x3e	; 62
    5cb4:	89 83       	std	Y+1, r24	; 0x01
	switch (fan_num)
    5cb6:	89 81       	ldd	r24, Y+1	; 0x01
    5cb8:	28 2f       	mov	r18, r24
    5cba:	30 e0       	ldi	r19, 0x00	; 0
    5cbc:	3b 83       	std	Y+3, r19	; 0x03
    5cbe:	2a 83       	std	Y+2, r18	; 0x02
    5cc0:	8a 81       	ldd	r24, Y+2	; 0x02
    5cc2:	9b 81       	ldd	r25, Y+3	; 0x03
    5cc4:	81 30       	cpi	r24, 0x01	; 1
    5cc6:	91 05       	cpc	r25, r1
    5cc8:	31 f0       	breq	.+12     	; 0x5cd6 <FAN_ModeOn+0x2e>
    5cca:	2a 81       	ldd	r18, Y+2	; 0x02
    5ccc:	3b 81       	ldd	r19, Y+3	; 0x03
    5cce:	22 30       	cpi	r18, 0x02	; 2
    5cd0:	31 05       	cpc	r19, r1
    5cd2:	61 f0       	breq	.+24     	; 0x5cec <FAN_ModeOn+0x44>
    5cd4:	15 c0       	rjmp	.+42     	; 0x5d00 <FAN_ModeOn+0x58>
	{
	case FAN1 :
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN1_PIN ,PIN_HIGH) ;
    5cd6:	81 e0       	ldi	r24, 0x01	; 1
    5cd8:	60 e0       	ldi	r22, 0x00	; 0
    5cda:	41 e0       	ldi	r20, 0x01	; 1
    5cdc:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN2_PIN,PIN_LOW) ;
    5ce0:	81 e0       	ldi	r24, 0x01	; 1
    5ce2:	61 e0       	ldi	r22, 0x01	; 1
    5ce4:	40 e0       	ldi	r20, 0x00	; 0
    5ce6:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    5cea:	0a c0       	rjmp	.+20     	; 0x5d00 <FAN_ModeOn+0x58>
		break ;
	case FAN2 :
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN3_PIN,PIN_HIGH) ;
    5cec:	83 e0       	ldi	r24, 0x03	; 3
    5cee:	65 e0       	ldi	r22, 0x05	; 5
    5cf0:	41 e0       	ldi	r20, 0x01	; 1
    5cf2:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN4_PIN,PIN_LOW) ;
    5cf6:	83 e0       	ldi	r24, 0x03	; 3
    5cf8:	66 e0       	ldi	r22, 0x06	; 6
    5cfa:	40 e0       	ldi	r20, 0x00	; 0
    5cfc:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		break ;
	default :
		break ;
	}
}
    5d00:	0f 90       	pop	r0
    5d02:	0f 90       	pop	r0
    5d04:	0f 90       	pop	r0
    5d06:	cf 91       	pop	r28
    5d08:	df 91       	pop	r29
    5d0a:	08 95       	ret

00005d0c <FAN_RevModeOn>:

void FAN_RevModeOn(u8 fan_num)
{
    5d0c:	df 93       	push	r29
    5d0e:	cf 93       	push	r28
    5d10:	00 d0       	rcall	.+0      	; 0x5d12 <FAN_RevModeOn+0x6>
    5d12:	0f 92       	push	r0
    5d14:	cd b7       	in	r28, 0x3d	; 61
    5d16:	de b7       	in	r29, 0x3e	; 62
    5d18:	89 83       	std	Y+1, r24	; 0x01
	switch (fan_num)
    5d1a:	89 81       	ldd	r24, Y+1	; 0x01
    5d1c:	28 2f       	mov	r18, r24
    5d1e:	30 e0       	ldi	r19, 0x00	; 0
    5d20:	3b 83       	std	Y+3, r19	; 0x03
    5d22:	2a 83       	std	Y+2, r18	; 0x02
    5d24:	8a 81       	ldd	r24, Y+2	; 0x02
    5d26:	9b 81       	ldd	r25, Y+3	; 0x03
    5d28:	81 30       	cpi	r24, 0x01	; 1
    5d2a:	91 05       	cpc	r25, r1
    5d2c:	31 f0       	breq	.+12     	; 0x5d3a <FAN_RevModeOn+0x2e>
    5d2e:	2a 81       	ldd	r18, Y+2	; 0x02
    5d30:	3b 81       	ldd	r19, Y+3	; 0x03
    5d32:	22 30       	cpi	r18, 0x02	; 2
    5d34:	31 05       	cpc	r19, r1
    5d36:	61 f0       	breq	.+24     	; 0x5d50 <FAN_RevModeOn+0x44>
    5d38:	15 c0       	rjmp	.+42     	; 0x5d64 <FAN_RevModeOn+0x58>
	{
	case FAN1 :
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN1_PIN ,PIN_LOW) ;
    5d3a:	81 e0       	ldi	r24, 0x01	; 1
    5d3c:	60 e0       	ldi	r22, 0x00	; 0
    5d3e:	40 e0       	ldi	r20, 0x00	; 0
    5d40:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN2_PIN,PIN_HIGH) ;
    5d44:	81 e0       	ldi	r24, 0x01	; 1
    5d46:	61 e0       	ldi	r22, 0x01	; 1
    5d48:	41 e0       	ldi	r20, 0x01	; 1
    5d4a:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    5d4e:	0a c0       	rjmp	.+20     	; 0x5d64 <FAN_RevModeOn+0x58>
		break ;
	case FAN2 :
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN3_PIN,PIN_LOW) ;
    5d50:	83 e0       	ldi	r24, 0x03	; 3
    5d52:	65 e0       	ldi	r22, 0x05	; 5
    5d54:	40 e0       	ldi	r20, 0x00	; 0
    5d56:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN4_PIN,PIN_HIGH) ;
    5d5a:	83 e0       	ldi	r24, 0x03	; 3
    5d5c:	66 e0       	ldi	r22, 0x06	; 6
    5d5e:	41 e0       	ldi	r20, 0x01	; 1
    5d60:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		break ;
	default :
		break ;
	}
}
    5d64:	0f 90       	pop	r0
    5d66:	0f 90       	pop	r0
    5d68:	0f 90       	pop	r0
    5d6a:	cf 91       	pop	r28
    5d6c:	df 91       	pop	r29
    5d6e:	08 95       	ret

00005d70 <FAN_Off>:


void FAN_Off(u8 fan_num )
{
    5d70:	df 93       	push	r29
    5d72:	cf 93       	push	r28
    5d74:	00 d0       	rcall	.+0      	; 0x5d76 <FAN_Off+0x6>
    5d76:	0f 92       	push	r0
    5d78:	cd b7       	in	r28, 0x3d	; 61
    5d7a:	de b7       	in	r29, 0x3e	; 62
    5d7c:	89 83       	std	Y+1, r24	; 0x01
	switch (fan_num)
    5d7e:	89 81       	ldd	r24, Y+1	; 0x01
    5d80:	28 2f       	mov	r18, r24
    5d82:	30 e0       	ldi	r19, 0x00	; 0
    5d84:	3b 83       	std	Y+3, r19	; 0x03
    5d86:	2a 83       	std	Y+2, r18	; 0x02
    5d88:	8a 81       	ldd	r24, Y+2	; 0x02
    5d8a:	9b 81       	ldd	r25, Y+3	; 0x03
    5d8c:	81 30       	cpi	r24, 0x01	; 1
    5d8e:	91 05       	cpc	r25, r1
    5d90:	31 f0       	breq	.+12     	; 0x5d9e <FAN_Off+0x2e>
    5d92:	2a 81       	ldd	r18, Y+2	; 0x02
    5d94:	3b 81       	ldd	r19, Y+3	; 0x03
    5d96:	22 30       	cpi	r18, 0x02	; 2
    5d98:	31 05       	cpc	r19, r1
    5d9a:	61 f0       	breq	.+24     	; 0x5db4 <FAN_Off+0x44>
    5d9c:	15 c0       	rjmp	.+42     	; 0x5dc8 <FAN_Off+0x58>
	{
	case FAN1 :
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN1_PIN ,PIN_LOW) ;
    5d9e:	81 e0       	ldi	r24, 0x01	; 1
    5da0:	60 e0       	ldi	r22, 0x00	; 0
    5da2:	40 e0       	ldi	r20, 0x00	; 0
    5da4:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_ONE_PORT,FAN_ONE_IN2_PIN,PIN_LOW) ;
    5da8:	81 e0       	ldi	r24, 0x01	; 1
    5daa:	61 e0       	ldi	r22, 0x01	; 1
    5dac:	40 e0       	ldi	r20, 0x00	; 0
    5dae:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
    5db2:	0a c0       	rjmp	.+20     	; 0x5dc8 <FAN_Off+0x58>
		break ;
	case FAN2 :
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN3_PIN,PIN_LOW) ;
    5db4:	83 e0       	ldi	r24, 0x03	; 3
    5db6:	65 e0       	ldi	r22, 0x05	; 5
    5db8:	40 e0       	ldi	r20, 0x00	; 0
    5dba:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(FAN_TWO_PORT,FAN_TWO_IN4_PIN,PIN_LOW) ;
    5dbe:	83 e0       	ldi	r24, 0x03	; 3
    5dc0:	66 e0       	ldi	r22, 0x06	; 6
    5dc2:	40 e0       	ldi	r20, 0x00	; 0
    5dc4:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
		break ;
	default :
		break ;
	}
}
    5dc8:	0f 90       	pop	r0
    5dca:	0f 90       	pop	r0
    5dcc:	0f 90       	pop	r0
    5dce:	cf 91       	pop	r28
    5dd0:	df 91       	pop	r29
    5dd2:	08 95       	ret

00005dd4 <EEPROM_writeByte>:
 */


#include "interface.h"

void EEPROM_writeByte(u16 addr, u8 data) {
    5dd4:	df 93       	push	r29
    5dd6:	cf 93       	push	r28
    5dd8:	cd b7       	in	r28, 0x3d	; 61
    5dda:	de b7       	in	r29, 0x3e	; 62
    5ddc:	61 97       	sbiw	r28, 0x11	; 17
    5dde:	0f b6       	in	r0, 0x3f	; 63
    5de0:	f8 94       	cli
    5de2:	de bf       	out	0x3e, r29	; 62
    5de4:	0f be       	out	0x3f, r0	; 63
    5de6:	cd bf       	out	0x3d, r28	; 61
    5de8:	98 8b       	std	Y+16, r25	; 0x10
    5dea:	8f 87       	std	Y+15, r24	; 0x0f
    5dec:	69 8b       	std	Y+17, r22	; 0x11
    TWI_start();
    5dee:	0e 94 a6 09 	call	0x134c	; 0x134c <TWI_start>
    TWI_writeByte((u8)((EEPROM_FIXED_ADDRESS << 1) | ((addr & 0x0700) >> 7)) | 0); // SLA+W
    5df2:	8f 85       	ldd	r24, Y+15	; 0x0f
    5df4:	98 89       	ldd	r25, Y+16	; 0x10
    5df6:	80 70       	andi	r24, 0x00	; 0
    5df8:	97 70       	andi	r25, 0x07	; 7
    5dfa:	88 0f       	add	r24, r24
    5dfc:	89 2f       	mov	r24, r25
    5dfe:	88 1f       	adc	r24, r24
    5e00:	99 0b       	sbc	r25, r25
    5e02:	91 95       	neg	r25
    5e04:	80 6a       	ori	r24, 0xA0	; 160
    5e06:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_writeByte((u8)addr);   // Low address
    5e0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    5e0c:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_writeByte(data);
    5e10:	89 89       	ldd	r24, Y+17	; 0x11
    5e12:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_stop();
    5e16:	0e 94 da 09 	call	0x13b4	; 0x13b4 <TWI_stop>
    5e1a:	80 e0       	ldi	r24, 0x00	; 0
    5e1c:	90 e0       	ldi	r25, 0x00	; 0
    5e1e:	a0 e2       	ldi	r26, 0x20	; 32
    5e20:	b1 e4       	ldi	r27, 0x41	; 65
    5e22:	8b 87       	std	Y+11, r24	; 0x0b
    5e24:	9c 87       	std	Y+12, r25	; 0x0c
    5e26:	ad 87       	std	Y+13, r26	; 0x0d
    5e28:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5e2a:	6b 85       	ldd	r22, Y+11	; 0x0b
    5e2c:	7c 85       	ldd	r23, Y+12	; 0x0c
    5e2e:	8d 85       	ldd	r24, Y+13	; 0x0d
    5e30:	9e 85       	ldd	r25, Y+14	; 0x0e
    5e32:	20 e0       	ldi	r18, 0x00	; 0
    5e34:	30 e0       	ldi	r19, 0x00	; 0
    5e36:	4a ef       	ldi	r20, 0xFA	; 250
    5e38:	54 e4       	ldi	r21, 0x44	; 68
    5e3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5e3e:	dc 01       	movw	r26, r24
    5e40:	cb 01       	movw	r24, r22
    5e42:	8f 83       	std	Y+7, r24	; 0x07
    5e44:	98 87       	std	Y+8, r25	; 0x08
    5e46:	a9 87       	std	Y+9, r26	; 0x09
    5e48:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5e4a:	6f 81       	ldd	r22, Y+7	; 0x07
    5e4c:	78 85       	ldd	r23, Y+8	; 0x08
    5e4e:	89 85       	ldd	r24, Y+9	; 0x09
    5e50:	9a 85       	ldd	r25, Y+10	; 0x0a
    5e52:	20 e0       	ldi	r18, 0x00	; 0
    5e54:	30 e0       	ldi	r19, 0x00	; 0
    5e56:	40 e8       	ldi	r20, 0x80	; 128
    5e58:	5f e3       	ldi	r21, 0x3F	; 63
    5e5a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5e5e:	88 23       	and	r24, r24
    5e60:	2c f4       	brge	.+10     	; 0x5e6c <EEPROM_writeByte+0x98>
		__ticks = 1;
    5e62:	81 e0       	ldi	r24, 0x01	; 1
    5e64:	90 e0       	ldi	r25, 0x00	; 0
    5e66:	9e 83       	std	Y+6, r25	; 0x06
    5e68:	8d 83       	std	Y+5, r24	; 0x05
    5e6a:	3f c0       	rjmp	.+126    	; 0x5eea <EEPROM_writeByte+0x116>
	else if (__tmp > 65535)
    5e6c:	6f 81       	ldd	r22, Y+7	; 0x07
    5e6e:	78 85       	ldd	r23, Y+8	; 0x08
    5e70:	89 85       	ldd	r24, Y+9	; 0x09
    5e72:	9a 85       	ldd	r25, Y+10	; 0x0a
    5e74:	20 e0       	ldi	r18, 0x00	; 0
    5e76:	3f ef       	ldi	r19, 0xFF	; 255
    5e78:	4f e7       	ldi	r20, 0x7F	; 127
    5e7a:	57 e4       	ldi	r21, 0x47	; 71
    5e7c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5e80:	18 16       	cp	r1, r24
    5e82:	4c f5       	brge	.+82     	; 0x5ed6 <EEPROM_writeByte+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5e84:	6b 85       	ldd	r22, Y+11	; 0x0b
    5e86:	7c 85       	ldd	r23, Y+12	; 0x0c
    5e88:	8d 85       	ldd	r24, Y+13	; 0x0d
    5e8a:	9e 85       	ldd	r25, Y+14	; 0x0e
    5e8c:	20 e0       	ldi	r18, 0x00	; 0
    5e8e:	30 e0       	ldi	r19, 0x00	; 0
    5e90:	40 e2       	ldi	r20, 0x20	; 32
    5e92:	51 e4       	ldi	r21, 0x41	; 65
    5e94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5e98:	dc 01       	movw	r26, r24
    5e9a:	cb 01       	movw	r24, r22
    5e9c:	bc 01       	movw	r22, r24
    5e9e:	cd 01       	movw	r24, r26
    5ea0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5ea4:	dc 01       	movw	r26, r24
    5ea6:	cb 01       	movw	r24, r22
    5ea8:	9e 83       	std	Y+6, r25	; 0x06
    5eaa:	8d 83       	std	Y+5, r24	; 0x05
    5eac:	0f c0       	rjmp	.+30     	; 0x5ecc <EEPROM_writeByte+0xf8>
    5eae:	88 ec       	ldi	r24, 0xC8	; 200
    5eb0:	90 e0       	ldi	r25, 0x00	; 0
    5eb2:	9c 83       	std	Y+4, r25	; 0x04
    5eb4:	8b 83       	std	Y+3, r24	; 0x03
    5eb6:	8b 81       	ldd	r24, Y+3	; 0x03
    5eb8:	9c 81       	ldd	r25, Y+4	; 0x04
    5eba:	01 97       	sbiw	r24, 0x01	; 1
    5ebc:	f1 f7       	brne	.-4      	; 0x5eba <EEPROM_writeByte+0xe6>
    5ebe:	9c 83       	std	Y+4, r25	; 0x04
    5ec0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5ec2:	8d 81       	ldd	r24, Y+5	; 0x05
    5ec4:	9e 81       	ldd	r25, Y+6	; 0x06
    5ec6:	01 97       	sbiw	r24, 0x01	; 1
    5ec8:	9e 83       	std	Y+6, r25	; 0x06
    5eca:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5ecc:	8d 81       	ldd	r24, Y+5	; 0x05
    5ece:	9e 81       	ldd	r25, Y+6	; 0x06
    5ed0:	00 97       	sbiw	r24, 0x00	; 0
    5ed2:	69 f7       	brne	.-38     	; 0x5eae <EEPROM_writeByte+0xda>
    5ed4:	14 c0       	rjmp	.+40     	; 0x5efe <EEPROM_writeByte+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5ed6:	6f 81       	ldd	r22, Y+7	; 0x07
    5ed8:	78 85       	ldd	r23, Y+8	; 0x08
    5eda:	89 85       	ldd	r24, Y+9	; 0x09
    5edc:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ede:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5ee2:	dc 01       	movw	r26, r24
    5ee4:	cb 01       	movw	r24, r22
    5ee6:	9e 83       	std	Y+6, r25	; 0x06
    5ee8:	8d 83       	std	Y+5, r24	; 0x05
    5eea:	8d 81       	ldd	r24, Y+5	; 0x05
    5eec:	9e 81       	ldd	r25, Y+6	; 0x06
    5eee:	9a 83       	std	Y+2, r25	; 0x02
    5ef0:	89 83       	std	Y+1, r24	; 0x01
    5ef2:	89 81       	ldd	r24, Y+1	; 0x01
    5ef4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ef6:	01 97       	sbiw	r24, 0x01	; 1
    5ef8:	f1 f7       	brne	.-4      	; 0x5ef6 <EEPROM_writeByte+0x122>
    5efa:	9a 83       	std	Y+2, r25	; 0x02
    5efc:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(10);
}
    5efe:	61 96       	adiw	r28, 0x11	; 17
    5f00:	0f b6       	in	r0, 0x3f	; 63
    5f02:	f8 94       	cli
    5f04:	de bf       	out	0x3e, r29	; 62
    5f06:	0f be       	out	0x3f, r0	; 63
    5f08:	cd bf       	out	0x3d, r28	; 61
    5f0a:	cf 91       	pop	r28
    5f0c:	df 91       	pop	r29
    5f0e:	08 95       	ret

00005f10 <EEPROM_readByte>:

void EEPROM_readByte(u16 addr, u8 *data) {
    5f10:	df 93       	push	r29
    5f12:	cf 93       	push	r28
    5f14:	00 d0       	rcall	.+0      	; 0x5f16 <EEPROM_readByte+0x6>
    5f16:	00 d0       	rcall	.+0      	; 0x5f18 <EEPROM_readByte+0x8>
    5f18:	cd b7       	in	r28, 0x3d	; 61
    5f1a:	de b7       	in	r29, 0x3e	; 62
    5f1c:	9a 83       	std	Y+2, r25	; 0x02
    5f1e:	89 83       	std	Y+1, r24	; 0x01
    5f20:	7c 83       	std	Y+4, r23	; 0x04
    5f22:	6b 83       	std	Y+3, r22	; 0x03
    TWI_start();
    5f24:	0e 94 a6 09 	call	0x134c	; 0x134c <TWI_start>
    TWI_writeByte((u8)((EEPROM_FIXED_ADDRESS << 1) | ((addr & 0x0700) >> 7)) | 0); // SLA+W
    5f28:	89 81       	ldd	r24, Y+1	; 0x01
    5f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f2c:	80 70       	andi	r24, 0x00	; 0
    5f2e:	97 70       	andi	r25, 0x07	; 7
    5f30:	88 0f       	add	r24, r24
    5f32:	89 2f       	mov	r24, r25
    5f34:	88 1f       	adc	r24, r24
    5f36:	99 0b       	sbc	r25, r25
    5f38:	91 95       	neg	r25
    5f3a:	80 6a       	ori	r24, 0xA0	; 160
    5f3c:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_writeByte((u8)addr);
    5f40:	89 81       	ldd	r24, Y+1	; 0x01
    5f42:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_repeatedStart();
    5f46:	0e 94 c0 09 	call	0x1380	; 0x1380 <TWI_repeatedStart>
    TWI_writeByte((u8)((EEPROM_FIXED_ADDRESS << 1) | ((addr & 0x0700) >> 7)) | 1); // SLA+R
    5f4a:	89 81       	ldd	r24, Y+1	; 0x01
    5f4c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f4e:	80 70       	andi	r24, 0x00	; 0
    5f50:	97 70       	andi	r25, 0x07	; 7
    5f52:	88 0f       	add	r24, r24
    5f54:	89 2f       	mov	r24, r25
    5f56:	88 1f       	adc	r24, r24
    5f58:	99 0b       	sbc	r25, r25
    5f5a:	91 95       	neg	r25
    5f5c:	81 6a       	ori	r24, 0xA1	; 161
    5f5e:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_writeByte>
    TWI_readByteWithNACK(data);
    5f62:	8b 81       	ldd	r24, Y+3	; 0x03
    5f64:	9c 81       	ldd	r25, Y+4	; 0x04
    5f66:	0e 94 37 0a 	call	0x146e	; 0x146e <TWI_readByteWithNACK>
    TWI_stop();
    5f6a:	0e 94 da 09 	call	0x13b4	; 0x13b4 <TWI_stop>
}
    5f6e:	0f 90       	pop	r0
    5f70:	0f 90       	pop	r0
    5f72:	0f 90       	pop	r0
    5f74:	0f 90       	pop	r0
    5f76:	cf 91       	pop	r28
    5f78:	df 91       	pop	r29
    5f7a:	08 95       	ret

00005f7c <main>:
#include "interface.h"
#define F_PCU 8000000ul

int main(void)
{
    5f7c:	df 93       	push	r29
    5f7e:	cf 93       	push	r28
    5f80:	cd b7       	in	r28, 0x3d	; 61
    5f82:	de b7       	in	r29, 0x3e	; 62
    5f84:	6d 97       	sbiw	r28, 0x1d	; 29
    5f86:	0f b6       	in	r0, 0x3f	; 63
    5f88:	f8 94       	cli
    5f8a:	de bf       	out	0x3e, r29	; 62
    5f8c:	0f be       	out	0x3f, r0	; 63
    5f8e:	cd bf       	out	0x3d, r28	; 61
	// Initialize all peripherals
	Master_Init();
    5f90:	0e 94 e5 30 	call	0x61ca	; 0x61ca <Master_Init>
	Password_init();
    5f94:	0e 94 51 36 	call	0x6ca2	; 0x6ca2 <Password_init>
	if (!Password_check())
    5f98:	0e 94 2e 37 	call	0x6e5c	; 0x6e5c <Password_check>
    5f9c:	88 23       	and	r24, r24
    5f9e:	59 f4       	brne	.+22     	; 0x5fb6 <main+0x3a>
		return 0;
    5fa0:	80 e0       	ldi	r24, 0x00	; 0
    5fa2:	90 e0       	ldi	r25, 0x00	; 0
			_delay_ms(500);
		}
	}

	return 0;
}
    5fa4:	6d 96       	adiw	r28, 0x1d	; 29
    5fa6:	0f b6       	in	r0, 0x3f	; 63
    5fa8:	f8 94       	cli
    5faa:	de bf       	out	0x3e, r29	; 62
    5fac:	0f be       	out	0x3f, r0	; 63
    5fae:	cd bf       	out	0x3d, r28	; 61
    5fb0:	cf 91       	pop	r28
    5fb2:	df 91       	pop	r29
    5fb4:	08 95       	ret
	if (!Password_check())
		return 0;

	while(1)
	{
		LCD_ClearScreen();
    5fb6:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		LCD_DisplayStringRowColumn(0,0,"1: Manual Mode");
    5fba:	24 e6       	ldi	r18, 0x64	; 100
    5fbc:	30 e0       	ldi	r19, 0x00	; 0
    5fbe:	80 e0       	ldi	r24, 0x00	; 0
    5fc0:	60 e0       	ldi	r22, 0x00	; 0
    5fc2:	a9 01       	movw	r20, r18
    5fc4:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
		LCD_DisplayStringRowColumn(1,0,"2: Bluetooth");
    5fc8:	23 e7       	ldi	r18, 0x73	; 115
    5fca:	30 e0       	ldi	r19, 0x00	; 0
    5fcc:	81 e0       	ldi	r24, 0x01	; 1
    5fce:	60 e0       	ldi	r22, 0x00	; 0
    5fd0:	a9 01       	movw	r20, r18
    5fd2:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>

		u8 choice = KEYPAD_getPressedKey();
    5fd6:	0e 94 6d 2d 	call	0x5ada	; 0x5ada <KEYPAD_getPressedKey>
    5fda:	8d 8f       	std	Y+29, r24	; 0x1d
    5fdc:	80 e0       	ldi	r24, 0x00	; 0
    5fde:	90 e0       	ldi	r25, 0x00	; 0
    5fe0:	a6 e9       	ldi	r26, 0x96	; 150
    5fe2:	b3 e4       	ldi	r27, 0x43	; 67
    5fe4:	89 8f       	std	Y+25, r24	; 0x19
    5fe6:	9a 8f       	std	Y+26, r25	; 0x1a
    5fe8:	ab 8f       	std	Y+27, r26	; 0x1b
    5fea:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5fec:	69 8d       	ldd	r22, Y+25	; 0x19
    5fee:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5ff0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5ff2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5ff4:	20 e0       	ldi	r18, 0x00	; 0
    5ff6:	30 e0       	ldi	r19, 0x00	; 0
    5ff8:	4a ef       	ldi	r20, 0xFA	; 250
    5ffa:	54 e4       	ldi	r21, 0x44	; 68
    5ffc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6000:	dc 01       	movw	r26, r24
    6002:	cb 01       	movw	r24, r22
    6004:	8d 8b       	std	Y+21, r24	; 0x15
    6006:	9e 8b       	std	Y+22, r25	; 0x16
    6008:	af 8b       	std	Y+23, r26	; 0x17
    600a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    600c:	6d 89       	ldd	r22, Y+21	; 0x15
    600e:	7e 89       	ldd	r23, Y+22	; 0x16
    6010:	8f 89       	ldd	r24, Y+23	; 0x17
    6012:	98 8d       	ldd	r25, Y+24	; 0x18
    6014:	20 e0       	ldi	r18, 0x00	; 0
    6016:	30 e0       	ldi	r19, 0x00	; 0
    6018:	40 e8       	ldi	r20, 0x80	; 128
    601a:	5f e3       	ldi	r21, 0x3F	; 63
    601c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6020:	88 23       	and	r24, r24
    6022:	2c f4       	brge	.+10     	; 0x602e <main+0xb2>
		__ticks = 1;
    6024:	81 e0       	ldi	r24, 0x01	; 1
    6026:	90 e0       	ldi	r25, 0x00	; 0
    6028:	9c 8b       	std	Y+20, r25	; 0x14
    602a:	8b 8b       	std	Y+19, r24	; 0x13
    602c:	3f c0       	rjmp	.+126    	; 0x60ac <main+0x130>
	else if (__tmp > 65535)
    602e:	6d 89       	ldd	r22, Y+21	; 0x15
    6030:	7e 89       	ldd	r23, Y+22	; 0x16
    6032:	8f 89       	ldd	r24, Y+23	; 0x17
    6034:	98 8d       	ldd	r25, Y+24	; 0x18
    6036:	20 e0       	ldi	r18, 0x00	; 0
    6038:	3f ef       	ldi	r19, 0xFF	; 255
    603a:	4f e7       	ldi	r20, 0x7F	; 127
    603c:	57 e4       	ldi	r21, 0x47	; 71
    603e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6042:	18 16       	cp	r1, r24
    6044:	4c f5       	brge	.+82     	; 0x6098 <main+0x11c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6046:	69 8d       	ldd	r22, Y+25	; 0x19
    6048:	7a 8d       	ldd	r23, Y+26	; 0x1a
    604a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    604c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    604e:	20 e0       	ldi	r18, 0x00	; 0
    6050:	30 e0       	ldi	r19, 0x00	; 0
    6052:	40 e2       	ldi	r20, 0x20	; 32
    6054:	51 e4       	ldi	r21, 0x41	; 65
    6056:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    605a:	dc 01       	movw	r26, r24
    605c:	cb 01       	movw	r24, r22
    605e:	bc 01       	movw	r22, r24
    6060:	cd 01       	movw	r24, r26
    6062:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6066:	dc 01       	movw	r26, r24
    6068:	cb 01       	movw	r24, r22
    606a:	9c 8b       	std	Y+20, r25	; 0x14
    606c:	8b 8b       	std	Y+19, r24	; 0x13
    606e:	0f c0       	rjmp	.+30     	; 0x608e <main+0x112>
    6070:	88 ec       	ldi	r24, 0xC8	; 200
    6072:	90 e0       	ldi	r25, 0x00	; 0
    6074:	9a 8b       	std	Y+18, r25	; 0x12
    6076:	89 8b       	std	Y+17, r24	; 0x11
    6078:	89 89       	ldd	r24, Y+17	; 0x11
    607a:	9a 89       	ldd	r25, Y+18	; 0x12
    607c:	01 97       	sbiw	r24, 0x01	; 1
    607e:	f1 f7       	brne	.-4      	; 0x607c <main+0x100>
    6080:	9a 8b       	std	Y+18, r25	; 0x12
    6082:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6084:	8b 89       	ldd	r24, Y+19	; 0x13
    6086:	9c 89       	ldd	r25, Y+20	; 0x14
    6088:	01 97       	sbiw	r24, 0x01	; 1
    608a:	9c 8b       	std	Y+20, r25	; 0x14
    608c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    608e:	8b 89       	ldd	r24, Y+19	; 0x13
    6090:	9c 89       	ldd	r25, Y+20	; 0x14
    6092:	00 97       	sbiw	r24, 0x00	; 0
    6094:	69 f7       	brne	.-38     	; 0x6070 <main+0xf4>
    6096:	14 c0       	rjmp	.+40     	; 0x60c0 <main+0x144>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6098:	6d 89       	ldd	r22, Y+21	; 0x15
    609a:	7e 89       	ldd	r23, Y+22	; 0x16
    609c:	8f 89       	ldd	r24, Y+23	; 0x17
    609e:	98 8d       	ldd	r25, Y+24	; 0x18
    60a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    60a4:	dc 01       	movw	r26, r24
    60a6:	cb 01       	movw	r24, r22
    60a8:	9c 8b       	std	Y+20, r25	; 0x14
    60aa:	8b 8b       	std	Y+19, r24	; 0x13
    60ac:	8b 89       	ldd	r24, Y+19	; 0x13
    60ae:	9c 89       	ldd	r25, Y+20	; 0x14
    60b0:	98 8b       	std	Y+16, r25	; 0x10
    60b2:	8f 87       	std	Y+15, r24	; 0x0f
    60b4:	8f 85       	ldd	r24, Y+15	; 0x0f
    60b6:	98 89       	ldd	r25, Y+16	; 0x10
    60b8:	01 97       	sbiw	r24, 0x01	; 1
    60ba:	f1 f7       	brne	.-4      	; 0x60b8 <main+0x13c>
    60bc:	98 8b       	std	Y+16, r25	; 0x10
    60be:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(300);

		if(choice == '1') {
    60c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    60c2:	81 33       	cpi	r24, 0x31	; 49
    60c4:	19 f4       	brne	.+6      	; 0x60cc <main+0x150>
			vManual_System();   // Manual Menu (LED / Fan)
    60c6:	0e 94 0e 34 	call	0x681c	; 0x681c <vManual_System>
    60ca:	75 cf       	rjmp	.-278    	; 0x5fb6 <main+0x3a>
		}
		else if(choice == '2') {
    60cc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    60ce:	82 33       	cpi	r24, 0x32	; 50
    60d0:	19 f4       	brne	.+6      	; 0x60d8 <main+0x15c>
			vBluetooth_Mode();  // Forward commands from UART (Bluetooth) to Slave
    60d2:	0e 94 22 35 	call	0x6a44	; 0x6a44 <vBluetooth_Mode>
    60d6:	6f cf       	rjmp	.-290    	; 0x5fb6 <main+0x3a>
		}
		else {
			LCD_ClearScreen();
    60d8:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
			LCD_DisplayString("Invalid Choice");
    60dc:	80 e8       	ldi	r24, 0x80	; 128
    60de:	90 e0       	ldi	r25, 0x00	; 0
    60e0:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
    60e4:	80 e0       	ldi	r24, 0x00	; 0
    60e6:	90 e0       	ldi	r25, 0x00	; 0
    60e8:	aa ef       	ldi	r26, 0xFA	; 250
    60ea:	b3 e4       	ldi	r27, 0x43	; 67
    60ec:	8b 87       	std	Y+11, r24	; 0x0b
    60ee:	9c 87       	std	Y+12, r25	; 0x0c
    60f0:	ad 87       	std	Y+13, r26	; 0x0d
    60f2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    60f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    60f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    60f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    60fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    60fc:	20 e0       	ldi	r18, 0x00	; 0
    60fe:	30 e0       	ldi	r19, 0x00	; 0
    6100:	4a ef       	ldi	r20, 0xFA	; 250
    6102:	54 e4       	ldi	r21, 0x44	; 68
    6104:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6108:	dc 01       	movw	r26, r24
    610a:	cb 01       	movw	r24, r22
    610c:	8f 83       	std	Y+7, r24	; 0x07
    610e:	98 87       	std	Y+8, r25	; 0x08
    6110:	a9 87       	std	Y+9, r26	; 0x09
    6112:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6114:	6f 81       	ldd	r22, Y+7	; 0x07
    6116:	78 85       	ldd	r23, Y+8	; 0x08
    6118:	89 85       	ldd	r24, Y+9	; 0x09
    611a:	9a 85       	ldd	r25, Y+10	; 0x0a
    611c:	20 e0       	ldi	r18, 0x00	; 0
    611e:	30 e0       	ldi	r19, 0x00	; 0
    6120:	40 e8       	ldi	r20, 0x80	; 128
    6122:	5f e3       	ldi	r21, 0x3F	; 63
    6124:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6128:	88 23       	and	r24, r24
    612a:	2c f4       	brge	.+10     	; 0x6136 <main+0x1ba>
		__ticks = 1;
    612c:	81 e0       	ldi	r24, 0x01	; 1
    612e:	90 e0       	ldi	r25, 0x00	; 0
    6130:	9e 83       	std	Y+6, r25	; 0x06
    6132:	8d 83       	std	Y+5, r24	; 0x05
    6134:	3f c0       	rjmp	.+126    	; 0x61b4 <main+0x238>
	else if (__tmp > 65535)
    6136:	6f 81       	ldd	r22, Y+7	; 0x07
    6138:	78 85       	ldd	r23, Y+8	; 0x08
    613a:	89 85       	ldd	r24, Y+9	; 0x09
    613c:	9a 85       	ldd	r25, Y+10	; 0x0a
    613e:	20 e0       	ldi	r18, 0x00	; 0
    6140:	3f ef       	ldi	r19, 0xFF	; 255
    6142:	4f e7       	ldi	r20, 0x7F	; 127
    6144:	57 e4       	ldi	r21, 0x47	; 71
    6146:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    614a:	18 16       	cp	r1, r24
    614c:	4c f5       	brge	.+82     	; 0x61a0 <main+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    614e:	6b 85       	ldd	r22, Y+11	; 0x0b
    6150:	7c 85       	ldd	r23, Y+12	; 0x0c
    6152:	8d 85       	ldd	r24, Y+13	; 0x0d
    6154:	9e 85       	ldd	r25, Y+14	; 0x0e
    6156:	20 e0       	ldi	r18, 0x00	; 0
    6158:	30 e0       	ldi	r19, 0x00	; 0
    615a:	40 e2       	ldi	r20, 0x20	; 32
    615c:	51 e4       	ldi	r21, 0x41	; 65
    615e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6162:	dc 01       	movw	r26, r24
    6164:	cb 01       	movw	r24, r22
    6166:	bc 01       	movw	r22, r24
    6168:	cd 01       	movw	r24, r26
    616a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    616e:	dc 01       	movw	r26, r24
    6170:	cb 01       	movw	r24, r22
    6172:	9e 83       	std	Y+6, r25	; 0x06
    6174:	8d 83       	std	Y+5, r24	; 0x05
    6176:	0f c0       	rjmp	.+30     	; 0x6196 <main+0x21a>
    6178:	88 ec       	ldi	r24, 0xC8	; 200
    617a:	90 e0       	ldi	r25, 0x00	; 0
    617c:	9c 83       	std	Y+4, r25	; 0x04
    617e:	8b 83       	std	Y+3, r24	; 0x03
    6180:	8b 81       	ldd	r24, Y+3	; 0x03
    6182:	9c 81       	ldd	r25, Y+4	; 0x04
    6184:	01 97       	sbiw	r24, 0x01	; 1
    6186:	f1 f7       	brne	.-4      	; 0x6184 <main+0x208>
    6188:	9c 83       	std	Y+4, r25	; 0x04
    618a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    618c:	8d 81       	ldd	r24, Y+5	; 0x05
    618e:	9e 81       	ldd	r25, Y+6	; 0x06
    6190:	01 97       	sbiw	r24, 0x01	; 1
    6192:	9e 83       	std	Y+6, r25	; 0x06
    6194:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6196:	8d 81       	ldd	r24, Y+5	; 0x05
    6198:	9e 81       	ldd	r25, Y+6	; 0x06
    619a:	00 97       	sbiw	r24, 0x00	; 0
    619c:	69 f7       	brne	.-38     	; 0x6178 <main+0x1fc>
    619e:	0b cf       	rjmp	.-490    	; 0x5fb6 <main+0x3a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    61a0:	6f 81       	ldd	r22, Y+7	; 0x07
    61a2:	78 85       	ldd	r23, Y+8	; 0x08
    61a4:	89 85       	ldd	r24, Y+9	; 0x09
    61a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    61a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    61ac:	dc 01       	movw	r26, r24
    61ae:	cb 01       	movw	r24, r22
    61b0:	9e 83       	std	Y+6, r25	; 0x06
    61b2:	8d 83       	std	Y+5, r24	; 0x05
    61b4:	8d 81       	ldd	r24, Y+5	; 0x05
    61b6:	9e 81       	ldd	r25, Y+6	; 0x06
    61b8:	9a 83       	std	Y+2, r25	; 0x02
    61ba:	89 83       	std	Y+1, r24	; 0x01
    61bc:	89 81       	ldd	r24, Y+1	; 0x01
    61be:	9a 81       	ldd	r25, Y+2	; 0x02
    61c0:	01 97       	sbiw	r24, 0x01	; 1
    61c2:	f1 f7       	brne	.-4      	; 0x61c0 <main+0x244>
    61c4:	9a 83       	std	Y+2, r25	; 0x02
    61c6:	89 83       	std	Y+1, r24	; 0x01
    61c8:	f6 ce       	rjmp	.-532    	; 0x5fb6 <main+0x3a>

000061ca <Master_Init>:
#include "interface.h"

void Master_Init(void) {
    61ca:	df 93       	push	r29
    61cc:	cf 93       	push	r28
    61ce:	cd b7       	in	r28, 0x3d	; 61
    61d0:	de b7       	in	r29, 0x3e	; 62
    61d2:	2c 97       	sbiw	r28, 0x0c	; 12
    61d4:	0f b6       	in	r0, 0x3f	; 63
    61d6:	f8 94       	cli
    61d8:	de bf       	out	0x3e, r29	; 62
    61da:	0f be       	out	0x3f, r0	; 63
    61dc:	cd bf       	out	0x3d, r28	; 61
	LCD_Init();
    61de:	0e 94 c0 1d 	call	0x3b80	; 0x3b80 <LCD_Init>
	DIO_voidSetPinDir(PORTB_ID, PIN4_ID, PIN_OUTPUT); // SS Output
    61e2:	81 e0       	ldi	r24, 0x01	; 1
    61e4:	64 e0       	ldi	r22, 0x04	; 4
    61e6:	41 e0       	ldi	r20, 0x01	; 1
    61e8:	0e 94 07 18 	call	0x300e	; 0x300e <DIO_voidSetPinDir>
	DIO_voidSetPinValue(PORTB_ID, PIN4_ID, PIN_HIGH); // Idle = HIGH
    61ec:	81 e0       	ldi	r24, 0x01	; 1
    61ee:	64 e0       	ldi	r22, 0x04	; 4
    61f0:	41 e0       	ldi	r20, 0x01	; 1
    61f2:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	SPI_masterInit(CLOCK_32, SPI_MODE3);
    61f6:	84 e0       	ldi	r24, 0x04	; 4
    61f8:	63 e0       	ldi	r22, 0x03	; 3
    61fa:	0e 94 70 13 	call	0x26e0	; 0x26e0 <SPI_masterInit>
	UART_t uart_cfg = {
			.baudRate = 9600,
			.ASYNC_DSM = True,
			.mode = DISABLED,
			.select = ONE_BIT
	};
    61fe:	ce 01       	movw	r24, r28
    6200:	01 96       	adiw	r24, 0x01	; 1
    6202:	99 87       	std	Y+9, r25	; 0x09
    6204:	88 87       	std	Y+8, r24	; 0x08
    6206:	e4 eb       	ldi	r30, 0xB4	; 180
    6208:	f1 e0       	ldi	r31, 0x01	; 1
    620a:	fb 87       	std	Y+11, r31	; 0x0b
    620c:	ea 87       	std	Y+10, r30	; 0x0a
    620e:	f7 e0       	ldi	r31, 0x07	; 7
    6210:	fc 87       	std	Y+12, r31	; 0x0c
    6212:	ea 85       	ldd	r30, Y+10	; 0x0a
    6214:	fb 85       	ldd	r31, Y+11	; 0x0b
    6216:	00 80       	ld	r0, Z
    6218:	8a 85       	ldd	r24, Y+10	; 0x0a
    621a:	9b 85       	ldd	r25, Y+11	; 0x0b
    621c:	01 96       	adiw	r24, 0x01	; 1
    621e:	9b 87       	std	Y+11, r25	; 0x0b
    6220:	8a 87       	std	Y+10, r24	; 0x0a
    6222:	e8 85       	ldd	r30, Y+8	; 0x08
    6224:	f9 85       	ldd	r31, Y+9	; 0x09
    6226:	00 82       	st	Z, r0
    6228:	88 85       	ldd	r24, Y+8	; 0x08
    622a:	99 85       	ldd	r25, Y+9	; 0x09
    622c:	01 96       	adiw	r24, 0x01	; 1
    622e:	99 87       	std	Y+9, r25	; 0x09
    6230:	88 87       	std	Y+8, r24	; 0x08
    6232:	9c 85       	ldd	r25, Y+12	; 0x0c
    6234:	91 50       	subi	r25, 0x01	; 1
    6236:	9c 87       	std	Y+12, r25	; 0x0c
    6238:	ec 85       	ldd	r30, Y+12	; 0x0c
    623a:	ee 23       	and	r30, r30
    623c:	51 f7       	brne	.-44     	; 0x6212 <Master_Init+0x48>
	UART_init(&uart_cfg);
    623e:	ce 01       	movw	r24, r28
    6240:	01 96       	adiw	r24, 0x01	; 1
    6242:	0e 94 be 06 	call	0xd7c	; 0xd7c <UART_init>
}
    6246:	2c 96       	adiw	r28, 0x0c	; 12
    6248:	0f b6       	in	r0, 0x3f	; 63
    624a:	f8 94       	cli
    624c:	de bf       	out	0x3e, r29	; 62
    624e:	0f be       	out	0x3f, r0	; 63
    6250:	cd bf       	out	0x3d, r28	; 61
    6252:	cf 91       	pop	r28
    6254:	df 91       	pop	r29
    6256:	08 95       	ret

00006258 <Master_SendCommand>:

// always toggle SS inside this function
void Master_SendCommand(u8 cmd) {
    6258:	df 93       	push	r29
    625a:	cf 93       	push	r28
    625c:	0f 92       	push	r0
    625e:	cd b7       	in	r28, 0x3d	; 61
    6260:	de b7       	in	r29, 0x3e	; 62
    6262:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinValue(PORTB_ID, PIN4_ID, PIN_LOW);  // Select Slave
    6264:	81 e0       	ldi	r24, 0x01	; 1
    6266:	64 e0       	ldi	r22, 0x04	; 4
    6268:	40 e0       	ldi	r20, 0x00	; 0
    626a:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
	SPI_sendReceiveByte(cmd);
    626e:	89 81       	ldd	r24, Y+1	; 0x01
    6270:	0e 94 dd 14 	call	0x29ba	; 0x29ba <SPI_sendReceiveByte>
	DIO_voidSetPinValue(PORTB_ID, PIN4_ID, PIN_HIGH); // Deselect Slave
    6274:	81 e0       	ldi	r24, 0x01	; 1
    6276:	64 e0       	ldi	r22, 0x04	; 4
    6278:	41 e0       	ldi	r20, 0x01	; 1
    627a:	0e 94 f2 18 	call	0x31e4	; 0x31e4 <DIO_voidSetPinValue>
}
    627e:	0f 90       	pop	r0
    6280:	cf 91       	pop	r28
    6282:	df 91       	pop	r29
    6284:	08 95       	ret

00006286 <vManual_LEDMenu>:


// LED Menu
void vManual_LEDMenu(void) {
    6286:	df 93       	push	r29
    6288:	cf 93       	push	r28
    628a:	cd b7       	in	r28, 0x3d	; 61
    628c:	de b7       	in	r29, 0x3e	; 62
    628e:	6f 97       	sbiw	r28, 0x1f	; 31
    6290:	0f b6       	in	r0, 0x3f	; 63
    6292:	f8 94       	cli
    6294:	de bf       	out	0x3e, r29	; 62
    6296:	0f be       	out	0x3f, r0	; 63
    6298:	cd bf       	out	0x3d, r28	; 61
	LCD_ClearScreen();
    629a:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
	LCD_DisplayStringRowColumn(0,0,"0:LED1ON 1:OFF");
    629e:	2f e8       	ldi	r18, 0x8F	; 143
    62a0:	30 e0       	ldi	r19, 0x00	; 0
    62a2:	80 e0       	ldi	r24, 0x00	; 0
    62a4:	60 e0       	ldi	r22, 0x00	; 0
    62a6:	a9 01       	movw	r20, r18
    62a8:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
	LCD_DisplayStringRowColumn(1,0,"2:LED2ON 3:OFF");
    62ac:	2e e9       	ldi	r18, 0x9E	; 158
    62ae:	30 e0       	ldi	r19, 0x00	; 0
    62b0:	81 e0       	ldi	r24, 0x01	; 1
    62b2:	60 e0       	ldi	r22, 0x00	; 0
    62b4:	a9 01       	movw	r20, r18
    62b6:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>

	u8 cmd = KEYPAD_getPressedKey();
    62ba:	0e 94 6d 2d 	call	0x5ada	; 0x5ada <KEYPAD_getPressedKey>
    62be:	8d 8f       	std	Y+29, r24	; 0x1d
    62c0:	80 e0       	ldi	r24, 0x00	; 0
    62c2:	90 e0       	ldi	r25, 0x00	; 0
    62c4:	a6 e9       	ldi	r26, 0x96	; 150
    62c6:	b3 e4       	ldi	r27, 0x43	; 67
    62c8:	89 8f       	std	Y+25, r24	; 0x19
    62ca:	9a 8f       	std	Y+26, r25	; 0x1a
    62cc:	ab 8f       	std	Y+27, r26	; 0x1b
    62ce:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    62d0:	69 8d       	ldd	r22, Y+25	; 0x19
    62d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    62d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    62d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    62d8:	20 e0       	ldi	r18, 0x00	; 0
    62da:	30 e0       	ldi	r19, 0x00	; 0
    62dc:	4a ef       	ldi	r20, 0xFA	; 250
    62de:	54 e4       	ldi	r21, 0x44	; 68
    62e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    62e4:	dc 01       	movw	r26, r24
    62e6:	cb 01       	movw	r24, r22
    62e8:	8d 8b       	std	Y+21, r24	; 0x15
    62ea:	9e 8b       	std	Y+22, r25	; 0x16
    62ec:	af 8b       	std	Y+23, r26	; 0x17
    62ee:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    62f0:	6d 89       	ldd	r22, Y+21	; 0x15
    62f2:	7e 89       	ldd	r23, Y+22	; 0x16
    62f4:	8f 89       	ldd	r24, Y+23	; 0x17
    62f6:	98 8d       	ldd	r25, Y+24	; 0x18
    62f8:	20 e0       	ldi	r18, 0x00	; 0
    62fa:	30 e0       	ldi	r19, 0x00	; 0
    62fc:	40 e8       	ldi	r20, 0x80	; 128
    62fe:	5f e3       	ldi	r21, 0x3F	; 63
    6300:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6304:	88 23       	and	r24, r24
    6306:	2c f4       	brge	.+10     	; 0x6312 <vManual_LEDMenu+0x8c>
		__ticks = 1;
    6308:	81 e0       	ldi	r24, 0x01	; 1
    630a:	90 e0       	ldi	r25, 0x00	; 0
    630c:	9c 8b       	std	Y+20, r25	; 0x14
    630e:	8b 8b       	std	Y+19, r24	; 0x13
    6310:	3f c0       	rjmp	.+126    	; 0x6390 <vManual_LEDMenu+0x10a>
	else if (__tmp > 65535)
    6312:	6d 89       	ldd	r22, Y+21	; 0x15
    6314:	7e 89       	ldd	r23, Y+22	; 0x16
    6316:	8f 89       	ldd	r24, Y+23	; 0x17
    6318:	98 8d       	ldd	r25, Y+24	; 0x18
    631a:	20 e0       	ldi	r18, 0x00	; 0
    631c:	3f ef       	ldi	r19, 0xFF	; 255
    631e:	4f e7       	ldi	r20, 0x7F	; 127
    6320:	57 e4       	ldi	r21, 0x47	; 71
    6322:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6326:	18 16       	cp	r1, r24
    6328:	4c f5       	brge	.+82     	; 0x637c <vManual_LEDMenu+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    632a:	69 8d       	ldd	r22, Y+25	; 0x19
    632c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    632e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6330:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6332:	20 e0       	ldi	r18, 0x00	; 0
    6334:	30 e0       	ldi	r19, 0x00	; 0
    6336:	40 e2       	ldi	r20, 0x20	; 32
    6338:	51 e4       	ldi	r21, 0x41	; 65
    633a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    633e:	dc 01       	movw	r26, r24
    6340:	cb 01       	movw	r24, r22
    6342:	bc 01       	movw	r22, r24
    6344:	cd 01       	movw	r24, r26
    6346:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    634a:	dc 01       	movw	r26, r24
    634c:	cb 01       	movw	r24, r22
    634e:	9c 8b       	std	Y+20, r25	; 0x14
    6350:	8b 8b       	std	Y+19, r24	; 0x13
    6352:	0f c0       	rjmp	.+30     	; 0x6372 <vManual_LEDMenu+0xec>
    6354:	88 ec       	ldi	r24, 0xC8	; 200
    6356:	90 e0       	ldi	r25, 0x00	; 0
    6358:	9a 8b       	std	Y+18, r25	; 0x12
    635a:	89 8b       	std	Y+17, r24	; 0x11
    635c:	89 89       	ldd	r24, Y+17	; 0x11
    635e:	9a 89       	ldd	r25, Y+18	; 0x12
    6360:	01 97       	sbiw	r24, 0x01	; 1
    6362:	f1 f7       	brne	.-4      	; 0x6360 <vManual_LEDMenu+0xda>
    6364:	9a 8b       	std	Y+18, r25	; 0x12
    6366:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6368:	8b 89       	ldd	r24, Y+19	; 0x13
    636a:	9c 89       	ldd	r25, Y+20	; 0x14
    636c:	01 97       	sbiw	r24, 0x01	; 1
    636e:	9c 8b       	std	Y+20, r25	; 0x14
    6370:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6372:	8b 89       	ldd	r24, Y+19	; 0x13
    6374:	9c 89       	ldd	r25, Y+20	; 0x14
    6376:	00 97       	sbiw	r24, 0x00	; 0
    6378:	69 f7       	brne	.-38     	; 0x6354 <vManual_LEDMenu+0xce>
    637a:	14 c0       	rjmp	.+40     	; 0x63a4 <vManual_LEDMenu+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    637c:	6d 89       	ldd	r22, Y+21	; 0x15
    637e:	7e 89       	ldd	r23, Y+22	; 0x16
    6380:	8f 89       	ldd	r24, Y+23	; 0x17
    6382:	98 8d       	ldd	r25, Y+24	; 0x18
    6384:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6388:	dc 01       	movw	r26, r24
    638a:	cb 01       	movw	r24, r22
    638c:	9c 8b       	std	Y+20, r25	; 0x14
    638e:	8b 8b       	std	Y+19, r24	; 0x13
    6390:	8b 89       	ldd	r24, Y+19	; 0x13
    6392:	9c 89       	ldd	r25, Y+20	; 0x14
    6394:	98 8b       	std	Y+16, r25	; 0x10
    6396:	8f 87       	std	Y+15, r24	; 0x0f
    6398:	8f 85       	ldd	r24, Y+15	; 0x0f
    639a:	98 89       	ldd	r25, Y+16	; 0x10
    639c:	01 97       	sbiw	r24, 0x01	; 1
    639e:	f1 f7       	brne	.-4      	; 0x639c <vManual_LEDMenu+0x116>
    63a0:	98 8b       	std	Y+16, r25	; 0x10
    63a2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(300);

	if(cmd == '0' || cmd == '1' || cmd == '2' || cmd == '3') {
    63a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63a6:	80 33       	cpi	r24, 0x30	; 48
    63a8:	51 f0       	breq	.+20     	; 0x63be <vManual_LEDMenu+0x138>
    63aa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63ac:	81 33       	cpi	r24, 0x31	; 49
    63ae:	39 f0       	breq	.+14     	; 0x63be <vManual_LEDMenu+0x138>
    63b0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63b2:	82 33       	cpi	r24, 0x32	; 50
    63b4:	21 f0       	breq	.+8      	; 0x63be <vManual_LEDMenu+0x138>
    63b6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63b8:	83 33       	cpi	r24, 0x33	; 51
    63ba:	09 f0       	breq	.+2      	; 0x63be <vManual_LEDMenu+0x138>
    63bc:	b6 c0       	rjmp	.+364    	; 0x652a <vManual_LEDMenu+0x2a4>
		Master_SendCommand(cmd);
    63be:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63c0:	0e 94 2c 31 	call	0x6258	; 0x6258 <Master_SendCommand>
		LCD_ClearScreen();
    63c4:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		switch(cmd) {
    63c8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    63ca:	28 2f       	mov	r18, r24
    63cc:	30 e0       	ldi	r19, 0x00	; 0
    63ce:	3f 8f       	std	Y+31, r19	; 0x1f
    63d0:	2e 8f       	std	Y+30, r18	; 0x1e
    63d2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    63d4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    63d6:	81 33       	cpi	r24, 0x31	; 49
    63d8:	91 05       	cpc	r25, r1
    63da:	f1 f0       	breq	.+60     	; 0x6418 <vManual_LEDMenu+0x192>
    63dc:	2e 8d       	ldd	r18, Y+30	; 0x1e
    63de:	3f 8d       	ldd	r19, Y+31	; 0x1f
    63e0:	22 33       	cpi	r18, 0x32	; 50
    63e2:	31 05       	cpc	r19, r1
    63e4:	34 f4       	brge	.+12     	; 0x63f2 <vManual_LEDMenu+0x16c>
    63e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    63e8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    63ea:	80 33       	cpi	r24, 0x30	; 48
    63ec:	91 05       	cpc	r25, r1
    63ee:	61 f0       	breq	.+24     	; 0x6408 <vManual_LEDMenu+0x182>
    63f0:	2a c0       	rjmp	.+84     	; 0x6446 <vManual_LEDMenu+0x1c0>
    63f2:	2e 8d       	ldd	r18, Y+30	; 0x1e
    63f4:	3f 8d       	ldd	r19, Y+31	; 0x1f
    63f6:	22 33       	cpi	r18, 0x32	; 50
    63f8:	31 05       	cpc	r19, r1
    63fa:	b1 f0       	breq	.+44     	; 0x6428 <vManual_LEDMenu+0x1a2>
    63fc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    63fe:	9f 8d       	ldd	r25, Y+31	; 0x1f
    6400:	83 33       	cpi	r24, 0x33	; 51
    6402:	91 05       	cpc	r25, r1
    6404:	c9 f0       	breq	.+50     	; 0x6438 <vManual_LEDMenu+0x1b2>
    6406:	1f c0       	rjmp	.+62     	; 0x6446 <vManual_LEDMenu+0x1c0>
		case '0':
			LCD_DisplayStringRowColumn(0, 0, "LED 1 ON");
    6408:	2d ea       	ldi	r18, 0xAD	; 173
    640a:	30 e0       	ldi	r19, 0x00	; 0
    640c:	80 e0       	ldi	r24, 0x00	; 0
    640e:	60 e0       	ldi	r22, 0x00	; 0
    6410:	a9 01       	movw	r20, r18
    6412:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6416:	17 c0       	rjmp	.+46     	; 0x6446 <vManual_LEDMenu+0x1c0>
			break;
		case '1':
			LCD_DisplayStringRowColumn(0, 0, "LED 1 OFF");
    6418:	26 eb       	ldi	r18, 0xB6	; 182
    641a:	30 e0       	ldi	r19, 0x00	; 0
    641c:	80 e0       	ldi	r24, 0x00	; 0
    641e:	60 e0       	ldi	r22, 0x00	; 0
    6420:	a9 01       	movw	r20, r18
    6422:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6426:	0f c0       	rjmp	.+30     	; 0x6446 <vManual_LEDMenu+0x1c0>
			break;
		case '2':
			LCD_DisplayStringRowColumn(0, 0, "LED 2 ON");
    6428:	20 ec       	ldi	r18, 0xC0	; 192
    642a:	30 e0       	ldi	r19, 0x00	; 0
    642c:	80 e0       	ldi	r24, 0x00	; 0
    642e:	60 e0       	ldi	r22, 0x00	; 0
    6430:	a9 01       	movw	r20, r18
    6432:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6436:	07 c0       	rjmp	.+14     	; 0x6446 <vManual_LEDMenu+0x1c0>
			break;
		case '3':
			LCD_DisplayStringRowColumn(0, 0, "LED 2 OFF");
    6438:	29 ec       	ldi	r18, 0xC9	; 201
    643a:	30 e0       	ldi	r19, 0x00	; 0
    643c:	80 e0       	ldi	r24, 0x00	; 0
    643e:	60 e0       	ldi	r22, 0x00	; 0
    6440:	a9 01       	movw	r20, r18
    6442:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6446:	80 e0       	ldi	r24, 0x00	; 0
    6448:	90 e0       	ldi	r25, 0x00	; 0
    644a:	aa ef       	ldi	r26, 0xFA	; 250
    644c:	b3 e4       	ldi	r27, 0x43	; 67
    644e:	8b 87       	std	Y+11, r24	; 0x0b
    6450:	9c 87       	std	Y+12, r25	; 0x0c
    6452:	ad 87       	std	Y+13, r26	; 0x0d
    6454:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6456:	6b 85       	ldd	r22, Y+11	; 0x0b
    6458:	7c 85       	ldd	r23, Y+12	; 0x0c
    645a:	8d 85       	ldd	r24, Y+13	; 0x0d
    645c:	9e 85       	ldd	r25, Y+14	; 0x0e
    645e:	20 e0       	ldi	r18, 0x00	; 0
    6460:	30 e0       	ldi	r19, 0x00	; 0
    6462:	4a ef       	ldi	r20, 0xFA	; 250
    6464:	54 e4       	ldi	r21, 0x44	; 68
    6466:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    646a:	dc 01       	movw	r26, r24
    646c:	cb 01       	movw	r24, r22
    646e:	8f 83       	std	Y+7, r24	; 0x07
    6470:	98 87       	std	Y+8, r25	; 0x08
    6472:	a9 87       	std	Y+9, r26	; 0x09
    6474:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6476:	6f 81       	ldd	r22, Y+7	; 0x07
    6478:	78 85       	ldd	r23, Y+8	; 0x08
    647a:	89 85       	ldd	r24, Y+9	; 0x09
    647c:	9a 85       	ldd	r25, Y+10	; 0x0a
    647e:	20 e0       	ldi	r18, 0x00	; 0
    6480:	30 e0       	ldi	r19, 0x00	; 0
    6482:	40 e8       	ldi	r20, 0x80	; 128
    6484:	5f e3       	ldi	r21, 0x3F	; 63
    6486:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    648a:	88 23       	and	r24, r24
    648c:	2c f4       	brge	.+10     	; 0x6498 <vManual_LEDMenu+0x212>
		__ticks = 1;
    648e:	81 e0       	ldi	r24, 0x01	; 1
    6490:	90 e0       	ldi	r25, 0x00	; 0
    6492:	9e 83       	std	Y+6, r25	; 0x06
    6494:	8d 83       	std	Y+5, r24	; 0x05
    6496:	3f c0       	rjmp	.+126    	; 0x6516 <vManual_LEDMenu+0x290>
	else if (__tmp > 65535)
    6498:	6f 81       	ldd	r22, Y+7	; 0x07
    649a:	78 85       	ldd	r23, Y+8	; 0x08
    649c:	89 85       	ldd	r24, Y+9	; 0x09
    649e:	9a 85       	ldd	r25, Y+10	; 0x0a
    64a0:	20 e0       	ldi	r18, 0x00	; 0
    64a2:	3f ef       	ldi	r19, 0xFF	; 255
    64a4:	4f e7       	ldi	r20, 0x7F	; 127
    64a6:	57 e4       	ldi	r21, 0x47	; 71
    64a8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    64ac:	18 16       	cp	r1, r24
    64ae:	4c f5       	brge	.+82     	; 0x6502 <vManual_LEDMenu+0x27c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    64b0:	6b 85       	ldd	r22, Y+11	; 0x0b
    64b2:	7c 85       	ldd	r23, Y+12	; 0x0c
    64b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    64b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    64b8:	20 e0       	ldi	r18, 0x00	; 0
    64ba:	30 e0       	ldi	r19, 0x00	; 0
    64bc:	40 e2       	ldi	r20, 0x20	; 32
    64be:	51 e4       	ldi	r21, 0x41	; 65
    64c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    64c4:	dc 01       	movw	r26, r24
    64c6:	cb 01       	movw	r24, r22
    64c8:	bc 01       	movw	r22, r24
    64ca:	cd 01       	movw	r24, r26
    64cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    64d0:	dc 01       	movw	r26, r24
    64d2:	cb 01       	movw	r24, r22
    64d4:	9e 83       	std	Y+6, r25	; 0x06
    64d6:	8d 83       	std	Y+5, r24	; 0x05
    64d8:	0f c0       	rjmp	.+30     	; 0x64f8 <vManual_LEDMenu+0x272>
    64da:	88 ec       	ldi	r24, 0xC8	; 200
    64dc:	90 e0       	ldi	r25, 0x00	; 0
    64de:	9c 83       	std	Y+4, r25	; 0x04
    64e0:	8b 83       	std	Y+3, r24	; 0x03
    64e2:	8b 81       	ldd	r24, Y+3	; 0x03
    64e4:	9c 81       	ldd	r25, Y+4	; 0x04
    64e6:	01 97       	sbiw	r24, 0x01	; 1
    64e8:	f1 f7       	brne	.-4      	; 0x64e6 <vManual_LEDMenu+0x260>
    64ea:	9c 83       	std	Y+4, r25	; 0x04
    64ec:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    64ee:	8d 81       	ldd	r24, Y+5	; 0x05
    64f0:	9e 81       	ldd	r25, Y+6	; 0x06
    64f2:	01 97       	sbiw	r24, 0x01	; 1
    64f4:	9e 83       	std	Y+6, r25	; 0x06
    64f6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    64f8:	8d 81       	ldd	r24, Y+5	; 0x05
    64fa:	9e 81       	ldd	r25, Y+6	; 0x06
    64fc:	00 97       	sbiw	r24, 0x00	; 0
    64fe:	69 f7       	brne	.-38     	; 0x64da <vManual_LEDMenu+0x254>
    6500:	14 c0       	rjmp	.+40     	; 0x652a <vManual_LEDMenu+0x2a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6502:	6f 81       	ldd	r22, Y+7	; 0x07
    6504:	78 85       	ldd	r23, Y+8	; 0x08
    6506:	89 85       	ldd	r24, Y+9	; 0x09
    6508:	9a 85       	ldd	r25, Y+10	; 0x0a
    650a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    650e:	dc 01       	movw	r26, r24
    6510:	cb 01       	movw	r24, r22
    6512:	9e 83       	std	Y+6, r25	; 0x06
    6514:	8d 83       	std	Y+5, r24	; 0x05
    6516:	8d 81       	ldd	r24, Y+5	; 0x05
    6518:	9e 81       	ldd	r25, Y+6	; 0x06
    651a:	9a 83       	std	Y+2, r25	; 0x02
    651c:	89 83       	std	Y+1, r24	; 0x01
    651e:	89 81       	ldd	r24, Y+1	; 0x01
    6520:	9a 81       	ldd	r25, Y+2	; 0x02
    6522:	01 97       	sbiw	r24, 0x01	; 1
    6524:	f1 f7       	brne	.-4      	; 0x6522 <vManual_LEDMenu+0x29c>
    6526:	9a 83       	std	Y+2, r25	; 0x02
    6528:	89 83       	std	Y+1, r24	; 0x01
			break;
		default: break;
		}
		_delay_ms(500);
	}
}
    652a:	6f 96       	adiw	r28, 0x1f	; 31
    652c:	0f b6       	in	r0, 0x3f	; 63
    652e:	f8 94       	cli
    6530:	de bf       	out	0x3e, r29	; 62
    6532:	0f be       	out	0x3f, r0	; 63
    6534:	cd bf       	out	0x3d, r28	; 61
    6536:	cf 91       	pop	r28
    6538:	df 91       	pop	r29
    653a:	08 95       	ret

0000653c <vManual_FanMenu>:


// Fan Menu
void vManual_FanMenu(void) {
    653c:	df 93       	push	r29
    653e:	cf 93       	push	r28
    6540:	cd b7       	in	r28, 0x3d	; 61
    6542:	de b7       	in	r29, 0x3e	; 62
    6544:	6f 97       	sbiw	r28, 0x1f	; 31
    6546:	0f b6       	in	r0, 0x3f	; 63
    6548:	f8 94       	cli
    654a:	de bf       	out	0x3e, r29	; 62
    654c:	0f be       	out	0x3f, r0	; 63
    654e:	cd bf       	out	0x3d, r28	; 61
	LCD_ClearScreen();
    6550:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
	LCD_DisplayStringRowColumn(0,0,"4:OFF 5:L1 6:L2");
    6554:	23 ed       	ldi	r18, 0xD3	; 211
    6556:	30 e0       	ldi	r19, 0x00	; 0
    6558:	80 e0       	ldi	r24, 0x00	; 0
    655a:	60 e0       	ldi	r22, 0x00	; 0
    655c:	a9 01       	movw	r20, r18
    655e:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
	LCD_DisplayStringRowColumn(1,0,"7:L3  8:SD 9:TS");
    6562:	23 ee       	ldi	r18, 0xE3	; 227
    6564:	30 e0       	ldi	r19, 0x00	; 0
    6566:	81 e0       	ldi	r24, 0x01	; 1
    6568:	60 e0       	ldi	r22, 0x00	; 0
    656a:	a9 01       	movw	r20, r18
    656c:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>

	u8 cmd = KEYPAD_getPressedKey();
    6570:	0e 94 6d 2d 	call	0x5ada	; 0x5ada <KEYPAD_getPressedKey>
    6574:	8d 8f       	std	Y+29, r24	; 0x1d
    6576:	80 e0       	ldi	r24, 0x00	; 0
    6578:	90 e0       	ldi	r25, 0x00	; 0
    657a:	a6 e9       	ldi	r26, 0x96	; 150
    657c:	b3 e4       	ldi	r27, 0x43	; 67
    657e:	89 8f       	std	Y+25, r24	; 0x19
    6580:	9a 8f       	std	Y+26, r25	; 0x1a
    6582:	ab 8f       	std	Y+27, r26	; 0x1b
    6584:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6586:	69 8d       	ldd	r22, Y+25	; 0x19
    6588:	7a 8d       	ldd	r23, Y+26	; 0x1a
    658a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    658c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    658e:	20 e0       	ldi	r18, 0x00	; 0
    6590:	30 e0       	ldi	r19, 0x00	; 0
    6592:	4a ef       	ldi	r20, 0xFA	; 250
    6594:	54 e4       	ldi	r21, 0x44	; 68
    6596:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    659a:	dc 01       	movw	r26, r24
    659c:	cb 01       	movw	r24, r22
    659e:	8d 8b       	std	Y+21, r24	; 0x15
    65a0:	9e 8b       	std	Y+22, r25	; 0x16
    65a2:	af 8b       	std	Y+23, r26	; 0x17
    65a4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    65a6:	6d 89       	ldd	r22, Y+21	; 0x15
    65a8:	7e 89       	ldd	r23, Y+22	; 0x16
    65aa:	8f 89       	ldd	r24, Y+23	; 0x17
    65ac:	98 8d       	ldd	r25, Y+24	; 0x18
    65ae:	20 e0       	ldi	r18, 0x00	; 0
    65b0:	30 e0       	ldi	r19, 0x00	; 0
    65b2:	40 e8       	ldi	r20, 0x80	; 128
    65b4:	5f e3       	ldi	r21, 0x3F	; 63
    65b6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    65ba:	88 23       	and	r24, r24
    65bc:	2c f4       	brge	.+10     	; 0x65c8 <vManual_FanMenu+0x8c>
		__ticks = 1;
    65be:	81 e0       	ldi	r24, 0x01	; 1
    65c0:	90 e0       	ldi	r25, 0x00	; 0
    65c2:	9c 8b       	std	Y+20, r25	; 0x14
    65c4:	8b 8b       	std	Y+19, r24	; 0x13
    65c6:	3f c0       	rjmp	.+126    	; 0x6646 <vManual_FanMenu+0x10a>
	else if (__tmp > 65535)
    65c8:	6d 89       	ldd	r22, Y+21	; 0x15
    65ca:	7e 89       	ldd	r23, Y+22	; 0x16
    65cc:	8f 89       	ldd	r24, Y+23	; 0x17
    65ce:	98 8d       	ldd	r25, Y+24	; 0x18
    65d0:	20 e0       	ldi	r18, 0x00	; 0
    65d2:	3f ef       	ldi	r19, 0xFF	; 255
    65d4:	4f e7       	ldi	r20, 0x7F	; 127
    65d6:	57 e4       	ldi	r21, 0x47	; 71
    65d8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    65dc:	18 16       	cp	r1, r24
    65de:	4c f5       	brge	.+82     	; 0x6632 <vManual_FanMenu+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    65e0:	69 8d       	ldd	r22, Y+25	; 0x19
    65e2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    65e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    65e6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    65e8:	20 e0       	ldi	r18, 0x00	; 0
    65ea:	30 e0       	ldi	r19, 0x00	; 0
    65ec:	40 e2       	ldi	r20, 0x20	; 32
    65ee:	51 e4       	ldi	r21, 0x41	; 65
    65f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    65f4:	dc 01       	movw	r26, r24
    65f6:	cb 01       	movw	r24, r22
    65f8:	bc 01       	movw	r22, r24
    65fa:	cd 01       	movw	r24, r26
    65fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6600:	dc 01       	movw	r26, r24
    6602:	cb 01       	movw	r24, r22
    6604:	9c 8b       	std	Y+20, r25	; 0x14
    6606:	8b 8b       	std	Y+19, r24	; 0x13
    6608:	0f c0       	rjmp	.+30     	; 0x6628 <vManual_FanMenu+0xec>
    660a:	88 ec       	ldi	r24, 0xC8	; 200
    660c:	90 e0       	ldi	r25, 0x00	; 0
    660e:	9a 8b       	std	Y+18, r25	; 0x12
    6610:	89 8b       	std	Y+17, r24	; 0x11
    6612:	89 89       	ldd	r24, Y+17	; 0x11
    6614:	9a 89       	ldd	r25, Y+18	; 0x12
    6616:	01 97       	sbiw	r24, 0x01	; 1
    6618:	f1 f7       	brne	.-4      	; 0x6616 <vManual_FanMenu+0xda>
    661a:	9a 8b       	std	Y+18, r25	; 0x12
    661c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    661e:	8b 89       	ldd	r24, Y+19	; 0x13
    6620:	9c 89       	ldd	r25, Y+20	; 0x14
    6622:	01 97       	sbiw	r24, 0x01	; 1
    6624:	9c 8b       	std	Y+20, r25	; 0x14
    6626:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6628:	8b 89       	ldd	r24, Y+19	; 0x13
    662a:	9c 89       	ldd	r25, Y+20	; 0x14
    662c:	00 97       	sbiw	r24, 0x00	; 0
    662e:	69 f7       	brne	.-38     	; 0x660a <vManual_FanMenu+0xce>
    6630:	14 c0       	rjmp	.+40     	; 0x665a <vManual_FanMenu+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6632:	6d 89       	ldd	r22, Y+21	; 0x15
    6634:	7e 89       	ldd	r23, Y+22	; 0x16
    6636:	8f 89       	ldd	r24, Y+23	; 0x17
    6638:	98 8d       	ldd	r25, Y+24	; 0x18
    663a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    663e:	dc 01       	movw	r26, r24
    6640:	cb 01       	movw	r24, r22
    6642:	9c 8b       	std	Y+20, r25	; 0x14
    6644:	8b 8b       	std	Y+19, r24	; 0x13
    6646:	8b 89       	ldd	r24, Y+19	; 0x13
    6648:	9c 89       	ldd	r25, Y+20	; 0x14
    664a:	98 8b       	std	Y+16, r25	; 0x10
    664c:	8f 87       	std	Y+15, r24	; 0x0f
    664e:	8f 85       	ldd	r24, Y+15	; 0x0f
    6650:	98 89       	ldd	r25, Y+16	; 0x10
    6652:	01 97       	sbiw	r24, 0x01	; 1
    6654:	f1 f7       	brne	.-4      	; 0x6652 <vManual_FanMenu+0x116>
    6656:	98 8b       	std	Y+16, r25	; 0x10
    6658:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(300);

	if(cmd >= '4' && cmd <= '9') {
    665a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    665c:	84 33       	cpi	r24, 0x34	; 52
    665e:	08 f4       	brcc	.+2      	; 0x6662 <vManual_FanMenu+0x126>
    6660:	d4 c0       	rjmp	.+424    	; 0x680a <vManual_FanMenu+0x2ce>
    6662:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6664:	8a 33       	cpi	r24, 0x3A	; 58
    6666:	08 f0       	brcs	.+2      	; 0x666a <vManual_FanMenu+0x12e>
    6668:	d0 c0       	rjmp	.+416    	; 0x680a <vManual_FanMenu+0x2ce>
		Master_SendCommand(cmd);
    666a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    666c:	0e 94 2c 31 	call	0x6258	; 0x6258 <Master_SendCommand>
		LCD_ClearScreen();
    6670:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		switch(cmd) {
    6674:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6676:	28 2f       	mov	r18, r24
    6678:	30 e0       	ldi	r19, 0x00	; 0
    667a:	3f 8f       	std	Y+31, r19	; 0x1f
    667c:	2e 8f       	std	Y+30, r18	; 0x1e
    667e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6680:	9f 8d       	ldd	r25, Y+31	; 0x1f
    6682:	86 33       	cpi	r24, 0x36	; 54
    6684:	91 05       	cpc	r25, r1
    6686:	81 f1       	breq	.+96     	; 0x66e8 <vManual_FanMenu+0x1ac>
    6688:	2e 8d       	ldd	r18, Y+30	; 0x1e
    668a:	3f 8d       	ldd	r19, Y+31	; 0x1f
    668c:	27 33       	cpi	r18, 0x37	; 55
    668e:	31 05       	cpc	r19, r1
    6690:	5c f4       	brge	.+22     	; 0x66a8 <vManual_FanMenu+0x16c>
    6692:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6694:	9f 8d       	ldd	r25, Y+31	; 0x1f
    6696:	84 33       	cpi	r24, 0x34	; 52
    6698:	91 05       	cpc	r25, r1
    669a:	b1 f0       	breq	.+44     	; 0x66c8 <vManual_FanMenu+0x18c>
    669c:	2e 8d       	ldd	r18, Y+30	; 0x1e
    669e:	3f 8d       	ldd	r19, Y+31	; 0x1f
    66a0:	25 33       	cpi	r18, 0x35	; 53
    66a2:	31 05       	cpc	r19, r1
    66a4:	c9 f0       	breq	.+50     	; 0x66d8 <vManual_FanMenu+0x19c>
    66a6:	3f c0       	rjmp	.+126    	; 0x6726 <vManual_FanMenu+0x1ea>
    66a8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    66aa:	9f 8d       	ldd	r25, Y+31	; 0x1f
    66ac:	88 33       	cpi	r24, 0x38	; 56
    66ae:	91 05       	cpc	r25, r1
    66b0:	59 f1       	breq	.+86     	; 0x6708 <vManual_FanMenu+0x1cc>
    66b2:	2e 8d       	ldd	r18, Y+30	; 0x1e
    66b4:	3f 8d       	ldd	r19, Y+31	; 0x1f
    66b6:	28 33       	cpi	r18, 0x38	; 56
    66b8:	31 05       	cpc	r19, r1
    66ba:	f4 f0       	brlt	.+60     	; 0x66f8 <vManual_FanMenu+0x1bc>
    66bc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    66be:	9f 8d       	ldd	r25, Y+31	; 0x1f
    66c0:	89 33       	cpi	r24, 0x39	; 57
    66c2:	91 05       	cpc	r25, r1
    66c4:	49 f1       	breq	.+82     	; 0x6718 <vManual_FanMenu+0x1dc>
    66c6:	2f c0       	rjmp	.+94     	; 0x6726 <vManual_FanMenu+0x1ea>
		case '4':
			LCD_DisplayStringRowColumn(0, 0, "Level 0 ON");
    66c8:	23 ef       	ldi	r18, 0xF3	; 243
    66ca:	30 e0       	ldi	r19, 0x00	; 0
    66cc:	80 e0       	ldi	r24, 0x00	; 0
    66ce:	60 e0       	ldi	r22, 0x00	; 0
    66d0:	a9 01       	movw	r20, r18
    66d2:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    66d6:	27 c0       	rjmp	.+78     	; 0x6726 <vManual_FanMenu+0x1ea>
			break;
		case '5':
			LCD_DisplayStringRowColumn(0, 0, "Level 1 ON");
    66d8:	2e ef       	ldi	r18, 0xFE	; 254
    66da:	30 e0       	ldi	r19, 0x00	; 0
    66dc:	80 e0       	ldi	r24, 0x00	; 0
    66de:	60 e0       	ldi	r22, 0x00	; 0
    66e0:	a9 01       	movw	r20, r18
    66e2:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    66e6:	1f c0       	rjmp	.+62     	; 0x6726 <vManual_FanMenu+0x1ea>
			break;
		case '6':
			LCD_DisplayStringRowColumn(0, 0, "Level 2 ON");
    66e8:	29 e0       	ldi	r18, 0x09	; 9
    66ea:	31 e0       	ldi	r19, 0x01	; 1
    66ec:	80 e0       	ldi	r24, 0x00	; 0
    66ee:	60 e0       	ldi	r22, 0x00	; 0
    66f0:	a9 01       	movw	r20, r18
    66f2:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    66f6:	17 c0       	rjmp	.+46     	; 0x6726 <vManual_FanMenu+0x1ea>
			break;
		case '7':
			LCD_DisplayStringRowColumn(0, 0, "Level 3 ON");
    66f8:	24 e1       	ldi	r18, 0x14	; 20
    66fa:	31 e0       	ldi	r19, 0x01	; 1
    66fc:	80 e0       	ldi	r24, 0x00	; 0
    66fe:	60 e0       	ldi	r22, 0x00	; 0
    6700:	a9 01       	movw	r20, r18
    6702:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6706:	0f c0       	rjmp	.+30     	; 0x6726 <vManual_FanMenu+0x1ea>
			break;
		case '8':
			LCD_DisplayStringRowColumn(0, 0, "Wel3aaa!!");
    6708:	2f e1       	ldi	r18, 0x1F	; 31
    670a:	31 e0       	ldi	r19, 0x01	; 1
    670c:	80 e0       	ldi	r24, 0x00	; 0
    670e:	60 e0       	ldi	r22, 0x00	; 0
    6710:	a9 01       	movw	r20, r18
    6712:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6716:	07 c0       	rjmp	.+14     	; 0x6726 <vManual_FanMenu+0x1ea>
			break;
		case '9':
			LCD_DisplayStringRowColumn(0, 0, "TEMPRATURE MODE");
    6718:	29 e2       	ldi	r18, 0x29	; 41
    671a:	31 e0       	ldi	r19, 0x01	; 1
    671c:	80 e0       	ldi	r24, 0x00	; 0
    671e:	60 e0       	ldi	r22, 0x00	; 0
    6720:	a9 01       	movw	r20, r18
    6722:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6726:	80 e0       	ldi	r24, 0x00	; 0
    6728:	90 e0       	ldi	r25, 0x00	; 0
    672a:	aa ef       	ldi	r26, 0xFA	; 250
    672c:	b3 e4       	ldi	r27, 0x43	; 67
    672e:	8b 87       	std	Y+11, r24	; 0x0b
    6730:	9c 87       	std	Y+12, r25	; 0x0c
    6732:	ad 87       	std	Y+13, r26	; 0x0d
    6734:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6736:	6b 85       	ldd	r22, Y+11	; 0x0b
    6738:	7c 85       	ldd	r23, Y+12	; 0x0c
    673a:	8d 85       	ldd	r24, Y+13	; 0x0d
    673c:	9e 85       	ldd	r25, Y+14	; 0x0e
    673e:	20 e0       	ldi	r18, 0x00	; 0
    6740:	30 e0       	ldi	r19, 0x00	; 0
    6742:	4a ef       	ldi	r20, 0xFA	; 250
    6744:	54 e4       	ldi	r21, 0x44	; 68
    6746:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    674a:	dc 01       	movw	r26, r24
    674c:	cb 01       	movw	r24, r22
    674e:	8f 83       	std	Y+7, r24	; 0x07
    6750:	98 87       	std	Y+8, r25	; 0x08
    6752:	a9 87       	std	Y+9, r26	; 0x09
    6754:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6756:	6f 81       	ldd	r22, Y+7	; 0x07
    6758:	78 85       	ldd	r23, Y+8	; 0x08
    675a:	89 85       	ldd	r24, Y+9	; 0x09
    675c:	9a 85       	ldd	r25, Y+10	; 0x0a
    675e:	20 e0       	ldi	r18, 0x00	; 0
    6760:	30 e0       	ldi	r19, 0x00	; 0
    6762:	40 e8       	ldi	r20, 0x80	; 128
    6764:	5f e3       	ldi	r21, 0x3F	; 63
    6766:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    676a:	88 23       	and	r24, r24
    676c:	2c f4       	brge	.+10     	; 0x6778 <vManual_FanMenu+0x23c>
		__ticks = 1;
    676e:	81 e0       	ldi	r24, 0x01	; 1
    6770:	90 e0       	ldi	r25, 0x00	; 0
    6772:	9e 83       	std	Y+6, r25	; 0x06
    6774:	8d 83       	std	Y+5, r24	; 0x05
    6776:	3f c0       	rjmp	.+126    	; 0x67f6 <vManual_FanMenu+0x2ba>
	else if (__tmp > 65535)
    6778:	6f 81       	ldd	r22, Y+7	; 0x07
    677a:	78 85       	ldd	r23, Y+8	; 0x08
    677c:	89 85       	ldd	r24, Y+9	; 0x09
    677e:	9a 85       	ldd	r25, Y+10	; 0x0a
    6780:	20 e0       	ldi	r18, 0x00	; 0
    6782:	3f ef       	ldi	r19, 0xFF	; 255
    6784:	4f e7       	ldi	r20, 0x7F	; 127
    6786:	57 e4       	ldi	r21, 0x47	; 71
    6788:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    678c:	18 16       	cp	r1, r24
    678e:	4c f5       	brge	.+82     	; 0x67e2 <vManual_FanMenu+0x2a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6790:	6b 85       	ldd	r22, Y+11	; 0x0b
    6792:	7c 85       	ldd	r23, Y+12	; 0x0c
    6794:	8d 85       	ldd	r24, Y+13	; 0x0d
    6796:	9e 85       	ldd	r25, Y+14	; 0x0e
    6798:	20 e0       	ldi	r18, 0x00	; 0
    679a:	30 e0       	ldi	r19, 0x00	; 0
    679c:	40 e2       	ldi	r20, 0x20	; 32
    679e:	51 e4       	ldi	r21, 0x41	; 65
    67a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    67a4:	dc 01       	movw	r26, r24
    67a6:	cb 01       	movw	r24, r22
    67a8:	bc 01       	movw	r22, r24
    67aa:	cd 01       	movw	r24, r26
    67ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    67b0:	dc 01       	movw	r26, r24
    67b2:	cb 01       	movw	r24, r22
    67b4:	9e 83       	std	Y+6, r25	; 0x06
    67b6:	8d 83       	std	Y+5, r24	; 0x05
    67b8:	0f c0       	rjmp	.+30     	; 0x67d8 <vManual_FanMenu+0x29c>
    67ba:	88 ec       	ldi	r24, 0xC8	; 200
    67bc:	90 e0       	ldi	r25, 0x00	; 0
    67be:	9c 83       	std	Y+4, r25	; 0x04
    67c0:	8b 83       	std	Y+3, r24	; 0x03
    67c2:	8b 81       	ldd	r24, Y+3	; 0x03
    67c4:	9c 81       	ldd	r25, Y+4	; 0x04
    67c6:	01 97       	sbiw	r24, 0x01	; 1
    67c8:	f1 f7       	brne	.-4      	; 0x67c6 <vManual_FanMenu+0x28a>
    67ca:	9c 83       	std	Y+4, r25	; 0x04
    67cc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    67ce:	8d 81       	ldd	r24, Y+5	; 0x05
    67d0:	9e 81       	ldd	r25, Y+6	; 0x06
    67d2:	01 97       	sbiw	r24, 0x01	; 1
    67d4:	9e 83       	std	Y+6, r25	; 0x06
    67d6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    67d8:	8d 81       	ldd	r24, Y+5	; 0x05
    67da:	9e 81       	ldd	r25, Y+6	; 0x06
    67dc:	00 97       	sbiw	r24, 0x00	; 0
    67de:	69 f7       	brne	.-38     	; 0x67ba <vManual_FanMenu+0x27e>
    67e0:	14 c0       	rjmp	.+40     	; 0x680a <vManual_FanMenu+0x2ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    67e2:	6f 81       	ldd	r22, Y+7	; 0x07
    67e4:	78 85       	ldd	r23, Y+8	; 0x08
    67e6:	89 85       	ldd	r24, Y+9	; 0x09
    67e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    67ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    67ee:	dc 01       	movw	r26, r24
    67f0:	cb 01       	movw	r24, r22
    67f2:	9e 83       	std	Y+6, r25	; 0x06
    67f4:	8d 83       	std	Y+5, r24	; 0x05
    67f6:	8d 81       	ldd	r24, Y+5	; 0x05
    67f8:	9e 81       	ldd	r25, Y+6	; 0x06
    67fa:	9a 83       	std	Y+2, r25	; 0x02
    67fc:	89 83       	std	Y+1, r24	; 0x01
    67fe:	89 81       	ldd	r24, Y+1	; 0x01
    6800:	9a 81       	ldd	r25, Y+2	; 0x02
    6802:	01 97       	sbiw	r24, 0x01	; 1
    6804:	f1 f7       	brne	.-4      	; 0x6802 <vManual_FanMenu+0x2c6>
    6806:	9a 83       	std	Y+2, r25	; 0x02
    6808:	89 83       	std	Y+1, r24	; 0x01
			break;
		default: break;
		}
		_delay_ms(500);
	}
}
    680a:	6f 96       	adiw	r28, 0x1f	; 31
    680c:	0f b6       	in	r0, 0x3f	; 63
    680e:	f8 94       	cli
    6810:	de bf       	out	0x3e, r29	; 62
    6812:	0f be       	out	0x3f, r0	; 63
    6814:	cd bf       	out	0x3d, r28	; 61
    6816:	cf 91       	pop	r28
    6818:	df 91       	pop	r29
    681a:	08 95       	ret

0000681c <vManual_System>:


// Manual System
void vManual_System(void) {
    681c:	df 93       	push	r29
    681e:	cf 93       	push	r28
    6820:	cd b7       	in	r28, 0x3d	; 61
    6822:	de b7       	in	r29, 0x3e	; 62
    6824:	6d 97       	sbiw	r28, 0x1d	; 29
    6826:	0f b6       	in	r0, 0x3f	; 63
    6828:	f8 94       	cli
    682a:	de bf       	out	0x3e, r29	; 62
    682c:	0f be       	out	0x3f, r0	; 63
    682e:	cd bf       	out	0x3d, r28	; 61
	while(1) {
		LCD_ClearScreen();
    6830:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		LCD_DisplayStringRowColumn(0,0,"1: LED Menu");
    6834:	29 e3       	ldi	r18, 0x39	; 57
    6836:	31 e0       	ldi	r19, 0x01	; 1
    6838:	80 e0       	ldi	r24, 0x00	; 0
    683a:	60 e0       	ldi	r22, 0x00	; 0
    683c:	a9 01       	movw	r20, r18
    683e:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
		LCD_DisplayStringRowColumn(1,0,"2: Fan Menu");
    6842:	25 e4       	ldi	r18, 0x45	; 69
    6844:	31 e0       	ldi	r19, 0x01	; 1
    6846:	81 e0       	ldi	r24, 0x01	; 1
    6848:	60 e0       	ldi	r22, 0x00	; 0
    684a:	a9 01       	movw	r20, r18
    684c:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>

		u8 choice = KEYPAD_getPressedKey();
    6850:	0e 94 6d 2d 	call	0x5ada	; 0x5ada <KEYPAD_getPressedKey>
    6854:	8d 8f       	std	Y+29, r24	; 0x1d
    6856:	80 e0       	ldi	r24, 0x00	; 0
    6858:	90 e0       	ldi	r25, 0x00	; 0
    685a:	a6 e9       	ldi	r26, 0x96	; 150
    685c:	b3 e4       	ldi	r27, 0x43	; 67
    685e:	89 8f       	std	Y+25, r24	; 0x19
    6860:	9a 8f       	std	Y+26, r25	; 0x1a
    6862:	ab 8f       	std	Y+27, r26	; 0x1b
    6864:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6866:	69 8d       	ldd	r22, Y+25	; 0x19
    6868:	7a 8d       	ldd	r23, Y+26	; 0x1a
    686a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    686c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    686e:	20 e0       	ldi	r18, 0x00	; 0
    6870:	30 e0       	ldi	r19, 0x00	; 0
    6872:	4a ef       	ldi	r20, 0xFA	; 250
    6874:	54 e4       	ldi	r21, 0x44	; 68
    6876:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    687a:	dc 01       	movw	r26, r24
    687c:	cb 01       	movw	r24, r22
    687e:	8d 8b       	std	Y+21, r24	; 0x15
    6880:	9e 8b       	std	Y+22, r25	; 0x16
    6882:	af 8b       	std	Y+23, r26	; 0x17
    6884:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    6886:	6d 89       	ldd	r22, Y+21	; 0x15
    6888:	7e 89       	ldd	r23, Y+22	; 0x16
    688a:	8f 89       	ldd	r24, Y+23	; 0x17
    688c:	98 8d       	ldd	r25, Y+24	; 0x18
    688e:	20 e0       	ldi	r18, 0x00	; 0
    6890:	30 e0       	ldi	r19, 0x00	; 0
    6892:	40 e8       	ldi	r20, 0x80	; 128
    6894:	5f e3       	ldi	r21, 0x3F	; 63
    6896:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    689a:	88 23       	and	r24, r24
    689c:	2c f4       	brge	.+10     	; 0x68a8 <vManual_System+0x8c>
		__ticks = 1;
    689e:	81 e0       	ldi	r24, 0x01	; 1
    68a0:	90 e0       	ldi	r25, 0x00	; 0
    68a2:	9c 8b       	std	Y+20, r25	; 0x14
    68a4:	8b 8b       	std	Y+19, r24	; 0x13
    68a6:	3f c0       	rjmp	.+126    	; 0x6926 <vManual_System+0x10a>
	else if (__tmp > 65535)
    68a8:	6d 89       	ldd	r22, Y+21	; 0x15
    68aa:	7e 89       	ldd	r23, Y+22	; 0x16
    68ac:	8f 89       	ldd	r24, Y+23	; 0x17
    68ae:	98 8d       	ldd	r25, Y+24	; 0x18
    68b0:	20 e0       	ldi	r18, 0x00	; 0
    68b2:	3f ef       	ldi	r19, 0xFF	; 255
    68b4:	4f e7       	ldi	r20, 0x7F	; 127
    68b6:	57 e4       	ldi	r21, 0x47	; 71
    68b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    68bc:	18 16       	cp	r1, r24
    68be:	4c f5       	brge	.+82     	; 0x6912 <vManual_System+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    68c0:	69 8d       	ldd	r22, Y+25	; 0x19
    68c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    68c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    68c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    68c8:	20 e0       	ldi	r18, 0x00	; 0
    68ca:	30 e0       	ldi	r19, 0x00	; 0
    68cc:	40 e2       	ldi	r20, 0x20	; 32
    68ce:	51 e4       	ldi	r21, 0x41	; 65
    68d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    68d4:	dc 01       	movw	r26, r24
    68d6:	cb 01       	movw	r24, r22
    68d8:	bc 01       	movw	r22, r24
    68da:	cd 01       	movw	r24, r26
    68dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    68e0:	dc 01       	movw	r26, r24
    68e2:	cb 01       	movw	r24, r22
    68e4:	9c 8b       	std	Y+20, r25	; 0x14
    68e6:	8b 8b       	std	Y+19, r24	; 0x13
    68e8:	0f c0       	rjmp	.+30     	; 0x6908 <vManual_System+0xec>
    68ea:	88 ec       	ldi	r24, 0xC8	; 200
    68ec:	90 e0       	ldi	r25, 0x00	; 0
    68ee:	9a 8b       	std	Y+18, r25	; 0x12
    68f0:	89 8b       	std	Y+17, r24	; 0x11
    68f2:	89 89       	ldd	r24, Y+17	; 0x11
    68f4:	9a 89       	ldd	r25, Y+18	; 0x12
    68f6:	01 97       	sbiw	r24, 0x01	; 1
    68f8:	f1 f7       	brne	.-4      	; 0x68f6 <vManual_System+0xda>
    68fa:	9a 8b       	std	Y+18, r25	; 0x12
    68fc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    68fe:	8b 89       	ldd	r24, Y+19	; 0x13
    6900:	9c 89       	ldd	r25, Y+20	; 0x14
    6902:	01 97       	sbiw	r24, 0x01	; 1
    6904:	9c 8b       	std	Y+20, r25	; 0x14
    6906:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6908:	8b 89       	ldd	r24, Y+19	; 0x13
    690a:	9c 89       	ldd	r25, Y+20	; 0x14
    690c:	00 97       	sbiw	r24, 0x00	; 0
    690e:	69 f7       	brne	.-38     	; 0x68ea <vManual_System+0xce>
    6910:	14 c0       	rjmp	.+40     	; 0x693a <vManual_System+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6912:	6d 89       	ldd	r22, Y+21	; 0x15
    6914:	7e 89       	ldd	r23, Y+22	; 0x16
    6916:	8f 89       	ldd	r24, Y+23	; 0x17
    6918:	98 8d       	ldd	r25, Y+24	; 0x18
    691a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    691e:	dc 01       	movw	r26, r24
    6920:	cb 01       	movw	r24, r22
    6922:	9c 8b       	std	Y+20, r25	; 0x14
    6924:	8b 8b       	std	Y+19, r24	; 0x13
    6926:	8b 89       	ldd	r24, Y+19	; 0x13
    6928:	9c 89       	ldd	r25, Y+20	; 0x14
    692a:	98 8b       	std	Y+16, r25	; 0x10
    692c:	8f 87       	std	Y+15, r24	; 0x0f
    692e:	8f 85       	ldd	r24, Y+15	; 0x0f
    6930:	98 89       	ldd	r25, Y+16	; 0x10
    6932:	01 97       	sbiw	r24, 0x01	; 1
    6934:	f1 f7       	brne	.-4      	; 0x6932 <vManual_System+0x116>
    6936:	98 8b       	std	Y+16, r25	; 0x10
    6938:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(300);

		if(choice == '1') {
    693a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    693c:	81 33       	cpi	r24, 0x31	; 49
    693e:	19 f4       	brne	.+6      	; 0x6946 <vManual_System+0x12a>
			vManual_LEDMenu();
    6940:	0e 94 43 31 	call	0x6286	; 0x6286 <vManual_LEDMenu>
    6944:	75 cf       	rjmp	.-278    	; 0x6830 <vManual_System+0x14>
		} else if(choice == '2') {
    6946:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6948:	82 33       	cpi	r24, 0x32	; 50
    694a:	19 f4       	brne	.+6      	; 0x6952 <vManual_System+0x136>
			vManual_FanMenu();
    694c:	0e 94 9e 32 	call	0x653c	; 0x653c <vManual_FanMenu>
    6950:	6f cf       	rjmp	.-290    	; 0x6830 <vManual_System+0x14>
		} else {
			LCD_ClearScreen();
    6952:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
			LCD_DisplayString("Invalid");
    6956:	81 e5       	ldi	r24, 0x51	; 81
    6958:	91 e0       	ldi	r25, 0x01	; 1
    695a:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
    695e:	80 e0       	ldi	r24, 0x00	; 0
    6960:	90 e0       	ldi	r25, 0x00	; 0
    6962:	aa ef       	ldi	r26, 0xFA	; 250
    6964:	b3 e4       	ldi	r27, 0x43	; 67
    6966:	8b 87       	std	Y+11, r24	; 0x0b
    6968:	9c 87       	std	Y+12, r25	; 0x0c
    696a:	ad 87       	std	Y+13, r26	; 0x0d
    696c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    696e:	6b 85       	ldd	r22, Y+11	; 0x0b
    6970:	7c 85       	ldd	r23, Y+12	; 0x0c
    6972:	8d 85       	ldd	r24, Y+13	; 0x0d
    6974:	9e 85       	ldd	r25, Y+14	; 0x0e
    6976:	20 e0       	ldi	r18, 0x00	; 0
    6978:	30 e0       	ldi	r19, 0x00	; 0
    697a:	4a ef       	ldi	r20, 0xFA	; 250
    697c:	54 e4       	ldi	r21, 0x44	; 68
    697e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6982:	dc 01       	movw	r26, r24
    6984:	cb 01       	movw	r24, r22
    6986:	8f 83       	std	Y+7, r24	; 0x07
    6988:	98 87       	std	Y+8, r25	; 0x08
    698a:	a9 87       	std	Y+9, r26	; 0x09
    698c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    698e:	6f 81       	ldd	r22, Y+7	; 0x07
    6990:	78 85       	ldd	r23, Y+8	; 0x08
    6992:	89 85       	ldd	r24, Y+9	; 0x09
    6994:	9a 85       	ldd	r25, Y+10	; 0x0a
    6996:	20 e0       	ldi	r18, 0x00	; 0
    6998:	30 e0       	ldi	r19, 0x00	; 0
    699a:	40 e8       	ldi	r20, 0x80	; 128
    699c:	5f e3       	ldi	r21, 0x3F	; 63
    699e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    69a2:	88 23       	and	r24, r24
    69a4:	2c f4       	brge	.+10     	; 0x69b0 <vManual_System+0x194>
		__ticks = 1;
    69a6:	81 e0       	ldi	r24, 0x01	; 1
    69a8:	90 e0       	ldi	r25, 0x00	; 0
    69aa:	9e 83       	std	Y+6, r25	; 0x06
    69ac:	8d 83       	std	Y+5, r24	; 0x05
    69ae:	3f c0       	rjmp	.+126    	; 0x6a2e <vManual_System+0x212>
	else if (__tmp > 65535)
    69b0:	6f 81       	ldd	r22, Y+7	; 0x07
    69b2:	78 85       	ldd	r23, Y+8	; 0x08
    69b4:	89 85       	ldd	r24, Y+9	; 0x09
    69b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    69b8:	20 e0       	ldi	r18, 0x00	; 0
    69ba:	3f ef       	ldi	r19, 0xFF	; 255
    69bc:	4f e7       	ldi	r20, 0x7F	; 127
    69be:	57 e4       	ldi	r21, 0x47	; 71
    69c0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    69c4:	18 16       	cp	r1, r24
    69c6:	4c f5       	brge	.+82     	; 0x6a1a <vManual_System+0x1fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    69c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    69ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    69cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    69ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    69d0:	20 e0       	ldi	r18, 0x00	; 0
    69d2:	30 e0       	ldi	r19, 0x00	; 0
    69d4:	40 e2       	ldi	r20, 0x20	; 32
    69d6:	51 e4       	ldi	r21, 0x41	; 65
    69d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    69dc:	dc 01       	movw	r26, r24
    69de:	cb 01       	movw	r24, r22
    69e0:	bc 01       	movw	r22, r24
    69e2:	cd 01       	movw	r24, r26
    69e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    69e8:	dc 01       	movw	r26, r24
    69ea:	cb 01       	movw	r24, r22
    69ec:	9e 83       	std	Y+6, r25	; 0x06
    69ee:	8d 83       	std	Y+5, r24	; 0x05
    69f0:	0f c0       	rjmp	.+30     	; 0x6a10 <vManual_System+0x1f4>
    69f2:	88 ec       	ldi	r24, 0xC8	; 200
    69f4:	90 e0       	ldi	r25, 0x00	; 0
    69f6:	9c 83       	std	Y+4, r25	; 0x04
    69f8:	8b 83       	std	Y+3, r24	; 0x03
    69fa:	8b 81       	ldd	r24, Y+3	; 0x03
    69fc:	9c 81       	ldd	r25, Y+4	; 0x04
    69fe:	01 97       	sbiw	r24, 0x01	; 1
    6a00:	f1 f7       	brne	.-4      	; 0x69fe <vManual_System+0x1e2>
    6a02:	9c 83       	std	Y+4, r25	; 0x04
    6a04:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6a06:	8d 81       	ldd	r24, Y+5	; 0x05
    6a08:	9e 81       	ldd	r25, Y+6	; 0x06
    6a0a:	01 97       	sbiw	r24, 0x01	; 1
    6a0c:	9e 83       	std	Y+6, r25	; 0x06
    6a0e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6a10:	8d 81       	ldd	r24, Y+5	; 0x05
    6a12:	9e 81       	ldd	r25, Y+6	; 0x06
    6a14:	00 97       	sbiw	r24, 0x00	; 0
    6a16:	69 f7       	brne	.-38     	; 0x69f2 <vManual_System+0x1d6>
    6a18:	0b cf       	rjmp	.-490    	; 0x6830 <vManual_System+0x14>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6a1a:	6f 81       	ldd	r22, Y+7	; 0x07
    6a1c:	78 85       	ldd	r23, Y+8	; 0x08
    6a1e:	89 85       	ldd	r24, Y+9	; 0x09
    6a20:	9a 85       	ldd	r25, Y+10	; 0x0a
    6a22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6a26:	dc 01       	movw	r26, r24
    6a28:	cb 01       	movw	r24, r22
    6a2a:	9e 83       	std	Y+6, r25	; 0x06
    6a2c:	8d 83       	std	Y+5, r24	; 0x05
    6a2e:	8d 81       	ldd	r24, Y+5	; 0x05
    6a30:	9e 81       	ldd	r25, Y+6	; 0x06
    6a32:	9a 83       	std	Y+2, r25	; 0x02
    6a34:	89 83       	std	Y+1, r24	; 0x01
    6a36:	89 81       	ldd	r24, Y+1	; 0x01
    6a38:	9a 81       	ldd	r25, Y+2	; 0x02
    6a3a:	01 97       	sbiw	r24, 0x01	; 1
    6a3c:	f1 f7       	brne	.-4      	; 0x6a3a <vManual_System+0x21e>
    6a3e:	9a 83       	std	Y+2, r25	; 0x02
    6a40:	89 83       	std	Y+1, r24	; 0x01
    6a42:	f6 ce       	rjmp	.-532    	; 0x6830 <vManual_System+0x14>

00006a44 <vBluetooth_Mode>:
		}
	}
}

// Bluetooth Mode
void vBluetooth_Mode(void) {
    6a44:	df 93       	push	r29
    6a46:	cf 93       	push	r28
    6a48:	cd b7       	in	r28, 0x3d	; 61
    6a4a:	de b7       	in	r29, 0x3e	; 62
    6a4c:	61 97       	sbiw	r28, 0x11	; 17
    6a4e:	0f b6       	in	r0, 0x3f	; 63
    6a50:	f8 94       	cli
    6a52:	de bf       	out	0x3e, r29	; 62
    6a54:	0f be       	out	0x3f, r0	; 63
    6a56:	cd bf       	out	0x3d, r28	; 61
	u8 data;
	while(1) {
		LCD_ClearScreen();
    6a58:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		LCD_DisplayStringRowColumn(0, 0, "BluetoothModeOn");
    6a5c:	29 e5       	ldi	r18, 0x59	; 89
    6a5e:	31 e0       	ldi	r19, 0x01	; 1
    6a60:	80 e0       	ldi	r24, 0x00	; 0
    6a62:	60 e0       	ldi	r22, 0x00	; 0
    6a64:	a9 01       	movw	r20, r18
    6a66:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
		UART_receiveByte(&data);   // Receive from phone
    6a6a:	ce 01       	movw	r24, r28
    6a6c:	0f 96       	adiw	r24, 0x0f	; 15
    6a6e:	0e 94 6d 07 	call	0xeda	; 0xeda <UART_receiveByte>
		Master_SendCommand(data);
    6a72:	8f 85       	ldd	r24, Y+15	; 0x0f
    6a74:	0e 94 2c 31 	call	0x6258	; 0x6258 <Master_SendCommand>
		LCD_ClearScreen();
    6a78:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
		switch(data) {
    6a7c:	8f 85       	ldd	r24, Y+15	; 0x0f
    6a7e:	28 2f       	mov	r18, r24
    6a80:	30 e0       	ldi	r19, 0x00	; 0
    6a82:	39 8b       	std	Y+17, r19	; 0x11
    6a84:	28 8b       	std	Y+16, r18	; 0x10
    6a86:	88 89       	ldd	r24, Y+16	; 0x10
    6a88:	99 89       	ldd	r25, Y+17	; 0x11
    6a8a:	84 33       	cpi	r24, 0x34	; 52
    6a8c:	91 05       	cpc	r25, r1
    6a8e:	09 f4       	brne	.+2      	; 0x6a92 <vBluetooth_Mode+0x4e>
    6a90:	66 c0       	rjmp	.+204    	; 0x6b5e <vBluetooth_Mode+0x11a>
    6a92:	28 89       	ldd	r18, Y+16	; 0x10
    6a94:	39 89       	ldd	r19, Y+17	; 0x11
    6a96:	25 33       	cpi	r18, 0x35	; 53
    6a98:	31 05       	cpc	r19, r1
    6a9a:	ec f4       	brge	.+58     	; 0x6ad6 <vBluetooth_Mode+0x92>
    6a9c:	88 89       	ldd	r24, Y+16	; 0x10
    6a9e:	99 89       	ldd	r25, Y+17	; 0x11
    6aa0:	81 33       	cpi	r24, 0x31	; 49
    6aa2:	91 05       	cpc	r25, r1
    6aa4:	09 f4       	brne	.+2      	; 0x6aa8 <vBluetooth_Mode+0x64>
    6aa6:	43 c0       	rjmp	.+134    	; 0x6b2e <vBluetooth_Mode+0xea>
    6aa8:	28 89       	ldd	r18, Y+16	; 0x10
    6aaa:	39 89       	ldd	r19, Y+17	; 0x11
    6aac:	22 33       	cpi	r18, 0x32	; 50
    6aae:	31 05       	cpc	r19, r1
    6ab0:	34 f4       	brge	.+12     	; 0x6abe <vBluetooth_Mode+0x7a>
    6ab2:	88 89       	ldd	r24, Y+16	; 0x10
    6ab4:	99 89       	ldd	r25, Y+17	; 0x11
    6ab6:	80 33       	cpi	r24, 0x30	; 48
    6ab8:	91 05       	cpc	r25, r1
    6aba:	89 f1       	breq	.+98     	; 0x6b1e <vBluetooth_Mode+0xda>
    6abc:	7f c0       	rjmp	.+254    	; 0x6bbc <vBluetooth_Mode+0x178>
    6abe:	28 89       	ldd	r18, Y+16	; 0x10
    6ac0:	39 89       	ldd	r19, Y+17	; 0x11
    6ac2:	22 33       	cpi	r18, 0x32	; 50
    6ac4:	31 05       	cpc	r19, r1
    6ac6:	d9 f1       	breq	.+118    	; 0x6b3e <vBluetooth_Mode+0xfa>
    6ac8:	88 89       	ldd	r24, Y+16	; 0x10
    6aca:	99 89       	ldd	r25, Y+17	; 0x11
    6acc:	83 33       	cpi	r24, 0x33	; 51
    6ace:	91 05       	cpc	r25, r1
    6ad0:	09 f4       	brne	.+2      	; 0x6ad4 <vBluetooth_Mode+0x90>
    6ad2:	3d c0       	rjmp	.+122    	; 0x6b4e <vBluetooth_Mode+0x10a>
    6ad4:	73 c0       	rjmp	.+230    	; 0x6bbc <vBluetooth_Mode+0x178>
    6ad6:	28 89       	ldd	r18, Y+16	; 0x10
    6ad8:	39 89       	ldd	r19, Y+17	; 0x11
    6ada:	27 33       	cpi	r18, 0x37	; 55
    6adc:	31 05       	cpc	r19, r1
    6ade:	09 f4       	brne	.+2      	; 0x6ae2 <vBluetooth_Mode+0x9e>
    6ae0:	56 c0       	rjmp	.+172    	; 0x6b8e <vBluetooth_Mode+0x14a>
    6ae2:	88 89       	ldd	r24, Y+16	; 0x10
    6ae4:	99 89       	ldd	r25, Y+17	; 0x11
    6ae6:	88 33       	cpi	r24, 0x38	; 56
    6ae8:	91 05       	cpc	r25, r1
    6aea:	64 f4       	brge	.+24     	; 0x6b04 <vBluetooth_Mode+0xc0>
    6aec:	28 89       	ldd	r18, Y+16	; 0x10
    6aee:	39 89       	ldd	r19, Y+17	; 0x11
    6af0:	25 33       	cpi	r18, 0x35	; 53
    6af2:	31 05       	cpc	r19, r1
    6af4:	e1 f1       	breq	.+120    	; 0x6b6e <vBluetooth_Mode+0x12a>
    6af6:	88 89       	ldd	r24, Y+16	; 0x10
    6af8:	99 89       	ldd	r25, Y+17	; 0x11
    6afa:	86 33       	cpi	r24, 0x36	; 54
    6afc:	91 05       	cpc	r25, r1
    6afe:	09 f4       	brne	.+2      	; 0x6b02 <vBluetooth_Mode+0xbe>
    6b00:	3e c0       	rjmp	.+124    	; 0x6b7e <vBluetooth_Mode+0x13a>
    6b02:	5c c0       	rjmp	.+184    	; 0x6bbc <vBluetooth_Mode+0x178>
    6b04:	28 89       	ldd	r18, Y+16	; 0x10
    6b06:	39 89       	ldd	r19, Y+17	; 0x11
    6b08:	28 33       	cpi	r18, 0x38	; 56
    6b0a:	31 05       	cpc	r19, r1
    6b0c:	09 f4       	brne	.+2      	; 0x6b10 <vBluetooth_Mode+0xcc>
    6b0e:	47 c0       	rjmp	.+142    	; 0x6b9e <vBluetooth_Mode+0x15a>
    6b10:	88 89       	ldd	r24, Y+16	; 0x10
    6b12:	99 89       	ldd	r25, Y+17	; 0x11
    6b14:	89 33       	cpi	r24, 0x39	; 57
    6b16:	91 05       	cpc	r25, r1
    6b18:	09 f4       	brne	.+2      	; 0x6b1c <vBluetooth_Mode+0xd8>
    6b1a:	49 c0       	rjmp	.+146    	; 0x6bae <vBluetooth_Mode+0x16a>
    6b1c:	4f c0       	rjmp	.+158    	; 0x6bbc <vBluetooth_Mode+0x178>
		case '0':
			LCD_DisplayStringRowColumn(0, 0, "LED 1 ON");
    6b1e:	2d ea       	ldi	r18, 0xAD	; 173
    6b20:	30 e0       	ldi	r19, 0x00	; 0
    6b22:	80 e0       	ldi	r24, 0x00	; 0
    6b24:	60 e0       	ldi	r22, 0x00	; 0
    6b26:	a9 01       	movw	r20, r18
    6b28:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b2c:	47 c0       	rjmp	.+142    	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '1':
			LCD_DisplayStringRowColumn(0, 0, "LED 1 OFF");
    6b2e:	26 eb       	ldi	r18, 0xB6	; 182
    6b30:	30 e0       	ldi	r19, 0x00	; 0
    6b32:	80 e0       	ldi	r24, 0x00	; 0
    6b34:	60 e0       	ldi	r22, 0x00	; 0
    6b36:	a9 01       	movw	r20, r18
    6b38:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b3c:	3f c0       	rjmp	.+126    	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '2':
			LCD_DisplayStringRowColumn(0, 0, "LED 2 ON");
    6b3e:	20 ec       	ldi	r18, 0xC0	; 192
    6b40:	30 e0       	ldi	r19, 0x00	; 0
    6b42:	80 e0       	ldi	r24, 0x00	; 0
    6b44:	60 e0       	ldi	r22, 0x00	; 0
    6b46:	a9 01       	movw	r20, r18
    6b48:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b4c:	37 c0       	rjmp	.+110    	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '3':
			LCD_DisplayStringRowColumn(0, 0, "LED 2 OFF");
    6b4e:	29 ec       	ldi	r18, 0xC9	; 201
    6b50:	30 e0       	ldi	r19, 0x00	; 0
    6b52:	80 e0       	ldi	r24, 0x00	; 0
    6b54:	60 e0       	ldi	r22, 0x00	; 0
    6b56:	a9 01       	movw	r20, r18
    6b58:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b5c:	2f c0       	rjmp	.+94     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '4':
			LCD_DisplayStringRowColumn(0, 0, "Level 0 ON");
    6b5e:	23 ef       	ldi	r18, 0xF3	; 243
    6b60:	30 e0       	ldi	r19, 0x00	; 0
    6b62:	80 e0       	ldi	r24, 0x00	; 0
    6b64:	60 e0       	ldi	r22, 0x00	; 0
    6b66:	a9 01       	movw	r20, r18
    6b68:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b6c:	27 c0       	rjmp	.+78     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '5':
			LCD_DisplayStringRowColumn(0, 0, "Level 1 ON");
    6b6e:	2e ef       	ldi	r18, 0xFE	; 254
    6b70:	30 e0       	ldi	r19, 0x00	; 0
    6b72:	80 e0       	ldi	r24, 0x00	; 0
    6b74:	60 e0       	ldi	r22, 0x00	; 0
    6b76:	a9 01       	movw	r20, r18
    6b78:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b7c:	1f c0       	rjmp	.+62     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '6':
			LCD_DisplayStringRowColumn(0, 0, "Level 2 ON");
    6b7e:	29 e0       	ldi	r18, 0x09	; 9
    6b80:	31 e0       	ldi	r19, 0x01	; 1
    6b82:	80 e0       	ldi	r24, 0x00	; 0
    6b84:	60 e0       	ldi	r22, 0x00	; 0
    6b86:	a9 01       	movw	r20, r18
    6b88:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b8c:	17 c0       	rjmp	.+46     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '7':
			LCD_DisplayStringRowColumn(0, 0, "Level 3 ON");
    6b8e:	24 e1       	ldi	r18, 0x14	; 20
    6b90:	31 e0       	ldi	r19, 0x01	; 1
    6b92:	80 e0       	ldi	r24, 0x00	; 0
    6b94:	60 e0       	ldi	r22, 0x00	; 0
    6b96:	a9 01       	movw	r20, r18
    6b98:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6b9c:	0f c0       	rjmp	.+30     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '8':
			LCD_DisplayStringRowColumn(0, 0, "Wel3aaa!!");
    6b9e:	2f e1       	ldi	r18, 0x1F	; 31
    6ba0:	31 e0       	ldi	r19, 0x01	; 1
    6ba2:	80 e0       	ldi	r24, 0x00	; 0
    6ba4:	60 e0       	ldi	r22, 0x00	; 0
    6ba6:	a9 01       	movw	r20, r18
    6ba8:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6bac:	07 c0       	rjmp	.+14     	; 0x6bbc <vBluetooth_Mode+0x178>
			break;
		case '9':
			LCD_DisplayStringRowColumn(0, 0, "TEMPRATURE MODE");
    6bae:	29 e2       	ldi	r18, 0x29	; 41
    6bb0:	31 e0       	ldi	r19, 0x01	; 1
    6bb2:	80 e0       	ldi	r24, 0x00	; 0
    6bb4:	60 e0       	ldi	r22, 0x00	; 0
    6bb6:	a9 01       	movw	r20, r18
    6bb8:	0e 94 4a 2d 	call	0x5a94	; 0x5a94 <LCD_DisplayStringRowColumn>
    6bbc:	80 e0       	ldi	r24, 0x00	; 0
    6bbe:	90 e0       	ldi	r25, 0x00	; 0
    6bc0:	aa ef       	ldi	r26, 0xFA	; 250
    6bc2:	b3 e4       	ldi	r27, 0x43	; 67
    6bc4:	8b 87       	std	Y+11, r24	; 0x0b
    6bc6:	9c 87       	std	Y+12, r25	; 0x0c
    6bc8:	ad 87       	std	Y+13, r26	; 0x0d
    6bca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6bcc:	6b 85       	ldd	r22, Y+11	; 0x0b
    6bce:	7c 85       	ldd	r23, Y+12	; 0x0c
    6bd0:	8d 85       	ldd	r24, Y+13	; 0x0d
    6bd2:	9e 85       	ldd	r25, Y+14	; 0x0e
    6bd4:	20 e0       	ldi	r18, 0x00	; 0
    6bd6:	30 e0       	ldi	r19, 0x00	; 0
    6bd8:	4a ef       	ldi	r20, 0xFA	; 250
    6bda:	54 e4       	ldi	r21, 0x44	; 68
    6bdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6be0:	dc 01       	movw	r26, r24
    6be2:	cb 01       	movw	r24, r22
    6be4:	8f 83       	std	Y+7, r24	; 0x07
    6be6:	98 87       	std	Y+8, r25	; 0x08
    6be8:	a9 87       	std	Y+9, r26	; 0x09
    6bea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6bec:	6f 81       	ldd	r22, Y+7	; 0x07
    6bee:	78 85       	ldd	r23, Y+8	; 0x08
    6bf0:	89 85       	ldd	r24, Y+9	; 0x09
    6bf2:	9a 85       	ldd	r25, Y+10	; 0x0a
    6bf4:	20 e0       	ldi	r18, 0x00	; 0
    6bf6:	30 e0       	ldi	r19, 0x00	; 0
    6bf8:	40 e8       	ldi	r20, 0x80	; 128
    6bfa:	5f e3       	ldi	r21, 0x3F	; 63
    6bfc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6c00:	88 23       	and	r24, r24
    6c02:	2c f4       	brge	.+10     	; 0x6c0e <vBluetooth_Mode+0x1ca>
		__ticks = 1;
    6c04:	81 e0       	ldi	r24, 0x01	; 1
    6c06:	90 e0       	ldi	r25, 0x00	; 0
    6c08:	9e 83       	std	Y+6, r25	; 0x06
    6c0a:	8d 83       	std	Y+5, r24	; 0x05
    6c0c:	3f c0       	rjmp	.+126    	; 0x6c8c <vBluetooth_Mode+0x248>
	else if (__tmp > 65535)
    6c0e:	6f 81       	ldd	r22, Y+7	; 0x07
    6c10:	78 85       	ldd	r23, Y+8	; 0x08
    6c12:	89 85       	ldd	r24, Y+9	; 0x09
    6c14:	9a 85       	ldd	r25, Y+10	; 0x0a
    6c16:	20 e0       	ldi	r18, 0x00	; 0
    6c18:	3f ef       	ldi	r19, 0xFF	; 255
    6c1a:	4f e7       	ldi	r20, 0x7F	; 127
    6c1c:	57 e4       	ldi	r21, 0x47	; 71
    6c1e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6c22:	18 16       	cp	r1, r24
    6c24:	4c f5       	brge	.+82     	; 0x6c78 <vBluetooth_Mode+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6c26:	6b 85       	ldd	r22, Y+11	; 0x0b
    6c28:	7c 85       	ldd	r23, Y+12	; 0x0c
    6c2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    6c2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    6c2e:	20 e0       	ldi	r18, 0x00	; 0
    6c30:	30 e0       	ldi	r19, 0x00	; 0
    6c32:	40 e2       	ldi	r20, 0x20	; 32
    6c34:	51 e4       	ldi	r21, 0x41	; 65
    6c36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6c3a:	dc 01       	movw	r26, r24
    6c3c:	cb 01       	movw	r24, r22
    6c3e:	bc 01       	movw	r22, r24
    6c40:	cd 01       	movw	r24, r26
    6c42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6c46:	dc 01       	movw	r26, r24
    6c48:	cb 01       	movw	r24, r22
    6c4a:	9e 83       	std	Y+6, r25	; 0x06
    6c4c:	8d 83       	std	Y+5, r24	; 0x05
    6c4e:	0f c0       	rjmp	.+30     	; 0x6c6e <vBluetooth_Mode+0x22a>
    6c50:	88 ec       	ldi	r24, 0xC8	; 200
    6c52:	90 e0       	ldi	r25, 0x00	; 0
    6c54:	9c 83       	std	Y+4, r25	; 0x04
    6c56:	8b 83       	std	Y+3, r24	; 0x03
    6c58:	8b 81       	ldd	r24, Y+3	; 0x03
    6c5a:	9c 81       	ldd	r25, Y+4	; 0x04
    6c5c:	01 97       	sbiw	r24, 0x01	; 1
    6c5e:	f1 f7       	brne	.-4      	; 0x6c5c <vBluetooth_Mode+0x218>
    6c60:	9c 83       	std	Y+4, r25	; 0x04
    6c62:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6c64:	8d 81       	ldd	r24, Y+5	; 0x05
    6c66:	9e 81       	ldd	r25, Y+6	; 0x06
    6c68:	01 97       	sbiw	r24, 0x01	; 1
    6c6a:	9e 83       	std	Y+6, r25	; 0x06
    6c6c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6c6e:	8d 81       	ldd	r24, Y+5	; 0x05
    6c70:	9e 81       	ldd	r25, Y+6	; 0x06
    6c72:	00 97       	sbiw	r24, 0x00	; 0
    6c74:	69 f7       	brne	.-38     	; 0x6c50 <vBluetooth_Mode+0x20c>
    6c76:	f0 ce       	rjmp	.-544    	; 0x6a58 <vBluetooth_Mode+0x14>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6c78:	6f 81       	ldd	r22, Y+7	; 0x07
    6c7a:	78 85       	ldd	r23, Y+8	; 0x08
    6c7c:	89 85       	ldd	r24, Y+9	; 0x09
    6c7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    6c80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6c84:	dc 01       	movw	r26, r24
    6c86:	cb 01       	movw	r24, r22
    6c88:	9e 83       	std	Y+6, r25	; 0x06
    6c8a:	8d 83       	std	Y+5, r24	; 0x05
    6c8c:	8d 81       	ldd	r24, Y+5	; 0x05
    6c8e:	9e 81       	ldd	r25, Y+6	; 0x06
    6c90:	9a 83       	std	Y+2, r25	; 0x02
    6c92:	89 83       	std	Y+1, r24	; 0x01
    6c94:	89 81       	ldd	r24, Y+1	; 0x01
    6c96:	9a 81       	ldd	r25, Y+2	; 0x02
    6c98:	01 97       	sbiw	r24, 0x01	; 1
    6c9a:	f1 f7       	brne	.-4      	; 0x6c98 <vBluetooth_Mode+0x254>
    6c9c:	9a 83       	std	Y+2, r25	; 0x02
    6c9e:	89 83       	std	Y+1, r24	; 0x01
    6ca0:	db ce       	rjmp	.-586    	; 0x6a58 <vBluetooth_Mode+0x14>

00006ca2 <Password_init>:
		}
		_delay_ms(500);
	}
}

void Password_init(void) {
    6ca2:	df 93       	push	r29
    6ca4:	cf 93       	push	r28
    6ca6:	00 d0       	rcall	.+0      	; 0x6ca8 <Password_init+0x6>
    6ca8:	00 d0       	rcall	.+0      	; 0x6caa <Password_init+0x8>
    6caa:	0f 92       	push	r0
    6cac:	cd b7       	in	r28, 0x3d	; 61
    6cae:	de b7       	in	r29, 0x3e	; 62
	u8 def[PASS_LEN] = {'1','2','3','4'};
    6cb0:	81 e3       	ldi	r24, 0x31	; 49
    6cb2:	8a 83       	std	Y+2, r24	; 0x02
    6cb4:	82 e3       	ldi	r24, 0x32	; 50
    6cb6:	8b 83       	std	Y+3, r24	; 0x03
    6cb8:	83 e3       	ldi	r24, 0x33	; 51
    6cba:	8c 83       	std	Y+4, r24	; 0x04
    6cbc:	84 e3       	ldi	r24, 0x34	; 52
    6cbe:	8d 83       	std	Y+5, r24	; 0x05
	for (u8 i = 0; i < PASS_LEN; i++) {
    6cc0:	19 82       	std	Y+1, r1	; 0x01
    6cc2:	15 c0       	rjmp	.+42     	; 0x6cee <Password_init+0x4c>
		EEPROM_writeByte(PASS_ADDR + i, def[i]);
    6cc4:	89 81       	ldd	r24, Y+1	; 0x01
    6cc6:	88 2f       	mov	r24, r24
    6cc8:	90 e0       	ldi	r25, 0x00	; 0
    6cca:	40 96       	adiw	r24, 0x10	; 16
    6ccc:	ac 01       	movw	r20, r24
    6cce:	89 81       	ldd	r24, Y+1	; 0x01
    6cd0:	28 2f       	mov	r18, r24
    6cd2:	30 e0       	ldi	r19, 0x00	; 0
    6cd4:	ce 01       	movw	r24, r28
    6cd6:	02 96       	adiw	r24, 0x02	; 2
    6cd8:	fc 01       	movw	r30, r24
    6cda:	e2 0f       	add	r30, r18
    6cdc:	f3 1f       	adc	r31, r19
    6cde:	20 81       	ld	r18, Z
    6ce0:	ca 01       	movw	r24, r20
    6ce2:	62 2f       	mov	r22, r18
    6ce4:	0e 94 ea 2e 	call	0x5dd4	; 0x5dd4 <EEPROM_writeByte>
	}
}

void Password_init(void) {
	u8 def[PASS_LEN] = {'1','2','3','4'};
	for (u8 i = 0; i < PASS_LEN; i++) {
    6ce8:	89 81       	ldd	r24, Y+1	; 0x01
    6cea:	8f 5f       	subi	r24, 0xFF	; 255
    6cec:	89 83       	std	Y+1, r24	; 0x01
    6cee:	89 81       	ldd	r24, Y+1	; 0x01
    6cf0:	84 30       	cpi	r24, 0x04	; 4
    6cf2:	40 f3       	brcs	.-48     	; 0x6cc4 <Password_init+0x22>
		EEPROM_writeByte(PASS_ADDR + i, def[i]);
	}
}
    6cf4:	0f 90       	pop	r0
    6cf6:	0f 90       	pop	r0
    6cf8:	0f 90       	pop	r0
    6cfa:	0f 90       	pop	r0
    6cfc:	0f 90       	pop	r0
    6cfe:	cf 91       	pop	r28
    6d00:	df 91       	pop	r29
    6d02:	08 95       	ret

00006d04 <Password_enter>:

static void Password_enter(u8 *buf) {
    6d04:	df 93       	push	r29
    6d06:	cf 93       	push	r28
    6d08:	cd b7       	in	r28, 0x3d	; 61
    6d0a:	de b7       	in	r29, 0x3e	; 62
    6d0c:	62 97       	sbiw	r28, 0x12	; 18
    6d0e:	0f b6       	in	r0, 0x3f	; 63
    6d10:	f8 94       	cli
    6d12:	de bf       	out	0x3e, r29	; 62
    6d14:	0f be       	out	0x3f, r0	; 63
    6d16:	cd bf       	out	0x3d, r28	; 61
    6d18:	9a 8b       	std	Y+18, r25	; 0x12
    6d1a:	89 8b       	std	Y+17, r24	; 0x11
	LCD_ClearScreen();
    6d1c:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
	LCD_DisplayString("Enter Pass:");
    6d20:	89 e6       	ldi	r24, 0x69	; 105
    6d22:	91 e0       	ldi	r25, 0x01	; 1
    6d24:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
	for (u8 i = 0; i < PASS_LEN; i++) {
    6d28:	18 8a       	std	Y+16, r1	; 0x10
    6d2a:	8b c0       	rjmp	.+278    	; 0x6e42 <Password_enter+0x13e>
		u8 key;
		do {
			key = KEYPAD_getPressedKey();
    6d2c:	0e 94 6d 2d 	call	0x5ada	; 0x5ada <KEYPAD_getPressedKey>
    6d30:	8f 87       	std	Y+15, r24	; 0x0f
		} while (!(key >= '0' && key <= '9'));
    6d32:	8f 85       	ldd	r24, Y+15	; 0x0f
    6d34:	80 33       	cpi	r24, 0x30	; 48
    6d36:	d0 f3       	brcs	.-12     	; 0x6d2c <Password_enter+0x28>
    6d38:	8f 85       	ldd	r24, Y+15	; 0x0f
    6d3a:	8a 33       	cpi	r24, 0x3A	; 58
    6d3c:	b8 f7       	brcc	.-18     	; 0x6d2c <Password_enter+0x28>

		buf[i] = key;
    6d3e:	88 89       	ldd	r24, Y+16	; 0x10
    6d40:	28 2f       	mov	r18, r24
    6d42:	30 e0       	ldi	r19, 0x00	; 0
    6d44:	89 89       	ldd	r24, Y+17	; 0x11
    6d46:	9a 89       	ldd	r25, Y+18	; 0x12
    6d48:	fc 01       	movw	r30, r24
    6d4a:	e2 0f       	add	r30, r18
    6d4c:	f3 1f       	adc	r31, r19
    6d4e:	8f 85       	ldd	r24, Y+15	; 0x0f
    6d50:	80 83       	st	Z, r24
		LCD_DisplayChar('*');
    6d52:	8a e2       	ldi	r24, 0x2A	; 42
    6d54:	0e 94 bf 25 	call	0x4b7e	; 0x4b7e <LCD_DisplayChar>
    6d58:	80 e0       	ldi	r24, 0x00	; 0
    6d5a:	90 e0       	ldi	r25, 0x00	; 0
    6d5c:	a1 ee       	ldi	r26, 0xE1	; 225
    6d5e:	b3 e4       	ldi	r27, 0x43	; 67
    6d60:	8b 87       	std	Y+11, r24	; 0x0b
    6d62:	9c 87       	std	Y+12, r25	; 0x0c
    6d64:	ad 87       	std	Y+13, r26	; 0x0d
    6d66:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6d68:	6b 85       	ldd	r22, Y+11	; 0x0b
    6d6a:	7c 85       	ldd	r23, Y+12	; 0x0c
    6d6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    6d6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    6d70:	20 e0       	ldi	r18, 0x00	; 0
    6d72:	30 e0       	ldi	r19, 0x00	; 0
    6d74:	4a ef       	ldi	r20, 0xFA	; 250
    6d76:	54 e4       	ldi	r21, 0x44	; 68
    6d78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6d7c:	dc 01       	movw	r26, r24
    6d7e:	cb 01       	movw	r24, r22
    6d80:	8f 83       	std	Y+7, r24	; 0x07
    6d82:	98 87       	std	Y+8, r25	; 0x08
    6d84:	a9 87       	std	Y+9, r26	; 0x09
    6d86:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6d88:	6f 81       	ldd	r22, Y+7	; 0x07
    6d8a:	78 85       	ldd	r23, Y+8	; 0x08
    6d8c:	89 85       	ldd	r24, Y+9	; 0x09
    6d8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    6d90:	20 e0       	ldi	r18, 0x00	; 0
    6d92:	30 e0       	ldi	r19, 0x00	; 0
    6d94:	40 e8       	ldi	r20, 0x80	; 128
    6d96:	5f e3       	ldi	r21, 0x3F	; 63
    6d98:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6d9c:	88 23       	and	r24, r24
    6d9e:	2c f4       	brge	.+10     	; 0x6daa <Password_enter+0xa6>
		__ticks = 1;
    6da0:	81 e0       	ldi	r24, 0x01	; 1
    6da2:	90 e0       	ldi	r25, 0x00	; 0
    6da4:	9e 83       	std	Y+6, r25	; 0x06
    6da6:	8d 83       	std	Y+5, r24	; 0x05
    6da8:	3f c0       	rjmp	.+126    	; 0x6e28 <Password_enter+0x124>
	else if (__tmp > 65535)
    6daa:	6f 81       	ldd	r22, Y+7	; 0x07
    6dac:	78 85       	ldd	r23, Y+8	; 0x08
    6dae:	89 85       	ldd	r24, Y+9	; 0x09
    6db0:	9a 85       	ldd	r25, Y+10	; 0x0a
    6db2:	20 e0       	ldi	r18, 0x00	; 0
    6db4:	3f ef       	ldi	r19, 0xFF	; 255
    6db6:	4f e7       	ldi	r20, 0x7F	; 127
    6db8:	57 e4       	ldi	r21, 0x47	; 71
    6dba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6dbe:	18 16       	cp	r1, r24
    6dc0:	4c f5       	brge	.+82     	; 0x6e14 <Password_enter+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6dc2:	6b 85       	ldd	r22, Y+11	; 0x0b
    6dc4:	7c 85       	ldd	r23, Y+12	; 0x0c
    6dc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    6dc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    6dca:	20 e0       	ldi	r18, 0x00	; 0
    6dcc:	30 e0       	ldi	r19, 0x00	; 0
    6dce:	40 e2       	ldi	r20, 0x20	; 32
    6dd0:	51 e4       	ldi	r21, 0x41	; 65
    6dd2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6dd6:	dc 01       	movw	r26, r24
    6dd8:	cb 01       	movw	r24, r22
    6dda:	bc 01       	movw	r22, r24
    6ddc:	cd 01       	movw	r24, r26
    6dde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6de2:	dc 01       	movw	r26, r24
    6de4:	cb 01       	movw	r24, r22
    6de6:	9e 83       	std	Y+6, r25	; 0x06
    6de8:	8d 83       	std	Y+5, r24	; 0x05
    6dea:	0f c0       	rjmp	.+30     	; 0x6e0a <Password_enter+0x106>
    6dec:	88 ec       	ldi	r24, 0xC8	; 200
    6dee:	90 e0       	ldi	r25, 0x00	; 0
    6df0:	9c 83       	std	Y+4, r25	; 0x04
    6df2:	8b 83       	std	Y+3, r24	; 0x03
    6df4:	8b 81       	ldd	r24, Y+3	; 0x03
    6df6:	9c 81       	ldd	r25, Y+4	; 0x04
    6df8:	01 97       	sbiw	r24, 0x01	; 1
    6dfa:	f1 f7       	brne	.-4      	; 0x6df8 <Password_enter+0xf4>
    6dfc:	9c 83       	std	Y+4, r25	; 0x04
    6dfe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6e00:	8d 81       	ldd	r24, Y+5	; 0x05
    6e02:	9e 81       	ldd	r25, Y+6	; 0x06
    6e04:	01 97       	sbiw	r24, 0x01	; 1
    6e06:	9e 83       	std	Y+6, r25	; 0x06
    6e08:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6e0a:	8d 81       	ldd	r24, Y+5	; 0x05
    6e0c:	9e 81       	ldd	r25, Y+6	; 0x06
    6e0e:	00 97       	sbiw	r24, 0x00	; 0
    6e10:	69 f7       	brne	.-38     	; 0x6dec <Password_enter+0xe8>
    6e12:	14 c0       	rjmp	.+40     	; 0x6e3c <Password_enter+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6e14:	6f 81       	ldd	r22, Y+7	; 0x07
    6e16:	78 85       	ldd	r23, Y+8	; 0x08
    6e18:	89 85       	ldd	r24, Y+9	; 0x09
    6e1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    6e1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6e20:	dc 01       	movw	r26, r24
    6e22:	cb 01       	movw	r24, r22
    6e24:	9e 83       	std	Y+6, r25	; 0x06
    6e26:	8d 83       	std	Y+5, r24	; 0x05
    6e28:	8d 81       	ldd	r24, Y+5	; 0x05
    6e2a:	9e 81       	ldd	r25, Y+6	; 0x06
    6e2c:	9a 83       	std	Y+2, r25	; 0x02
    6e2e:	89 83       	std	Y+1, r24	; 0x01
    6e30:	89 81       	ldd	r24, Y+1	; 0x01
    6e32:	9a 81       	ldd	r25, Y+2	; 0x02
    6e34:	01 97       	sbiw	r24, 0x01	; 1
    6e36:	f1 f7       	brne	.-4      	; 0x6e34 <Password_enter+0x130>
    6e38:	9a 83       	std	Y+2, r25	; 0x02
    6e3a:	89 83       	std	Y+1, r24	; 0x01
}

static void Password_enter(u8 *buf) {
	LCD_ClearScreen();
	LCD_DisplayString("Enter Pass:");
	for (u8 i = 0; i < PASS_LEN; i++) {
    6e3c:	88 89       	ldd	r24, Y+16	; 0x10
    6e3e:	8f 5f       	subi	r24, 0xFF	; 255
    6e40:	88 8b       	std	Y+16, r24	; 0x10
    6e42:	88 89       	ldd	r24, Y+16	; 0x10
    6e44:	84 30       	cpi	r24, 0x04	; 4
    6e46:	08 f4       	brcc	.+2      	; 0x6e4a <Password_enter+0x146>
    6e48:	71 cf       	rjmp	.-286    	; 0x6d2c <Password_enter+0x28>

		buf[i] = key;
		LCD_DisplayChar('*');
		_delay_ms(450);
	}
}
    6e4a:	62 96       	adiw	r28, 0x12	; 18
    6e4c:	0f b6       	in	r0, 0x3f	; 63
    6e4e:	f8 94       	cli
    6e50:	de bf       	out	0x3e, r29	; 62
    6e52:	0f be       	out	0x3f, r0	; 63
    6e54:	cd bf       	out	0x3d, r28	; 61
    6e56:	cf 91       	pop	r28
    6e58:	df 91       	pop	r29
    6e5a:	08 95       	ret

00006e5c <Password_check>:

u8 Password_check(void) {
    6e5c:	df 93       	push	r29
    6e5e:	cf 93       	push	r28
    6e60:	cd b7       	in	r28, 0x3d	; 61
    6e62:	de b7       	in	r29, 0x3e	; 62
    6e64:	a4 97       	sbiw	r28, 0x24	; 36
    6e66:	0f b6       	in	r0, 0x3f	; 63
    6e68:	f8 94       	cli
    6e6a:	de bf       	out	0x3e, r29	; 62
    6e6c:	0f be       	out	0x3f, r0	; 63
    6e6e:	cd bf       	out	0x3d, r28	; 61
	u8 saved, entered[PASS_LEN];
	u8 tries = 0;
    6e70:	1f 8e       	std	Y+31, r1	; 0x1f
    6e72:	26 c1       	rjmp	.+588    	; 0x70c0 <Password_check+0x264>

	while (tries < MAX_TRIES) {
		Password_enter(entered);
    6e74:	ce 01       	movw	r24, r28
    6e76:	81 96       	adiw	r24, 0x21	; 33
    6e78:	0e 94 82 36 	call	0x6d04	; 0x6d04 <Password_enter>

		u8 ok = 1;
    6e7c:	81 e0       	ldi	r24, 0x01	; 1
    6e7e:	8e 8f       	std	Y+30, r24	; 0x1e
		for (u8 i = 0; i < PASS_LEN; i++) {
    6e80:	1d 8e       	std	Y+29, r1	; 0x1d
    6e82:	1a c0       	rjmp	.+52     	; 0x6eb8 <Password_check+0x5c>
			EEPROM_readByte(PASS_ADDR + i, &saved);
    6e84:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6e86:	88 2f       	mov	r24, r24
    6e88:	90 e0       	ldi	r25, 0x00	; 0
    6e8a:	40 96       	adiw	r24, 0x10	; 16
    6e8c:	9e 01       	movw	r18, r28
    6e8e:	20 5e       	subi	r18, 0xE0	; 224
    6e90:	3f 4f       	sbci	r19, 0xFF	; 255
    6e92:	b9 01       	movw	r22, r18
    6e94:	0e 94 88 2f 	call	0x5f10	; 0x5f10 <EEPROM_readByte>
			if (entered[i] != saved) {
    6e98:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6e9a:	28 2f       	mov	r18, r24
    6e9c:	30 e0       	ldi	r19, 0x00	; 0
    6e9e:	ce 01       	movw	r24, r28
    6ea0:	81 96       	adiw	r24, 0x21	; 33
    6ea2:	fc 01       	movw	r30, r24
    6ea4:	e2 0f       	add	r30, r18
    6ea6:	f3 1f       	adc	r31, r19
    6ea8:	90 81       	ld	r25, Z
    6eaa:	88 a1       	ldd	r24, Y+32	; 0x20
    6eac:	98 17       	cp	r25, r24
    6eae:	09 f0       	breq	.+2      	; 0x6eb2 <Password_check+0x56>
				ok = 0;
    6eb0:	1e 8e       	std	Y+30, r1	; 0x1e

	while (tries < MAX_TRIES) {
		Password_enter(entered);

		u8 ok = 1;
		for (u8 i = 0; i < PASS_LEN; i++) {
    6eb2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6eb4:	8f 5f       	subi	r24, 0xFF	; 255
    6eb6:	8d 8f       	std	Y+29, r24	; 0x1d
    6eb8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6eba:	84 30       	cpi	r24, 0x04	; 4
    6ebc:	18 f3       	brcs	.-58     	; 0x6e84 <Password_check+0x28>
			if (entered[i] != saved) {
				ok = 0;
			}
		}

		if (ok) {
    6ebe:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6ec0:	88 23       	and	r24, r24
    6ec2:	09 f4       	brne	.+2      	; 0x6ec6 <Password_check+0x6a>
    6ec4:	82 c0       	rjmp	.+260    	; 0x6fca <Password_check+0x16e>
			LCD_ClearScreen();
    6ec6:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
			LCD_DisplayString("Correct Password");
    6eca:	85 e7       	ldi	r24, 0x75	; 117
    6ecc:	91 e0       	ldi	r25, 0x01	; 1
    6ece:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
    6ed2:	80 e0       	ldi	r24, 0x00	; 0
    6ed4:	90 e0       	ldi	r25, 0x00	; 0
    6ed6:	aa e7       	ldi	r26, 0x7A	; 122
    6ed8:	b4 e4       	ldi	r27, 0x44	; 68
    6eda:	89 8f       	std	Y+25, r24	; 0x19
    6edc:	9a 8f       	std	Y+26, r25	; 0x1a
    6ede:	ab 8f       	std	Y+27, r26	; 0x1b
    6ee0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6ee2:	69 8d       	ldd	r22, Y+25	; 0x19
    6ee4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6ee6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6ee8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6eea:	20 e0       	ldi	r18, 0x00	; 0
    6eec:	30 e0       	ldi	r19, 0x00	; 0
    6eee:	4a ef       	ldi	r20, 0xFA	; 250
    6ef0:	54 e4       	ldi	r21, 0x44	; 68
    6ef2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6ef6:	dc 01       	movw	r26, r24
    6ef8:	cb 01       	movw	r24, r22
    6efa:	8d 8b       	std	Y+21, r24	; 0x15
    6efc:	9e 8b       	std	Y+22, r25	; 0x16
    6efe:	af 8b       	std	Y+23, r26	; 0x17
    6f00:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    6f02:	6d 89       	ldd	r22, Y+21	; 0x15
    6f04:	7e 89       	ldd	r23, Y+22	; 0x16
    6f06:	8f 89       	ldd	r24, Y+23	; 0x17
    6f08:	98 8d       	ldd	r25, Y+24	; 0x18
    6f0a:	20 e0       	ldi	r18, 0x00	; 0
    6f0c:	30 e0       	ldi	r19, 0x00	; 0
    6f0e:	40 e8       	ldi	r20, 0x80	; 128
    6f10:	5f e3       	ldi	r21, 0x3F	; 63
    6f12:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6f16:	88 23       	and	r24, r24
    6f18:	2c f4       	brge	.+10     	; 0x6f24 <Password_check+0xc8>
		__ticks = 1;
    6f1a:	81 e0       	ldi	r24, 0x01	; 1
    6f1c:	90 e0       	ldi	r25, 0x00	; 0
    6f1e:	9c 8b       	std	Y+20, r25	; 0x14
    6f20:	8b 8b       	std	Y+19, r24	; 0x13
    6f22:	3f c0       	rjmp	.+126    	; 0x6fa2 <Password_check+0x146>
	else if (__tmp > 65535)
    6f24:	6d 89       	ldd	r22, Y+21	; 0x15
    6f26:	7e 89       	ldd	r23, Y+22	; 0x16
    6f28:	8f 89       	ldd	r24, Y+23	; 0x17
    6f2a:	98 8d       	ldd	r25, Y+24	; 0x18
    6f2c:	20 e0       	ldi	r18, 0x00	; 0
    6f2e:	3f ef       	ldi	r19, 0xFF	; 255
    6f30:	4f e7       	ldi	r20, 0x7F	; 127
    6f32:	57 e4       	ldi	r21, 0x47	; 71
    6f34:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6f38:	18 16       	cp	r1, r24
    6f3a:	4c f5       	brge	.+82     	; 0x6f8e <Password_check+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6f3c:	69 8d       	ldd	r22, Y+25	; 0x19
    6f3e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6f40:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6f42:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6f44:	20 e0       	ldi	r18, 0x00	; 0
    6f46:	30 e0       	ldi	r19, 0x00	; 0
    6f48:	40 e2       	ldi	r20, 0x20	; 32
    6f4a:	51 e4       	ldi	r21, 0x41	; 65
    6f4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6f50:	dc 01       	movw	r26, r24
    6f52:	cb 01       	movw	r24, r22
    6f54:	bc 01       	movw	r22, r24
    6f56:	cd 01       	movw	r24, r26
    6f58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6f5c:	dc 01       	movw	r26, r24
    6f5e:	cb 01       	movw	r24, r22
    6f60:	9c 8b       	std	Y+20, r25	; 0x14
    6f62:	8b 8b       	std	Y+19, r24	; 0x13
    6f64:	0f c0       	rjmp	.+30     	; 0x6f84 <Password_check+0x128>
    6f66:	88 ec       	ldi	r24, 0xC8	; 200
    6f68:	90 e0       	ldi	r25, 0x00	; 0
    6f6a:	9a 8b       	std	Y+18, r25	; 0x12
    6f6c:	89 8b       	std	Y+17, r24	; 0x11
    6f6e:	89 89       	ldd	r24, Y+17	; 0x11
    6f70:	9a 89       	ldd	r25, Y+18	; 0x12
    6f72:	01 97       	sbiw	r24, 0x01	; 1
    6f74:	f1 f7       	brne	.-4      	; 0x6f72 <Password_check+0x116>
    6f76:	9a 8b       	std	Y+18, r25	; 0x12
    6f78:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6f7a:	8b 89       	ldd	r24, Y+19	; 0x13
    6f7c:	9c 89       	ldd	r25, Y+20	; 0x14
    6f7e:	01 97       	sbiw	r24, 0x01	; 1
    6f80:	9c 8b       	std	Y+20, r25	; 0x14
    6f82:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6f84:	8b 89       	ldd	r24, Y+19	; 0x13
    6f86:	9c 89       	ldd	r25, Y+20	; 0x14
    6f88:	00 97       	sbiw	r24, 0x00	; 0
    6f8a:	69 f7       	brne	.-38     	; 0x6f66 <Password_check+0x10a>
    6f8c:	14 c0       	rjmp	.+40     	; 0x6fb6 <Password_check+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6f8e:	6d 89       	ldd	r22, Y+21	; 0x15
    6f90:	7e 89       	ldd	r23, Y+22	; 0x16
    6f92:	8f 89       	ldd	r24, Y+23	; 0x17
    6f94:	98 8d       	ldd	r25, Y+24	; 0x18
    6f96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6f9a:	dc 01       	movw	r26, r24
    6f9c:	cb 01       	movw	r24, r22
    6f9e:	9c 8b       	std	Y+20, r25	; 0x14
    6fa0:	8b 8b       	std	Y+19, r24	; 0x13
    6fa2:	8b 89       	ldd	r24, Y+19	; 0x13
    6fa4:	9c 89       	ldd	r25, Y+20	; 0x14
    6fa6:	98 8b       	std	Y+16, r25	; 0x10
    6fa8:	8f 87       	std	Y+15, r24	; 0x0f
    6faa:	8f 85       	ldd	r24, Y+15	; 0x0f
    6fac:	98 89       	ldd	r25, Y+16	; 0x10
    6fae:	01 97       	sbiw	r24, 0x01	; 1
    6fb0:	f1 f7       	brne	.-4      	; 0x6fae <Password_check+0x152>
    6fb2:	98 8b       	std	Y+16, r25	; 0x10
    6fb4:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(1000);
			return 1;
    6fb6:	81 e0       	ldi	r24, 0x01	; 1

	LCD_ClearScreen();
	LCD_DisplayString("System Locked!");
	while (1);
	return 0;
}
    6fb8:	a4 96       	adiw	r28, 0x24	; 36
    6fba:	0f b6       	in	r0, 0x3f	; 63
    6fbc:	f8 94       	cli
    6fbe:	de bf       	out	0x3e, r29	; 62
    6fc0:	0f be       	out	0x3f, r0	; 63
    6fc2:	cd bf       	out	0x3d, r28	; 61
    6fc4:	cf 91       	pop	r28
    6fc6:	df 91       	pop	r29
    6fc8:	08 95       	ret
			LCD_ClearScreen();
			LCD_DisplayString("Correct Password");
			_delay_ms(1000);
			return 1;
		} else {
			LCD_ClearScreen();
    6fca:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
			LCD_DisplayString("Wrong!");
    6fce:	86 e8       	ldi	r24, 0x86	; 134
    6fd0:	91 e0       	ldi	r25, 0x01	; 1
    6fd2:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
    6fd6:	80 e0       	ldi	r24, 0x00	; 0
    6fd8:	90 e0       	ldi	r25, 0x00	; 0
    6fda:	aa e7       	ldi	r26, 0x7A	; 122
    6fdc:	b4 e4       	ldi	r27, 0x44	; 68
    6fde:	8b 87       	std	Y+11, r24	; 0x0b
    6fe0:	9c 87       	std	Y+12, r25	; 0x0c
    6fe2:	ad 87       	std	Y+13, r26	; 0x0d
    6fe4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6fe6:	6b 85       	ldd	r22, Y+11	; 0x0b
    6fe8:	7c 85       	ldd	r23, Y+12	; 0x0c
    6fea:	8d 85       	ldd	r24, Y+13	; 0x0d
    6fec:	9e 85       	ldd	r25, Y+14	; 0x0e
    6fee:	20 e0       	ldi	r18, 0x00	; 0
    6ff0:	30 e0       	ldi	r19, 0x00	; 0
    6ff2:	4a ef       	ldi	r20, 0xFA	; 250
    6ff4:	54 e4       	ldi	r21, 0x44	; 68
    6ff6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6ffa:	dc 01       	movw	r26, r24
    6ffc:	cb 01       	movw	r24, r22
    6ffe:	8f 83       	std	Y+7, r24	; 0x07
    7000:	98 87       	std	Y+8, r25	; 0x08
    7002:	a9 87       	std	Y+9, r26	; 0x09
    7004:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    7006:	6f 81       	ldd	r22, Y+7	; 0x07
    7008:	78 85       	ldd	r23, Y+8	; 0x08
    700a:	89 85       	ldd	r24, Y+9	; 0x09
    700c:	9a 85       	ldd	r25, Y+10	; 0x0a
    700e:	20 e0       	ldi	r18, 0x00	; 0
    7010:	30 e0       	ldi	r19, 0x00	; 0
    7012:	40 e8       	ldi	r20, 0x80	; 128
    7014:	5f e3       	ldi	r21, 0x3F	; 63
    7016:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    701a:	88 23       	and	r24, r24
    701c:	2c f4       	brge	.+10     	; 0x7028 <Password_check+0x1cc>
		__ticks = 1;
    701e:	81 e0       	ldi	r24, 0x01	; 1
    7020:	90 e0       	ldi	r25, 0x00	; 0
    7022:	9e 83       	std	Y+6, r25	; 0x06
    7024:	8d 83       	std	Y+5, r24	; 0x05
    7026:	3f c0       	rjmp	.+126    	; 0x70a6 <Password_check+0x24a>
	else if (__tmp > 65535)
    7028:	6f 81       	ldd	r22, Y+7	; 0x07
    702a:	78 85       	ldd	r23, Y+8	; 0x08
    702c:	89 85       	ldd	r24, Y+9	; 0x09
    702e:	9a 85       	ldd	r25, Y+10	; 0x0a
    7030:	20 e0       	ldi	r18, 0x00	; 0
    7032:	3f ef       	ldi	r19, 0xFF	; 255
    7034:	4f e7       	ldi	r20, 0x7F	; 127
    7036:	57 e4       	ldi	r21, 0x47	; 71
    7038:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    703c:	18 16       	cp	r1, r24
    703e:	4c f5       	brge	.+82     	; 0x7092 <Password_check+0x236>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    7040:	6b 85       	ldd	r22, Y+11	; 0x0b
    7042:	7c 85       	ldd	r23, Y+12	; 0x0c
    7044:	8d 85       	ldd	r24, Y+13	; 0x0d
    7046:	9e 85       	ldd	r25, Y+14	; 0x0e
    7048:	20 e0       	ldi	r18, 0x00	; 0
    704a:	30 e0       	ldi	r19, 0x00	; 0
    704c:	40 e2       	ldi	r20, 0x20	; 32
    704e:	51 e4       	ldi	r21, 0x41	; 65
    7050:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    7054:	dc 01       	movw	r26, r24
    7056:	cb 01       	movw	r24, r22
    7058:	bc 01       	movw	r22, r24
    705a:	cd 01       	movw	r24, r26
    705c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    7060:	dc 01       	movw	r26, r24
    7062:	cb 01       	movw	r24, r22
    7064:	9e 83       	std	Y+6, r25	; 0x06
    7066:	8d 83       	std	Y+5, r24	; 0x05
    7068:	0f c0       	rjmp	.+30     	; 0x7088 <Password_check+0x22c>
    706a:	88 ec       	ldi	r24, 0xC8	; 200
    706c:	90 e0       	ldi	r25, 0x00	; 0
    706e:	9c 83       	std	Y+4, r25	; 0x04
    7070:	8b 83       	std	Y+3, r24	; 0x03
    7072:	8b 81       	ldd	r24, Y+3	; 0x03
    7074:	9c 81       	ldd	r25, Y+4	; 0x04
    7076:	01 97       	sbiw	r24, 0x01	; 1
    7078:	f1 f7       	brne	.-4      	; 0x7076 <Password_check+0x21a>
    707a:	9c 83       	std	Y+4, r25	; 0x04
    707c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    707e:	8d 81       	ldd	r24, Y+5	; 0x05
    7080:	9e 81       	ldd	r25, Y+6	; 0x06
    7082:	01 97       	sbiw	r24, 0x01	; 1
    7084:	9e 83       	std	Y+6, r25	; 0x06
    7086:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    7088:	8d 81       	ldd	r24, Y+5	; 0x05
    708a:	9e 81       	ldd	r25, Y+6	; 0x06
    708c:	00 97       	sbiw	r24, 0x00	; 0
    708e:	69 f7       	brne	.-38     	; 0x706a <Password_check+0x20e>
    7090:	14 c0       	rjmp	.+40     	; 0x70ba <Password_check+0x25e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    7092:	6f 81       	ldd	r22, Y+7	; 0x07
    7094:	78 85       	ldd	r23, Y+8	; 0x08
    7096:	89 85       	ldd	r24, Y+9	; 0x09
    7098:	9a 85       	ldd	r25, Y+10	; 0x0a
    709a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    709e:	dc 01       	movw	r26, r24
    70a0:	cb 01       	movw	r24, r22
    70a2:	9e 83       	std	Y+6, r25	; 0x06
    70a4:	8d 83       	std	Y+5, r24	; 0x05
    70a6:	8d 81       	ldd	r24, Y+5	; 0x05
    70a8:	9e 81       	ldd	r25, Y+6	; 0x06
    70aa:	9a 83       	std	Y+2, r25	; 0x02
    70ac:	89 83       	std	Y+1, r24	; 0x01
    70ae:	89 81       	ldd	r24, Y+1	; 0x01
    70b0:	9a 81       	ldd	r25, Y+2	; 0x02
    70b2:	01 97       	sbiw	r24, 0x01	; 1
    70b4:	f1 f7       	brne	.-4      	; 0x70b2 <Password_check+0x256>
    70b6:	9a 83       	std	Y+2, r25	; 0x02
    70b8:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(1000);
			tries++;
    70ba:	8f 8d       	ldd	r24, Y+31	; 0x1f
    70bc:	8f 5f       	subi	r24, 0xFF	; 255
    70be:	8f 8f       	std	Y+31, r24	; 0x1f

u8 Password_check(void) {
	u8 saved, entered[PASS_LEN];
	u8 tries = 0;

	while (tries < MAX_TRIES) {
    70c0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    70c2:	83 30       	cpi	r24, 0x03	; 3
    70c4:	08 f4       	brcc	.+2      	; 0x70c8 <Password_check+0x26c>
    70c6:	d6 ce       	rjmp	.-596    	; 0x6e74 <Password_check+0x18>
			_delay_ms(1000);
			tries++;
		}
	}

	LCD_ClearScreen();
    70c8:	0e 94 63 2d 	call	0x5ac6	; 0x5ac6 <LCD_ClearScreen>
	LCD_DisplayString("System Locked!");
    70cc:	8d e8       	ldi	r24, 0x8D	; 141
    70ce:	91 e0       	ldi	r25, 0x01	; 1
    70d0:	0e 94 9a 2c 	call	0x5934	; 0x5934 <LCD_DisplayString>
    70d4:	ff cf       	rjmp	.-2      	; 0x70d4 <Password_check+0x278>

000070d6 <__mulsi3>:
    70d6:	62 9f       	mul	r22, r18
    70d8:	d0 01       	movw	r26, r0
    70da:	73 9f       	mul	r23, r19
    70dc:	f0 01       	movw	r30, r0
    70de:	82 9f       	mul	r24, r18
    70e0:	e0 0d       	add	r30, r0
    70e2:	f1 1d       	adc	r31, r1
    70e4:	64 9f       	mul	r22, r20
    70e6:	e0 0d       	add	r30, r0
    70e8:	f1 1d       	adc	r31, r1
    70ea:	92 9f       	mul	r25, r18
    70ec:	f0 0d       	add	r31, r0
    70ee:	83 9f       	mul	r24, r19
    70f0:	f0 0d       	add	r31, r0
    70f2:	74 9f       	mul	r23, r20
    70f4:	f0 0d       	add	r31, r0
    70f6:	65 9f       	mul	r22, r21
    70f8:	f0 0d       	add	r31, r0
    70fa:	99 27       	eor	r25, r25
    70fc:	72 9f       	mul	r23, r18
    70fe:	b0 0d       	add	r27, r0
    7100:	e1 1d       	adc	r30, r1
    7102:	f9 1f       	adc	r31, r25
    7104:	63 9f       	mul	r22, r19
    7106:	b0 0d       	add	r27, r0
    7108:	e1 1d       	adc	r30, r1
    710a:	f9 1f       	adc	r31, r25
    710c:	bd 01       	movw	r22, r26
    710e:	cf 01       	movw	r24, r30
    7110:	11 24       	eor	r1, r1
    7112:	08 95       	ret

00007114 <__udivmodsi4>:
    7114:	a1 e2       	ldi	r26, 0x21	; 33
    7116:	1a 2e       	mov	r1, r26
    7118:	aa 1b       	sub	r26, r26
    711a:	bb 1b       	sub	r27, r27
    711c:	fd 01       	movw	r30, r26
    711e:	0d c0       	rjmp	.+26     	; 0x713a <__udivmodsi4_ep>

00007120 <__udivmodsi4_loop>:
    7120:	aa 1f       	adc	r26, r26
    7122:	bb 1f       	adc	r27, r27
    7124:	ee 1f       	adc	r30, r30
    7126:	ff 1f       	adc	r31, r31
    7128:	a2 17       	cp	r26, r18
    712a:	b3 07       	cpc	r27, r19
    712c:	e4 07       	cpc	r30, r20
    712e:	f5 07       	cpc	r31, r21
    7130:	20 f0       	brcs	.+8      	; 0x713a <__udivmodsi4_ep>
    7132:	a2 1b       	sub	r26, r18
    7134:	b3 0b       	sbc	r27, r19
    7136:	e4 0b       	sbc	r30, r20
    7138:	f5 0b       	sbc	r31, r21

0000713a <__udivmodsi4_ep>:
    713a:	66 1f       	adc	r22, r22
    713c:	77 1f       	adc	r23, r23
    713e:	88 1f       	adc	r24, r24
    7140:	99 1f       	adc	r25, r25
    7142:	1a 94       	dec	r1
    7144:	69 f7       	brne	.-38     	; 0x7120 <__udivmodsi4_loop>
    7146:	60 95       	com	r22
    7148:	70 95       	com	r23
    714a:	80 95       	com	r24
    714c:	90 95       	com	r25
    714e:	9b 01       	movw	r18, r22
    7150:	ac 01       	movw	r20, r24
    7152:	bd 01       	movw	r22, r26
    7154:	cf 01       	movw	r24, r30
    7156:	08 95       	ret

00007158 <__prologue_saves__>:
    7158:	2f 92       	push	r2
    715a:	3f 92       	push	r3
    715c:	4f 92       	push	r4
    715e:	5f 92       	push	r5
    7160:	6f 92       	push	r6
    7162:	7f 92       	push	r7
    7164:	8f 92       	push	r8
    7166:	9f 92       	push	r9
    7168:	af 92       	push	r10
    716a:	bf 92       	push	r11
    716c:	cf 92       	push	r12
    716e:	df 92       	push	r13
    7170:	ef 92       	push	r14
    7172:	ff 92       	push	r15
    7174:	0f 93       	push	r16
    7176:	1f 93       	push	r17
    7178:	cf 93       	push	r28
    717a:	df 93       	push	r29
    717c:	cd b7       	in	r28, 0x3d	; 61
    717e:	de b7       	in	r29, 0x3e	; 62
    7180:	ca 1b       	sub	r28, r26
    7182:	db 0b       	sbc	r29, r27
    7184:	0f b6       	in	r0, 0x3f	; 63
    7186:	f8 94       	cli
    7188:	de bf       	out	0x3e, r29	; 62
    718a:	0f be       	out	0x3f, r0	; 63
    718c:	cd bf       	out	0x3d, r28	; 61
    718e:	09 94       	ijmp

00007190 <__epilogue_restores__>:
    7190:	2a 88       	ldd	r2, Y+18	; 0x12
    7192:	39 88       	ldd	r3, Y+17	; 0x11
    7194:	48 88       	ldd	r4, Y+16	; 0x10
    7196:	5f 84       	ldd	r5, Y+15	; 0x0f
    7198:	6e 84       	ldd	r6, Y+14	; 0x0e
    719a:	7d 84       	ldd	r7, Y+13	; 0x0d
    719c:	8c 84       	ldd	r8, Y+12	; 0x0c
    719e:	9b 84       	ldd	r9, Y+11	; 0x0b
    71a0:	aa 84       	ldd	r10, Y+10	; 0x0a
    71a2:	b9 84       	ldd	r11, Y+9	; 0x09
    71a4:	c8 84       	ldd	r12, Y+8	; 0x08
    71a6:	df 80       	ldd	r13, Y+7	; 0x07
    71a8:	ee 80       	ldd	r14, Y+6	; 0x06
    71aa:	fd 80       	ldd	r15, Y+5	; 0x05
    71ac:	0c 81       	ldd	r16, Y+4	; 0x04
    71ae:	1b 81       	ldd	r17, Y+3	; 0x03
    71b0:	aa 81       	ldd	r26, Y+2	; 0x02
    71b2:	b9 81       	ldd	r27, Y+1	; 0x01
    71b4:	ce 0f       	add	r28, r30
    71b6:	d1 1d       	adc	r29, r1
    71b8:	0f b6       	in	r0, 0x3f	; 63
    71ba:	f8 94       	cli
    71bc:	de bf       	out	0x3e, r29	; 62
    71be:	0f be       	out	0x3f, r0	; 63
    71c0:	cd bf       	out	0x3d, r28	; 61
    71c2:	ed 01       	movw	r28, r26
    71c4:	08 95       	ret

000071c6 <snprintf>:
    71c6:	ae e0       	ldi	r26, 0x0E	; 14
    71c8:	b0 e0       	ldi	r27, 0x00	; 0
    71ca:	e9 ee       	ldi	r30, 0xE9	; 233
    71cc:	f8 e3       	ldi	r31, 0x38	; 56
    71ce:	0c 94 ba 38 	jmp	0x7174	; 0x7174 <__prologue_saves__+0x1c>
    71d2:	0d 89       	ldd	r16, Y+21	; 0x15
    71d4:	1e 89       	ldd	r17, Y+22	; 0x16
    71d6:	8f 89       	ldd	r24, Y+23	; 0x17
    71d8:	98 8d       	ldd	r25, Y+24	; 0x18
    71da:	97 ff       	sbrs	r25, 7
    71dc:	02 c0       	rjmp	.+4      	; 0x71e2 <snprintf+0x1c>
    71de:	80 e0       	ldi	r24, 0x00	; 0
    71e0:	90 e8       	ldi	r25, 0x80	; 128
    71e2:	01 97       	sbiw	r24, 0x01	; 1
    71e4:	9e 83       	std	Y+6, r25	; 0x06
    71e6:	8d 83       	std	Y+5, r24	; 0x05
    71e8:	1a 83       	std	Y+2, r17	; 0x02
    71ea:	09 83       	std	Y+1, r16	; 0x01
    71ec:	86 e0       	ldi	r24, 0x06	; 6
    71ee:	8c 83       	std	Y+4, r24	; 0x04
    71f0:	9e 01       	movw	r18, r28
    71f2:	25 5e       	subi	r18, 0xE5	; 229
    71f4:	3f 4f       	sbci	r19, 0xFF	; 255
    71f6:	ce 01       	movw	r24, r28
    71f8:	01 96       	adiw	r24, 0x01	; 1
    71fa:	69 8d       	ldd	r22, Y+25	; 0x19
    71fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    71fe:	a9 01       	movw	r20, r18
    7200:	0e 94 14 39 	call	0x7228	; 0x7228 <vfprintf>
    7204:	4d 81       	ldd	r20, Y+5	; 0x05
    7206:	5e 81       	ldd	r21, Y+6	; 0x06
    7208:	57 fd       	sbrc	r21, 7
    720a:	0a c0       	rjmp	.+20     	; 0x7220 <snprintf+0x5a>
    720c:	2f 81       	ldd	r18, Y+7	; 0x07
    720e:	38 85       	ldd	r19, Y+8	; 0x08
    7210:	42 17       	cp	r20, r18
    7212:	53 07       	cpc	r21, r19
    7214:	0c f4       	brge	.+2      	; 0x7218 <snprintf+0x52>
    7216:	9a 01       	movw	r18, r20
    7218:	02 0f       	add	r16, r18
    721a:	13 1f       	adc	r17, r19
    721c:	f8 01       	movw	r30, r16
    721e:	10 82       	st	Z, r1
    7220:	2e 96       	adiw	r28, 0x0e	; 14
    7222:	e4 e0       	ldi	r30, 0x04	; 4
    7224:	0c 94 d6 38 	jmp	0x71ac	; 0x71ac <__epilogue_restores__+0x1c>

00007228 <vfprintf>:
    7228:	ab e0       	ldi	r26, 0x0B	; 11
    722a:	b0 e0       	ldi	r27, 0x00	; 0
    722c:	ea e1       	ldi	r30, 0x1A	; 26
    722e:	f9 e3       	ldi	r31, 0x39	; 57
    7230:	0c 94 ac 38 	jmp	0x7158	; 0x7158 <__prologue_saves__>
    7234:	3c 01       	movw	r6, r24
    7236:	2b 01       	movw	r4, r22
    7238:	5a 01       	movw	r10, r20
    723a:	fc 01       	movw	r30, r24
    723c:	17 82       	std	Z+7, r1	; 0x07
    723e:	16 82       	std	Z+6, r1	; 0x06
    7240:	83 81       	ldd	r24, Z+3	; 0x03
    7242:	81 fd       	sbrc	r24, 1
    7244:	03 c0       	rjmp	.+6      	; 0x724c <vfprintf+0x24>
    7246:	6f ef       	ldi	r22, 0xFF	; 255
    7248:	7f ef       	ldi	r23, 0xFF	; 255
    724a:	c6 c1       	rjmp	.+908    	; 0x75d8 <vfprintf+0x3b0>
    724c:	9a e0       	ldi	r25, 0x0A	; 10
    724e:	89 2e       	mov	r8, r25
    7250:	1e 01       	movw	r2, r28
    7252:	08 94       	sec
    7254:	21 1c       	adc	r2, r1
    7256:	31 1c       	adc	r3, r1
    7258:	f3 01       	movw	r30, r6
    725a:	23 81       	ldd	r18, Z+3	; 0x03
    725c:	f2 01       	movw	r30, r4
    725e:	23 fd       	sbrc	r18, 3
    7260:	85 91       	lpm	r24, Z+
    7262:	23 ff       	sbrs	r18, 3
    7264:	81 91       	ld	r24, Z+
    7266:	2f 01       	movw	r4, r30
    7268:	88 23       	and	r24, r24
    726a:	09 f4       	brne	.+2      	; 0x726e <vfprintf+0x46>
    726c:	b2 c1       	rjmp	.+868    	; 0x75d2 <vfprintf+0x3aa>
    726e:	85 32       	cpi	r24, 0x25	; 37
    7270:	39 f4       	brne	.+14     	; 0x7280 <vfprintf+0x58>
    7272:	23 fd       	sbrc	r18, 3
    7274:	85 91       	lpm	r24, Z+
    7276:	23 ff       	sbrs	r18, 3
    7278:	81 91       	ld	r24, Z+
    727a:	2f 01       	movw	r4, r30
    727c:	85 32       	cpi	r24, 0x25	; 37
    727e:	29 f4       	brne	.+10     	; 0x728a <vfprintf+0x62>
    7280:	90 e0       	ldi	r25, 0x00	; 0
    7282:	b3 01       	movw	r22, r6
    7284:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    7288:	e7 cf       	rjmp	.-50     	; 0x7258 <vfprintf+0x30>
    728a:	98 2f       	mov	r25, r24
    728c:	ff 24       	eor	r15, r15
    728e:	ee 24       	eor	r14, r14
    7290:	99 24       	eor	r9, r9
    7292:	ff e1       	ldi	r31, 0x1F	; 31
    7294:	ff 15       	cp	r31, r15
    7296:	d0 f0       	brcs	.+52     	; 0x72cc <vfprintf+0xa4>
    7298:	9b 32       	cpi	r25, 0x2B	; 43
    729a:	69 f0       	breq	.+26     	; 0x72b6 <vfprintf+0x8e>
    729c:	9c 32       	cpi	r25, 0x2C	; 44
    729e:	28 f4       	brcc	.+10     	; 0x72aa <vfprintf+0x82>
    72a0:	90 32       	cpi	r25, 0x20	; 32
    72a2:	59 f0       	breq	.+22     	; 0x72ba <vfprintf+0x92>
    72a4:	93 32       	cpi	r25, 0x23	; 35
    72a6:	91 f4       	brne	.+36     	; 0x72cc <vfprintf+0xa4>
    72a8:	0e c0       	rjmp	.+28     	; 0x72c6 <vfprintf+0x9e>
    72aa:	9d 32       	cpi	r25, 0x2D	; 45
    72ac:	49 f0       	breq	.+18     	; 0x72c0 <vfprintf+0x98>
    72ae:	90 33       	cpi	r25, 0x30	; 48
    72b0:	69 f4       	brne	.+26     	; 0x72cc <vfprintf+0xa4>
    72b2:	41 e0       	ldi	r20, 0x01	; 1
    72b4:	24 c0       	rjmp	.+72     	; 0x72fe <vfprintf+0xd6>
    72b6:	52 e0       	ldi	r21, 0x02	; 2
    72b8:	f5 2a       	or	r15, r21
    72ba:	84 e0       	ldi	r24, 0x04	; 4
    72bc:	f8 2a       	or	r15, r24
    72be:	28 c0       	rjmp	.+80     	; 0x7310 <vfprintf+0xe8>
    72c0:	98 e0       	ldi	r25, 0x08	; 8
    72c2:	f9 2a       	or	r15, r25
    72c4:	25 c0       	rjmp	.+74     	; 0x7310 <vfprintf+0xe8>
    72c6:	e0 e1       	ldi	r30, 0x10	; 16
    72c8:	fe 2a       	or	r15, r30
    72ca:	22 c0       	rjmp	.+68     	; 0x7310 <vfprintf+0xe8>
    72cc:	f7 fc       	sbrc	r15, 7
    72ce:	29 c0       	rjmp	.+82     	; 0x7322 <vfprintf+0xfa>
    72d0:	89 2f       	mov	r24, r25
    72d2:	80 53       	subi	r24, 0x30	; 48
    72d4:	8a 30       	cpi	r24, 0x0A	; 10
    72d6:	70 f4       	brcc	.+28     	; 0x72f4 <vfprintf+0xcc>
    72d8:	f6 fe       	sbrs	r15, 6
    72da:	05 c0       	rjmp	.+10     	; 0x72e6 <vfprintf+0xbe>
    72dc:	98 9c       	mul	r9, r8
    72de:	90 2c       	mov	r9, r0
    72e0:	11 24       	eor	r1, r1
    72e2:	98 0e       	add	r9, r24
    72e4:	15 c0       	rjmp	.+42     	; 0x7310 <vfprintf+0xe8>
    72e6:	e8 9c       	mul	r14, r8
    72e8:	e0 2c       	mov	r14, r0
    72ea:	11 24       	eor	r1, r1
    72ec:	e8 0e       	add	r14, r24
    72ee:	f0 e2       	ldi	r31, 0x20	; 32
    72f0:	ff 2a       	or	r15, r31
    72f2:	0e c0       	rjmp	.+28     	; 0x7310 <vfprintf+0xe8>
    72f4:	9e 32       	cpi	r25, 0x2E	; 46
    72f6:	29 f4       	brne	.+10     	; 0x7302 <vfprintf+0xda>
    72f8:	f6 fc       	sbrc	r15, 6
    72fa:	6b c1       	rjmp	.+726    	; 0x75d2 <vfprintf+0x3aa>
    72fc:	40 e4       	ldi	r20, 0x40	; 64
    72fe:	f4 2a       	or	r15, r20
    7300:	07 c0       	rjmp	.+14     	; 0x7310 <vfprintf+0xe8>
    7302:	9c 36       	cpi	r25, 0x6C	; 108
    7304:	19 f4       	brne	.+6      	; 0x730c <vfprintf+0xe4>
    7306:	50 e8       	ldi	r21, 0x80	; 128
    7308:	f5 2a       	or	r15, r21
    730a:	02 c0       	rjmp	.+4      	; 0x7310 <vfprintf+0xe8>
    730c:	98 36       	cpi	r25, 0x68	; 104
    730e:	49 f4       	brne	.+18     	; 0x7322 <vfprintf+0xfa>
    7310:	f2 01       	movw	r30, r4
    7312:	23 fd       	sbrc	r18, 3
    7314:	95 91       	lpm	r25, Z+
    7316:	23 ff       	sbrs	r18, 3
    7318:	91 91       	ld	r25, Z+
    731a:	2f 01       	movw	r4, r30
    731c:	99 23       	and	r25, r25
    731e:	09 f0       	breq	.+2      	; 0x7322 <vfprintf+0xfa>
    7320:	b8 cf       	rjmp	.-144    	; 0x7292 <vfprintf+0x6a>
    7322:	89 2f       	mov	r24, r25
    7324:	85 54       	subi	r24, 0x45	; 69
    7326:	83 30       	cpi	r24, 0x03	; 3
    7328:	18 f0       	brcs	.+6      	; 0x7330 <vfprintf+0x108>
    732a:	80 52       	subi	r24, 0x20	; 32
    732c:	83 30       	cpi	r24, 0x03	; 3
    732e:	38 f4       	brcc	.+14     	; 0x733e <vfprintf+0x116>
    7330:	44 e0       	ldi	r20, 0x04	; 4
    7332:	50 e0       	ldi	r21, 0x00	; 0
    7334:	a4 0e       	add	r10, r20
    7336:	b5 1e       	adc	r11, r21
    7338:	5f e3       	ldi	r21, 0x3F	; 63
    733a:	59 83       	std	Y+1, r21	; 0x01
    733c:	0f c0       	rjmp	.+30     	; 0x735c <vfprintf+0x134>
    733e:	93 36       	cpi	r25, 0x63	; 99
    7340:	31 f0       	breq	.+12     	; 0x734e <vfprintf+0x126>
    7342:	93 37       	cpi	r25, 0x73	; 115
    7344:	79 f0       	breq	.+30     	; 0x7364 <vfprintf+0x13c>
    7346:	93 35       	cpi	r25, 0x53	; 83
    7348:	09 f0       	breq	.+2      	; 0x734c <vfprintf+0x124>
    734a:	56 c0       	rjmp	.+172    	; 0x73f8 <vfprintf+0x1d0>
    734c:	20 c0       	rjmp	.+64     	; 0x738e <vfprintf+0x166>
    734e:	f5 01       	movw	r30, r10
    7350:	80 81       	ld	r24, Z
    7352:	89 83       	std	Y+1, r24	; 0x01
    7354:	42 e0       	ldi	r20, 0x02	; 2
    7356:	50 e0       	ldi	r21, 0x00	; 0
    7358:	a4 0e       	add	r10, r20
    735a:	b5 1e       	adc	r11, r21
    735c:	61 01       	movw	r12, r2
    735e:	01 e0       	ldi	r16, 0x01	; 1
    7360:	10 e0       	ldi	r17, 0x00	; 0
    7362:	12 c0       	rjmp	.+36     	; 0x7388 <vfprintf+0x160>
    7364:	f5 01       	movw	r30, r10
    7366:	c0 80       	ld	r12, Z
    7368:	d1 80       	ldd	r13, Z+1	; 0x01
    736a:	f6 fc       	sbrc	r15, 6
    736c:	03 c0       	rjmp	.+6      	; 0x7374 <vfprintf+0x14c>
    736e:	6f ef       	ldi	r22, 0xFF	; 255
    7370:	7f ef       	ldi	r23, 0xFF	; 255
    7372:	02 c0       	rjmp	.+4      	; 0x7378 <vfprintf+0x150>
    7374:	69 2d       	mov	r22, r9
    7376:	70 e0       	ldi	r23, 0x00	; 0
    7378:	42 e0       	ldi	r20, 0x02	; 2
    737a:	50 e0       	ldi	r21, 0x00	; 0
    737c:	a4 0e       	add	r10, r20
    737e:	b5 1e       	adc	r11, r21
    7380:	c6 01       	movw	r24, r12
    7382:	0e 94 fc 3a 	call	0x75f8	; 0x75f8 <strnlen>
    7386:	8c 01       	movw	r16, r24
    7388:	5f e7       	ldi	r21, 0x7F	; 127
    738a:	f5 22       	and	r15, r21
    738c:	14 c0       	rjmp	.+40     	; 0x73b6 <vfprintf+0x18e>
    738e:	f5 01       	movw	r30, r10
    7390:	c0 80       	ld	r12, Z
    7392:	d1 80       	ldd	r13, Z+1	; 0x01
    7394:	f6 fc       	sbrc	r15, 6
    7396:	03 c0       	rjmp	.+6      	; 0x739e <vfprintf+0x176>
    7398:	6f ef       	ldi	r22, 0xFF	; 255
    739a:	7f ef       	ldi	r23, 0xFF	; 255
    739c:	02 c0       	rjmp	.+4      	; 0x73a2 <vfprintf+0x17a>
    739e:	69 2d       	mov	r22, r9
    73a0:	70 e0       	ldi	r23, 0x00	; 0
    73a2:	42 e0       	ldi	r20, 0x02	; 2
    73a4:	50 e0       	ldi	r21, 0x00	; 0
    73a6:	a4 0e       	add	r10, r20
    73a8:	b5 1e       	adc	r11, r21
    73aa:	c6 01       	movw	r24, r12
    73ac:	0e 94 f1 3a 	call	0x75e2	; 0x75e2 <strnlen_P>
    73b0:	8c 01       	movw	r16, r24
    73b2:	50 e8       	ldi	r21, 0x80	; 128
    73b4:	f5 2a       	or	r15, r21
    73b6:	f3 fe       	sbrs	r15, 3
    73b8:	07 c0       	rjmp	.+14     	; 0x73c8 <vfprintf+0x1a0>
    73ba:	1a c0       	rjmp	.+52     	; 0x73f0 <vfprintf+0x1c8>
    73bc:	80 e2       	ldi	r24, 0x20	; 32
    73be:	90 e0       	ldi	r25, 0x00	; 0
    73c0:	b3 01       	movw	r22, r6
    73c2:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    73c6:	ea 94       	dec	r14
    73c8:	8e 2d       	mov	r24, r14
    73ca:	90 e0       	ldi	r25, 0x00	; 0
    73cc:	08 17       	cp	r16, r24
    73ce:	19 07       	cpc	r17, r25
    73d0:	a8 f3       	brcs	.-22     	; 0x73bc <vfprintf+0x194>
    73d2:	0e c0       	rjmp	.+28     	; 0x73f0 <vfprintf+0x1c8>
    73d4:	f6 01       	movw	r30, r12
    73d6:	f7 fc       	sbrc	r15, 7
    73d8:	85 91       	lpm	r24, Z+
    73da:	f7 fe       	sbrs	r15, 7
    73dc:	81 91       	ld	r24, Z+
    73de:	6f 01       	movw	r12, r30
    73e0:	90 e0       	ldi	r25, 0x00	; 0
    73e2:	b3 01       	movw	r22, r6
    73e4:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    73e8:	e1 10       	cpse	r14, r1
    73ea:	ea 94       	dec	r14
    73ec:	01 50       	subi	r16, 0x01	; 1
    73ee:	10 40       	sbci	r17, 0x00	; 0
    73f0:	01 15       	cp	r16, r1
    73f2:	11 05       	cpc	r17, r1
    73f4:	79 f7       	brne	.-34     	; 0x73d4 <vfprintf+0x1ac>
    73f6:	ea c0       	rjmp	.+468    	; 0x75cc <vfprintf+0x3a4>
    73f8:	94 36       	cpi	r25, 0x64	; 100
    73fa:	11 f0       	breq	.+4      	; 0x7400 <vfprintf+0x1d8>
    73fc:	99 36       	cpi	r25, 0x69	; 105
    73fe:	69 f5       	brne	.+90     	; 0x745a <vfprintf+0x232>
    7400:	f7 fe       	sbrs	r15, 7
    7402:	08 c0       	rjmp	.+16     	; 0x7414 <vfprintf+0x1ec>
    7404:	f5 01       	movw	r30, r10
    7406:	20 81       	ld	r18, Z
    7408:	31 81       	ldd	r19, Z+1	; 0x01
    740a:	42 81       	ldd	r20, Z+2	; 0x02
    740c:	53 81       	ldd	r21, Z+3	; 0x03
    740e:	84 e0       	ldi	r24, 0x04	; 4
    7410:	90 e0       	ldi	r25, 0x00	; 0
    7412:	0a c0       	rjmp	.+20     	; 0x7428 <vfprintf+0x200>
    7414:	f5 01       	movw	r30, r10
    7416:	80 81       	ld	r24, Z
    7418:	91 81       	ldd	r25, Z+1	; 0x01
    741a:	9c 01       	movw	r18, r24
    741c:	44 27       	eor	r20, r20
    741e:	37 fd       	sbrc	r19, 7
    7420:	40 95       	com	r20
    7422:	54 2f       	mov	r21, r20
    7424:	82 e0       	ldi	r24, 0x02	; 2
    7426:	90 e0       	ldi	r25, 0x00	; 0
    7428:	a8 0e       	add	r10, r24
    742a:	b9 1e       	adc	r11, r25
    742c:	9f e6       	ldi	r25, 0x6F	; 111
    742e:	f9 22       	and	r15, r25
    7430:	57 ff       	sbrs	r21, 7
    7432:	09 c0       	rjmp	.+18     	; 0x7446 <vfprintf+0x21e>
    7434:	50 95       	com	r21
    7436:	40 95       	com	r20
    7438:	30 95       	com	r19
    743a:	21 95       	neg	r18
    743c:	3f 4f       	sbci	r19, 0xFF	; 255
    743e:	4f 4f       	sbci	r20, 0xFF	; 255
    7440:	5f 4f       	sbci	r21, 0xFF	; 255
    7442:	e0 e8       	ldi	r30, 0x80	; 128
    7444:	fe 2a       	or	r15, r30
    7446:	ca 01       	movw	r24, r20
    7448:	b9 01       	movw	r22, r18
    744a:	a1 01       	movw	r20, r2
    744c:	2a e0       	ldi	r18, 0x0A	; 10
    744e:	30 e0       	ldi	r19, 0x00	; 0
    7450:	0e 94 33 3b 	call	0x7666	; 0x7666 <__ultoa_invert>
    7454:	d8 2e       	mov	r13, r24
    7456:	d2 18       	sub	r13, r2
    7458:	40 c0       	rjmp	.+128    	; 0x74da <vfprintf+0x2b2>
    745a:	95 37       	cpi	r25, 0x75	; 117
    745c:	29 f4       	brne	.+10     	; 0x7468 <vfprintf+0x240>
    745e:	1f 2d       	mov	r17, r15
    7460:	1f 7e       	andi	r17, 0xEF	; 239
    7462:	2a e0       	ldi	r18, 0x0A	; 10
    7464:	30 e0       	ldi	r19, 0x00	; 0
    7466:	1d c0       	rjmp	.+58     	; 0x74a2 <vfprintf+0x27a>
    7468:	1f 2d       	mov	r17, r15
    746a:	19 7f       	andi	r17, 0xF9	; 249
    746c:	9f 36       	cpi	r25, 0x6F	; 111
    746e:	61 f0       	breq	.+24     	; 0x7488 <vfprintf+0x260>
    7470:	90 37       	cpi	r25, 0x70	; 112
    7472:	20 f4       	brcc	.+8      	; 0x747c <vfprintf+0x254>
    7474:	98 35       	cpi	r25, 0x58	; 88
    7476:	09 f0       	breq	.+2      	; 0x747a <vfprintf+0x252>
    7478:	ac c0       	rjmp	.+344    	; 0x75d2 <vfprintf+0x3aa>
    747a:	0f c0       	rjmp	.+30     	; 0x749a <vfprintf+0x272>
    747c:	90 37       	cpi	r25, 0x70	; 112
    747e:	39 f0       	breq	.+14     	; 0x748e <vfprintf+0x266>
    7480:	98 37       	cpi	r25, 0x78	; 120
    7482:	09 f0       	breq	.+2      	; 0x7486 <vfprintf+0x25e>
    7484:	a6 c0       	rjmp	.+332    	; 0x75d2 <vfprintf+0x3aa>
    7486:	04 c0       	rjmp	.+8      	; 0x7490 <vfprintf+0x268>
    7488:	28 e0       	ldi	r18, 0x08	; 8
    748a:	30 e0       	ldi	r19, 0x00	; 0
    748c:	0a c0       	rjmp	.+20     	; 0x74a2 <vfprintf+0x27a>
    748e:	10 61       	ori	r17, 0x10	; 16
    7490:	14 fd       	sbrc	r17, 4
    7492:	14 60       	ori	r17, 0x04	; 4
    7494:	20 e1       	ldi	r18, 0x10	; 16
    7496:	30 e0       	ldi	r19, 0x00	; 0
    7498:	04 c0       	rjmp	.+8      	; 0x74a2 <vfprintf+0x27a>
    749a:	14 fd       	sbrc	r17, 4
    749c:	16 60       	ori	r17, 0x06	; 6
    749e:	20 e1       	ldi	r18, 0x10	; 16
    74a0:	32 e0       	ldi	r19, 0x02	; 2
    74a2:	17 ff       	sbrs	r17, 7
    74a4:	08 c0       	rjmp	.+16     	; 0x74b6 <vfprintf+0x28e>
    74a6:	f5 01       	movw	r30, r10
    74a8:	60 81       	ld	r22, Z
    74aa:	71 81       	ldd	r23, Z+1	; 0x01
    74ac:	82 81       	ldd	r24, Z+2	; 0x02
    74ae:	93 81       	ldd	r25, Z+3	; 0x03
    74b0:	44 e0       	ldi	r20, 0x04	; 4
    74b2:	50 e0       	ldi	r21, 0x00	; 0
    74b4:	08 c0       	rjmp	.+16     	; 0x74c6 <vfprintf+0x29e>
    74b6:	f5 01       	movw	r30, r10
    74b8:	80 81       	ld	r24, Z
    74ba:	91 81       	ldd	r25, Z+1	; 0x01
    74bc:	bc 01       	movw	r22, r24
    74be:	80 e0       	ldi	r24, 0x00	; 0
    74c0:	90 e0       	ldi	r25, 0x00	; 0
    74c2:	42 e0       	ldi	r20, 0x02	; 2
    74c4:	50 e0       	ldi	r21, 0x00	; 0
    74c6:	a4 0e       	add	r10, r20
    74c8:	b5 1e       	adc	r11, r21
    74ca:	a1 01       	movw	r20, r2
    74cc:	0e 94 33 3b 	call	0x7666	; 0x7666 <__ultoa_invert>
    74d0:	d8 2e       	mov	r13, r24
    74d2:	d2 18       	sub	r13, r2
    74d4:	8f e7       	ldi	r24, 0x7F	; 127
    74d6:	f8 2e       	mov	r15, r24
    74d8:	f1 22       	and	r15, r17
    74da:	f6 fe       	sbrs	r15, 6
    74dc:	0b c0       	rjmp	.+22     	; 0x74f4 <vfprintf+0x2cc>
    74de:	5e ef       	ldi	r21, 0xFE	; 254
    74e0:	f5 22       	and	r15, r21
    74e2:	d9 14       	cp	r13, r9
    74e4:	38 f4       	brcc	.+14     	; 0x74f4 <vfprintf+0x2cc>
    74e6:	f4 fe       	sbrs	r15, 4
    74e8:	07 c0       	rjmp	.+14     	; 0x74f8 <vfprintf+0x2d0>
    74ea:	f2 fc       	sbrc	r15, 2
    74ec:	05 c0       	rjmp	.+10     	; 0x74f8 <vfprintf+0x2d0>
    74ee:	8f ee       	ldi	r24, 0xEF	; 239
    74f0:	f8 22       	and	r15, r24
    74f2:	02 c0       	rjmp	.+4      	; 0x74f8 <vfprintf+0x2d0>
    74f4:	1d 2d       	mov	r17, r13
    74f6:	01 c0       	rjmp	.+2      	; 0x74fa <vfprintf+0x2d2>
    74f8:	19 2d       	mov	r17, r9
    74fa:	f4 fe       	sbrs	r15, 4
    74fc:	0d c0       	rjmp	.+26     	; 0x7518 <vfprintf+0x2f0>
    74fe:	fe 01       	movw	r30, r28
    7500:	ed 0d       	add	r30, r13
    7502:	f1 1d       	adc	r31, r1
    7504:	80 81       	ld	r24, Z
    7506:	80 33       	cpi	r24, 0x30	; 48
    7508:	19 f4       	brne	.+6      	; 0x7510 <vfprintf+0x2e8>
    750a:	99 ee       	ldi	r25, 0xE9	; 233
    750c:	f9 22       	and	r15, r25
    750e:	08 c0       	rjmp	.+16     	; 0x7520 <vfprintf+0x2f8>
    7510:	1f 5f       	subi	r17, 0xFF	; 255
    7512:	f2 fe       	sbrs	r15, 2
    7514:	05 c0       	rjmp	.+10     	; 0x7520 <vfprintf+0x2f8>
    7516:	03 c0       	rjmp	.+6      	; 0x751e <vfprintf+0x2f6>
    7518:	8f 2d       	mov	r24, r15
    751a:	86 78       	andi	r24, 0x86	; 134
    751c:	09 f0       	breq	.+2      	; 0x7520 <vfprintf+0x2f8>
    751e:	1f 5f       	subi	r17, 0xFF	; 255
    7520:	0f 2d       	mov	r16, r15
    7522:	f3 fc       	sbrc	r15, 3
    7524:	14 c0       	rjmp	.+40     	; 0x754e <vfprintf+0x326>
    7526:	f0 fe       	sbrs	r15, 0
    7528:	0f c0       	rjmp	.+30     	; 0x7548 <vfprintf+0x320>
    752a:	1e 15       	cp	r17, r14
    752c:	10 f0       	brcs	.+4      	; 0x7532 <vfprintf+0x30a>
    752e:	9d 2c       	mov	r9, r13
    7530:	0b c0       	rjmp	.+22     	; 0x7548 <vfprintf+0x320>
    7532:	9d 2c       	mov	r9, r13
    7534:	9e 0c       	add	r9, r14
    7536:	91 1a       	sub	r9, r17
    7538:	1e 2d       	mov	r17, r14
    753a:	06 c0       	rjmp	.+12     	; 0x7548 <vfprintf+0x320>
    753c:	80 e2       	ldi	r24, 0x20	; 32
    753e:	90 e0       	ldi	r25, 0x00	; 0
    7540:	b3 01       	movw	r22, r6
    7542:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    7546:	1f 5f       	subi	r17, 0xFF	; 255
    7548:	1e 15       	cp	r17, r14
    754a:	c0 f3       	brcs	.-16     	; 0x753c <vfprintf+0x314>
    754c:	04 c0       	rjmp	.+8      	; 0x7556 <vfprintf+0x32e>
    754e:	1e 15       	cp	r17, r14
    7550:	10 f4       	brcc	.+4      	; 0x7556 <vfprintf+0x32e>
    7552:	e1 1a       	sub	r14, r17
    7554:	01 c0       	rjmp	.+2      	; 0x7558 <vfprintf+0x330>
    7556:	ee 24       	eor	r14, r14
    7558:	04 ff       	sbrs	r16, 4
    755a:	0f c0       	rjmp	.+30     	; 0x757a <vfprintf+0x352>
    755c:	80 e3       	ldi	r24, 0x30	; 48
    755e:	90 e0       	ldi	r25, 0x00	; 0
    7560:	b3 01       	movw	r22, r6
    7562:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    7566:	02 ff       	sbrs	r16, 2
    7568:	1d c0       	rjmp	.+58     	; 0x75a4 <vfprintf+0x37c>
    756a:	01 fd       	sbrc	r16, 1
    756c:	03 c0       	rjmp	.+6      	; 0x7574 <vfprintf+0x34c>
    756e:	88 e7       	ldi	r24, 0x78	; 120
    7570:	90 e0       	ldi	r25, 0x00	; 0
    7572:	0e c0       	rjmp	.+28     	; 0x7590 <vfprintf+0x368>
    7574:	88 e5       	ldi	r24, 0x58	; 88
    7576:	90 e0       	ldi	r25, 0x00	; 0
    7578:	0b c0       	rjmp	.+22     	; 0x7590 <vfprintf+0x368>
    757a:	80 2f       	mov	r24, r16
    757c:	86 78       	andi	r24, 0x86	; 134
    757e:	91 f0       	breq	.+36     	; 0x75a4 <vfprintf+0x37c>
    7580:	01 ff       	sbrs	r16, 1
    7582:	02 c0       	rjmp	.+4      	; 0x7588 <vfprintf+0x360>
    7584:	8b e2       	ldi	r24, 0x2B	; 43
    7586:	01 c0       	rjmp	.+2      	; 0x758a <vfprintf+0x362>
    7588:	80 e2       	ldi	r24, 0x20	; 32
    758a:	f7 fc       	sbrc	r15, 7
    758c:	8d e2       	ldi	r24, 0x2D	; 45
    758e:	90 e0       	ldi	r25, 0x00	; 0
    7590:	b3 01       	movw	r22, r6
    7592:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    7596:	06 c0       	rjmp	.+12     	; 0x75a4 <vfprintf+0x37c>
    7598:	80 e3       	ldi	r24, 0x30	; 48
    759a:	90 e0       	ldi	r25, 0x00	; 0
    759c:	b3 01       	movw	r22, r6
    759e:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    75a2:	9a 94       	dec	r9
    75a4:	d9 14       	cp	r13, r9
    75a6:	c0 f3       	brcs	.-16     	; 0x7598 <vfprintf+0x370>
    75a8:	da 94       	dec	r13
    75aa:	f1 01       	movw	r30, r2
    75ac:	ed 0d       	add	r30, r13
    75ae:	f1 1d       	adc	r31, r1
    75b0:	80 81       	ld	r24, Z
    75b2:	90 e0       	ldi	r25, 0x00	; 0
    75b4:	b3 01       	movw	r22, r6
    75b6:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    75ba:	dd 20       	and	r13, r13
    75bc:	a9 f7       	brne	.-22     	; 0x75a8 <vfprintf+0x380>
    75be:	06 c0       	rjmp	.+12     	; 0x75cc <vfprintf+0x3a4>
    75c0:	80 e2       	ldi	r24, 0x20	; 32
    75c2:	90 e0       	ldi	r25, 0x00	; 0
    75c4:	b3 01       	movw	r22, r6
    75c6:	0e 94 07 3b 	call	0x760e	; 0x760e <fputc>
    75ca:	ea 94       	dec	r14
    75cc:	ee 20       	and	r14, r14
    75ce:	c1 f7       	brne	.-16     	; 0x75c0 <vfprintf+0x398>
    75d0:	43 ce       	rjmp	.-890    	; 0x7258 <vfprintf+0x30>
    75d2:	f3 01       	movw	r30, r6
    75d4:	66 81       	ldd	r22, Z+6	; 0x06
    75d6:	77 81       	ldd	r23, Z+7	; 0x07
    75d8:	cb 01       	movw	r24, r22
    75da:	2b 96       	adiw	r28, 0x0b	; 11
    75dc:	e2 e1       	ldi	r30, 0x12	; 18
    75de:	0c 94 c8 38 	jmp	0x7190	; 0x7190 <__epilogue_restores__>

000075e2 <strnlen_P>:
    75e2:	fc 01       	movw	r30, r24
    75e4:	05 90       	lpm	r0, Z+
    75e6:	61 50       	subi	r22, 0x01	; 1
    75e8:	70 40       	sbci	r23, 0x00	; 0
    75ea:	01 10       	cpse	r0, r1
    75ec:	d8 f7       	brcc	.-10     	; 0x75e4 <strnlen_P+0x2>
    75ee:	80 95       	com	r24
    75f0:	90 95       	com	r25
    75f2:	8e 0f       	add	r24, r30
    75f4:	9f 1f       	adc	r25, r31
    75f6:	08 95       	ret

000075f8 <strnlen>:
    75f8:	fc 01       	movw	r30, r24
    75fa:	61 50       	subi	r22, 0x01	; 1
    75fc:	70 40       	sbci	r23, 0x00	; 0
    75fe:	01 90       	ld	r0, Z+
    7600:	01 10       	cpse	r0, r1
    7602:	d8 f7       	brcc	.-10     	; 0x75fa <strnlen+0x2>
    7604:	80 95       	com	r24
    7606:	90 95       	com	r25
    7608:	8e 0f       	add	r24, r30
    760a:	9f 1f       	adc	r25, r31
    760c:	08 95       	ret

0000760e <fputc>:
    760e:	0f 93       	push	r16
    7610:	1f 93       	push	r17
    7612:	cf 93       	push	r28
    7614:	df 93       	push	r29
    7616:	8c 01       	movw	r16, r24
    7618:	eb 01       	movw	r28, r22
    761a:	8b 81       	ldd	r24, Y+3	; 0x03
    761c:	81 ff       	sbrs	r24, 1
    761e:	1b c0       	rjmp	.+54     	; 0x7656 <fputc+0x48>
    7620:	82 ff       	sbrs	r24, 2
    7622:	0d c0       	rjmp	.+26     	; 0x763e <fputc+0x30>
    7624:	2e 81       	ldd	r18, Y+6	; 0x06
    7626:	3f 81       	ldd	r19, Y+7	; 0x07
    7628:	8c 81       	ldd	r24, Y+4	; 0x04
    762a:	9d 81       	ldd	r25, Y+5	; 0x05
    762c:	28 17       	cp	r18, r24
    762e:	39 07       	cpc	r19, r25
    7630:	64 f4       	brge	.+24     	; 0x764a <fputc+0x3c>
    7632:	e8 81       	ld	r30, Y
    7634:	f9 81       	ldd	r31, Y+1	; 0x01
    7636:	01 93       	st	Z+, r16
    7638:	f9 83       	std	Y+1, r31	; 0x01
    763a:	e8 83       	st	Y, r30
    763c:	06 c0       	rjmp	.+12     	; 0x764a <fputc+0x3c>
    763e:	e8 85       	ldd	r30, Y+8	; 0x08
    7640:	f9 85       	ldd	r31, Y+9	; 0x09
    7642:	80 2f       	mov	r24, r16
    7644:	09 95       	icall
    7646:	89 2b       	or	r24, r25
    7648:	31 f4       	brne	.+12     	; 0x7656 <fputc+0x48>
    764a:	8e 81       	ldd	r24, Y+6	; 0x06
    764c:	9f 81       	ldd	r25, Y+7	; 0x07
    764e:	01 96       	adiw	r24, 0x01	; 1
    7650:	9f 83       	std	Y+7, r25	; 0x07
    7652:	8e 83       	std	Y+6, r24	; 0x06
    7654:	02 c0       	rjmp	.+4      	; 0x765a <fputc+0x4c>
    7656:	0f ef       	ldi	r16, 0xFF	; 255
    7658:	1f ef       	ldi	r17, 0xFF	; 255
    765a:	c8 01       	movw	r24, r16
    765c:	df 91       	pop	r29
    765e:	cf 91       	pop	r28
    7660:	1f 91       	pop	r17
    7662:	0f 91       	pop	r16
    7664:	08 95       	ret

00007666 <__ultoa_invert>:
    7666:	fa 01       	movw	r30, r20
    7668:	aa 27       	eor	r26, r26
    766a:	28 30       	cpi	r18, 0x08	; 8
    766c:	51 f1       	breq	.+84     	; 0x76c2 <__ultoa_invert+0x5c>
    766e:	20 31       	cpi	r18, 0x10	; 16
    7670:	81 f1       	breq	.+96     	; 0x76d2 <__ultoa_invert+0x6c>
    7672:	e8 94       	clt
    7674:	6f 93       	push	r22
    7676:	6e 7f       	andi	r22, 0xFE	; 254
    7678:	6e 5f       	subi	r22, 0xFE	; 254
    767a:	7f 4f       	sbci	r23, 0xFF	; 255
    767c:	8f 4f       	sbci	r24, 0xFF	; 255
    767e:	9f 4f       	sbci	r25, 0xFF	; 255
    7680:	af 4f       	sbci	r26, 0xFF	; 255
    7682:	b1 e0       	ldi	r27, 0x01	; 1
    7684:	3e d0       	rcall	.+124    	; 0x7702 <__ultoa_invert+0x9c>
    7686:	b4 e0       	ldi	r27, 0x04	; 4
    7688:	3c d0       	rcall	.+120    	; 0x7702 <__ultoa_invert+0x9c>
    768a:	67 0f       	add	r22, r23
    768c:	78 1f       	adc	r23, r24
    768e:	89 1f       	adc	r24, r25
    7690:	9a 1f       	adc	r25, r26
    7692:	a1 1d       	adc	r26, r1
    7694:	68 0f       	add	r22, r24
    7696:	79 1f       	adc	r23, r25
    7698:	8a 1f       	adc	r24, r26
    769a:	91 1d       	adc	r25, r1
    769c:	a1 1d       	adc	r26, r1
    769e:	6a 0f       	add	r22, r26
    76a0:	71 1d       	adc	r23, r1
    76a2:	81 1d       	adc	r24, r1
    76a4:	91 1d       	adc	r25, r1
    76a6:	a1 1d       	adc	r26, r1
    76a8:	20 d0       	rcall	.+64     	; 0x76ea <__ultoa_invert+0x84>
    76aa:	09 f4       	brne	.+2      	; 0x76ae <__ultoa_invert+0x48>
    76ac:	68 94       	set
    76ae:	3f 91       	pop	r19
    76b0:	2a e0       	ldi	r18, 0x0A	; 10
    76b2:	26 9f       	mul	r18, r22
    76b4:	11 24       	eor	r1, r1
    76b6:	30 19       	sub	r19, r0
    76b8:	30 5d       	subi	r19, 0xD0	; 208
    76ba:	31 93       	st	Z+, r19
    76bc:	de f6       	brtc	.-74     	; 0x7674 <__ultoa_invert+0xe>
    76be:	cf 01       	movw	r24, r30
    76c0:	08 95       	ret
    76c2:	46 2f       	mov	r20, r22
    76c4:	47 70       	andi	r20, 0x07	; 7
    76c6:	40 5d       	subi	r20, 0xD0	; 208
    76c8:	41 93       	st	Z+, r20
    76ca:	b3 e0       	ldi	r27, 0x03	; 3
    76cc:	0f d0       	rcall	.+30     	; 0x76ec <__ultoa_invert+0x86>
    76ce:	c9 f7       	brne	.-14     	; 0x76c2 <__ultoa_invert+0x5c>
    76d0:	f6 cf       	rjmp	.-20     	; 0x76be <__ultoa_invert+0x58>
    76d2:	46 2f       	mov	r20, r22
    76d4:	4f 70       	andi	r20, 0x0F	; 15
    76d6:	40 5d       	subi	r20, 0xD0	; 208
    76d8:	4a 33       	cpi	r20, 0x3A	; 58
    76da:	18 f0       	brcs	.+6      	; 0x76e2 <__ultoa_invert+0x7c>
    76dc:	49 5d       	subi	r20, 0xD9	; 217
    76de:	31 fd       	sbrc	r19, 1
    76e0:	40 52       	subi	r20, 0x20	; 32
    76e2:	41 93       	st	Z+, r20
    76e4:	02 d0       	rcall	.+4      	; 0x76ea <__ultoa_invert+0x84>
    76e6:	a9 f7       	brne	.-22     	; 0x76d2 <__ultoa_invert+0x6c>
    76e8:	ea cf       	rjmp	.-44     	; 0x76be <__ultoa_invert+0x58>
    76ea:	b4 e0       	ldi	r27, 0x04	; 4
    76ec:	a6 95       	lsr	r26
    76ee:	97 95       	ror	r25
    76f0:	87 95       	ror	r24
    76f2:	77 95       	ror	r23
    76f4:	67 95       	ror	r22
    76f6:	ba 95       	dec	r27
    76f8:	c9 f7       	brne	.-14     	; 0x76ec <__ultoa_invert+0x86>
    76fa:	00 97       	sbiw	r24, 0x00	; 0
    76fc:	61 05       	cpc	r22, r1
    76fe:	71 05       	cpc	r23, r1
    7700:	08 95       	ret
    7702:	9b 01       	movw	r18, r22
    7704:	ac 01       	movw	r20, r24
    7706:	0a 2e       	mov	r0, r26
    7708:	06 94       	lsr	r0
    770a:	57 95       	ror	r21
    770c:	47 95       	ror	r20
    770e:	37 95       	ror	r19
    7710:	27 95       	ror	r18
    7712:	ba 95       	dec	r27
    7714:	c9 f7       	brne	.-14     	; 0x7708 <__ultoa_invert+0xa2>
    7716:	62 0f       	add	r22, r18
    7718:	73 1f       	adc	r23, r19
    771a:	84 1f       	adc	r24, r20
    771c:	95 1f       	adc	r25, r21
    771e:	a0 1d       	adc	r26, r0
    7720:	08 95       	ret

00007722 <_exit>:
    7722:	f8 94       	cli

00007724 <__stop_program>:
    7724:	ff cf       	rjmp	.-2      	; 0x7724 <__stop_program>
