<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-fs › mach › hwregs › asm › bif_core_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>bif_core_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __bif_core_defs_asm_h</span>
<span class="cp">#define __bif_core_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/bif/rtl/bif_core_regs.r</span>
<span class="cm"> *     id:           bif_core_regs.r,v 1.17 2005/02/04 13:28:22 np Exp </span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:33 2005</span>
<span class="cm"> * </span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/bif_core_defs_asm.h ../../inst/bif/rtl/bif_core_regs.r</span>
<span class="cm"> *      id: $Id: bif_core_defs_asm.h,v 1.1 2007/02/13 11:55:30 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_grp1_cfg, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___lw___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___lw___width 6</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___ew___lsb 6</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___ew___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___zw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___zw___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___aw___lsb 12</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___aw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___dw___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___dw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___ewb___lsb 16</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___ewb___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___bw___lsb 18</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___bw___bit 18</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___wr_extend___lsb 19</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___wr_extend___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___wr_extend___bit 19</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___erc_en___lsb 20</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___erc_en___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___erc_en___bit 20</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___mode___lsb 21</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___mode___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg___mode___bit 21</span>
<span class="cp">#define reg_bif_core_rw_grp1_cfg_offset 0</span>

<span class="cm">/* Register rw_grp2_cfg, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___lw___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___lw___width 6</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___ew___lsb 6</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___ew___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___zw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___zw___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___aw___lsb 12</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___aw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___dw___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___dw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___ewb___lsb 16</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___ewb___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___bw___lsb 18</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___bw___bit 18</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___wr_extend___lsb 19</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___wr_extend___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___wr_extend___bit 19</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___erc_en___lsb 20</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___erc_en___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___erc_en___bit 20</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___mode___lsb 21</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___mode___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg___mode___bit 21</span>
<span class="cp">#define reg_bif_core_rw_grp2_cfg_offset 4</span>

<span class="cm">/* Register rw_grp3_cfg, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___lw___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___lw___width 6</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___ew___lsb 6</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___ew___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___zw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___zw___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___aw___lsb 12</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___aw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___dw___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___dw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___ewb___lsb 16</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___ewb___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___bw___lsb 18</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___bw___bit 18</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___wr_extend___lsb 19</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___wr_extend___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___wr_extend___bit 19</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___erc_en___lsb 20</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___erc_en___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___erc_en___bit 20</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___mode___lsb 21</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___mode___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___mode___bit 21</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp0___lsb 24</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp0___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp1___lsb 26</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp1___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp2___lsb 28</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp2___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp3___lsb 30</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg___gated_csp3___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp3_cfg_offset 8</span>

<span class="cm">/* Register rw_grp4_cfg, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___lw___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___lw___width 6</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___ew___lsb 6</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___ew___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___zw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___zw___width 3</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___aw___lsb 12</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___aw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___dw___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___dw___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___ewb___lsb 16</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___ewb___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___bw___lsb 18</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___bw___bit 18</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___wr_extend___lsb 19</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___wr_extend___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___wr_extend___bit 19</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___erc_en___lsb 20</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___erc_en___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___erc_en___bit 20</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___mode___lsb 21</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___mode___width 1</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___mode___bit 21</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp4___lsb 26</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp4___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp5___lsb 28</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp5___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp6___lsb 30</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg___gated_csp6___width 2</span>
<span class="cp">#define reg_bif_core_rw_grp4_cfg_offset 12</span>

<span class="cm">/* Register rw_sdram_cfg_grp0, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___bank_sel___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___bank_sel___width 5</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___ca___lsb 5</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___ca___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___type___lsb 8</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___type___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___type___bit 8</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___bw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___bw___bit 9</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___sh___lsb 10</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___sh___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___wmm___lsb 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___wmm___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___wmm___bit 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___sh16___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___sh16___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___sh16___bit 14</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___grp_sel___lsb 15</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0___grp_sel___width 5</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp0_offset 16</span>

<span class="cm">/* Register rw_sdram_cfg_grp1, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___bank_sel___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___bank_sel___width 5</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___ca___lsb 5</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___ca___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___type___lsb 8</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___type___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___type___bit 8</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___bw___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___bw___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___bw___bit 9</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___sh___lsb 10</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___sh___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___wmm___lsb 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___wmm___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___wmm___bit 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___sh16___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___sh16___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1___sh16___bit 14</span>
<span class="cp">#define reg_bif_core_rw_sdram_cfg_grp1_offset 20</span>

<span class="cm">/* Register rw_sdram_timing, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___cl___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___cl___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rcd___lsb 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rcd___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rp___lsb 6</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rp___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rc___lsb 9</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___rc___width 2</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___dpl___lsb 11</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___dpl___width 2</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___pde___lsb 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___pde___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___pde___bit 13</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___ref___lsb 14</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___ref___width 2</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___cpd___lsb 16</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___cpd___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___cpd___bit 16</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdcke___lsb 17</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdcke___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdcke___bit 17</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdclk___lsb 18</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdclk___width 1</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing___sdclk___bit 18</span>
<span class="cp">#define reg_bif_core_rw_sdram_timing_offset 24</span>

<span class="cm">/* Register rw_sdram_cmd, scope bif_core, type rw */</span>
<span class="cp">#define reg_bif_core_rw_sdram_cmd___cmd___lsb 0</span>
<span class="cp">#define reg_bif_core_rw_sdram_cmd___cmd___width 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cmd___mrs_data___lsb 3</span>
<span class="cp">#define reg_bif_core_rw_sdram_cmd___mrs_data___width 15</span>
<span class="cp">#define reg_bif_core_rw_sdram_cmd_offset 28</span>

<span class="cm">/* Register rs_sdram_ref_stat, scope bif_core, type rs */</span>
<span class="cp">#define reg_bif_core_rs_sdram_ref_stat___ok___lsb 0</span>
<span class="cp">#define reg_bif_core_rs_sdram_ref_stat___ok___width 1</span>
<span class="cp">#define reg_bif_core_rs_sdram_ref_stat___ok___bit 0</span>
<span class="cp">#define reg_bif_core_rs_sdram_ref_stat_offset 32</span>

<span class="cm">/* Register r_sdram_ref_stat, scope bif_core, type r */</span>
<span class="cp">#define reg_bif_core_r_sdram_ref_stat___ok___lsb 0</span>
<span class="cp">#define reg_bif_core_r_sdram_ref_stat___ok___width 1</span>
<span class="cp">#define reg_bif_core_r_sdram_ref_stat___ok___bit 0</span>
<span class="cp">#define reg_bif_core_r_sdram_ref_stat_offset 36</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_bif_core_bank2                       0x00000000</span>
<span class="cp">#define regk_bif_core_bank4                       0x00000001</span>
<span class="cp">#define regk_bif_core_bit10                       0x0000000a</span>
<span class="cp">#define regk_bif_core_bit11                       0x0000000b</span>
<span class="cp">#define regk_bif_core_bit12                       0x0000000c</span>
<span class="cp">#define regk_bif_core_bit13                       0x0000000d</span>
<span class="cp">#define regk_bif_core_bit14                       0x0000000e</span>
<span class="cp">#define regk_bif_core_bit15                       0x0000000f</span>
<span class="cp">#define regk_bif_core_bit16                       0x00000010</span>
<span class="cp">#define regk_bif_core_bit17                       0x00000011</span>
<span class="cp">#define regk_bif_core_bit18                       0x00000012</span>
<span class="cp">#define regk_bif_core_bit19                       0x00000013</span>
<span class="cp">#define regk_bif_core_bit20                       0x00000014</span>
<span class="cp">#define regk_bif_core_bit21                       0x00000015</span>
<span class="cp">#define regk_bif_core_bit22                       0x00000016</span>
<span class="cp">#define regk_bif_core_bit23                       0x00000017</span>
<span class="cp">#define regk_bif_core_bit24                       0x00000018</span>
<span class="cp">#define regk_bif_core_bit25                       0x00000019</span>
<span class="cp">#define regk_bif_core_bit26                       0x0000001a</span>
<span class="cp">#define regk_bif_core_bit27                       0x0000001b</span>
<span class="cp">#define regk_bif_core_bit28                       0x0000001c</span>
<span class="cp">#define regk_bif_core_bit29                       0x0000001d</span>
<span class="cp">#define regk_bif_core_bit9                        0x00000009</span>
<span class="cp">#define regk_bif_core_bw16                        0x00000001</span>
<span class="cp">#define regk_bif_core_bw32                        0x00000000</span>
<span class="cp">#define regk_bif_core_bwe                         0x00000000</span>
<span class="cp">#define regk_bif_core_cwe                         0x00000001</span>
<span class="cp">#define regk_bif_core_e15us                       0x00000001</span>
<span class="cp">#define regk_bif_core_e7800ns                     0x00000002</span>
<span class="cp">#define regk_bif_core_grp0                        0x00000000</span>
<span class="cp">#define regk_bif_core_grp1                        0x00000001</span>
<span class="cp">#define regk_bif_core_mrs                         0x00000003</span>
<span class="cp">#define regk_bif_core_no                          0x00000000</span>
<span class="cp">#define regk_bif_core_none                        0x00000000</span>
<span class="cp">#define regk_bif_core_nop                         0x00000000</span>
<span class="cp">#define regk_bif_core_off                         0x00000000</span>
<span class="cp">#define regk_bif_core_pre                         0x00000002</span>
<span class="cp">#define regk_bif_core_r_sdram_ref_stat_default    0x00000001</span>
<span class="cp">#define regk_bif_core_rd                          0x00000002</span>
<span class="cp">#define regk_bif_core_ref                         0x00000001</span>
<span class="cp">#define regk_bif_core_rs_sdram_ref_stat_default   0x00000001</span>
<span class="cp">#define regk_bif_core_rw_grp1_cfg_default         0x000006cf</span>
<span class="cp">#define regk_bif_core_rw_grp2_cfg_default         0x000006cf</span>
<span class="cp">#define regk_bif_core_rw_grp3_cfg_default         0x000006cf</span>
<span class="cp">#define regk_bif_core_rw_grp4_cfg_default         0x000006cf</span>
<span class="cp">#define regk_bif_core_rw_sdram_cfg_grp1_default   0x00000000</span>
<span class="cp">#define regk_bif_core_slf                         0x00000004</span>
<span class="cp">#define regk_bif_core_wr                          0x00000001</span>
<span class="cp">#define regk_bif_core_yes                         0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __bif_core_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
