{
  "module_name": "tve200_drm.h",
  "hash_id": "75a36981f64128cdc2fd099b268071d46aba0f652ee311ec94112976e0e0b141",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tve200/tve200_drm.h",
  "human_readable_source": " \n \n\n#ifndef _TVE200_DRM_H_\n#define _TVE200_DRM_H_\n\n#include <linux/irqreturn.h>\n\n#include <drm/drm_simple_kms_helper.h>\n\nstruct clk;\nstruct drm_bridge;\nstruct drm_connector;\nstruct drm_device;\nstruct drm_file;\nstruct drm_mode_create_dumb;\nstruct drm_panel;\n\n \n#define TVE200_Y_FRAME_BASE_ADDR\t0x00\n#define TVE200_U_FRAME_BASE_ADDR\t0x04\n#define TVE200_V_FRAME_BASE_ADDR\t0x08\n\n#define TVE200_INT_EN\t\t\t0x0C\n#define TVE200_INT_CLR\t\t\t0x10\n#define TVE200_INT_STAT\t\t\t0x14\n#define TVE200_INT_BUS_ERR\t\tBIT(7)\n#define TVE200_INT_V_STATUS\t\tBIT(6)  \n#define TVE200_INT_V_NEXT_FRAME\t\tBIT(5)\n#define TVE200_INT_U_NEXT_FRAME\t\tBIT(4)\n#define TVE200_INT_Y_NEXT_FRAME\t\tBIT(3)\n#define TVE200_INT_V_FIFO_UNDERRUN\tBIT(2)\n#define TVE200_INT_U_FIFO_UNDERRUN\tBIT(1)\n#define TVE200_INT_Y_FIFO_UNDERRUN\tBIT(0)\n#define TVE200_FIFO_UNDERRUNS\t\t(TVE200_INT_V_FIFO_UNDERRUN | \\\n\t\t\t\t\t TVE200_INT_U_FIFO_UNDERRUN | \\\n\t\t\t\t\t TVE200_INT_Y_FIFO_UNDERRUN)\n\n#define TVE200_CTRL\t\t\t0x18\n#define TVE200_CTRL_YUV420\t\tBIT(31)\n#define TVE200_CTRL_CSMODE\t\tBIT(30)\n#define TVE200_CTRL_NONINTERLACE\tBIT(28)  \n#define TVE200_CTRL_TVCLKP\t\tBIT(27)  \n \n#define TVE200_CTRL_BURST_4_WORDS\t(0 << 24)\n#define TVE200_CTRL_BURST_8_WORDS\t(1 << 24)\n#define TVE200_CTRL_BURST_16_WORDS\t(2 << 24)\n#define TVE200_CTRL_BURST_32_WORDS\t(3 << 24)\n#define TVE200_CTRL_BURST_64_WORDS\t(4 << 24)\n#define TVE200_CTRL_BURST_128_WORDS\t(5 << 24)\n#define TVE200_CTRL_BURST_256_WORDS\t(6 << 24)\n#define TVE200_CTRL_BURST_0_WORDS\t(7 << 24)  \n \n#define TVE200_CTRL_RETRYCNT_MASK\tGENMASK(23, 16)\n#define TVE200_CTRL_RETRYCNT_16\t\t(1 << 16)\n#define TVE200_CTRL_BBBP\t\tBIT(15)  \n \n#define TVE200_CTRL_YCBCRODR_CB0Y0CR0Y1\t(0 << 12)\n#define TVE200_CTRL_YCBCRODR_Y0CB0Y1CR0\t(1 << 12)\n#define TVE200_CTRL_YCBCRODR_CR0Y0CB0Y1\t(2 << 12)\n#define TVE200_CTRL_YCBCRODR_Y1CB0Y0CR0\t(3 << 12)\n#define TVE200_CTRL_YCBCRODR_CR0Y1CB0Y0\t(4 << 12)\n#define TVE200_CTRL_YCBCRODR_Y1CR0Y0CB0\t(5 << 12)\n#define TVE200_CTRL_YCBCRODR_CB0Y1CR0Y0\t(6 << 12)\n#define TVE200_CTRL_YCBCRODR_Y0CR0Y1CB0\t(7 << 12)\n \n#define TVE200_CTRL_IPRESOL_CIF\t\t(0 << 10)\n#define TVE200_CTRL_IPRESOL_VGA\t\t(1 << 10)\n#define TVE200_CTRL_IPRESOL_D1\t\t(2 << 10)\n#define TVE200_CTRL_NTSC\t\tBIT(9)  \n#define TVE200_CTRL_INTERLACE\t\tBIT(8)  \n#define TVE200_IPDMOD_RGB555\t\t(0 << 6)  \n#define TVE200_IPDMOD_RGB565\t\t(1 << 6)\n#define TVE200_IPDMOD_RGB888\t\t(2 << 6)\n#define TVE200_IPDMOD_YUV420\t\t(2 << 6)  \n#define TVE200_IPDMOD_YUV422\t\t(3 << 6)\n \n#define TVE200_VSTSTYPE_VSYNC\t\t(0 << 4)  \n#define TVE200_VSTSTYPE_VBP\t\t(1 << 4)  \n#define TVE200_VSTSTYPE_VAI\t\t(2 << 4)  \n#define TVE200_VSTSTYPE_VFP\t\t(3 << 4)  \n#define TVE200_VSTSTYPE_BITS\t\t(BIT(4) | BIT(5))\n#define TVE200_BGR\t\t\tBIT(1)  \n#define TVE200_TVEEN\t\t\tBIT(0)  \n\n#define TVE200_CTRL_2\t\t\t0x1c\n#define TVE200_CTRL_3\t\t\t0x20\n\n#define TVE200_CTRL_4\t\t\t0x24\n#define TVE200_CTRL_4_RESET\t\tBIT(0)  \n\nstruct tve200_drm_dev_private {\n\tstruct drm_device *drm;\n\n\tstruct drm_connector *connector;\n\tstruct drm_panel *panel;\n\tstruct drm_bridge *bridge;\n\tstruct drm_simple_display_pipe pipe;\n\n\tvoid *regs;\n\tstruct clk *pclk;\n\tstruct clk *clk;\n};\n\n#define to_tve200_connector(x) \\\n\tcontainer_of(x, struct tve200_drm_connector, connector)\n\nint tve200_display_init(struct drm_device *dev);\nirqreturn_t tve200_irq(int irq, void *data);\nint tve200_connector_init(struct drm_device *dev);\nint tve200_encoder_init(struct drm_device *dev);\nint tve200_dumb_create(struct drm_file *file_priv,\n\t\t      struct drm_device *dev,\n\t\t      struct drm_mode_create_dumb *args);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}