# Linear_Convolution_Verilog_HDL
Description
– Developed Verilog HDL module for linear convolution on Xilinx ISE platform
– Sequences s(n) and h(n) each contained 8 samples in 2’s complement form (8 bits)
– Generated 15-sample outputs, ensuring proper 2’s complement representation
– Utilized Datapath and Controller design approach
– Integrated efficient multiplication using Booth’s multiplier modules


