<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>T.H.-Y. Meng | Genetic Logic Lab</title><link>/author/t.h.-y.-meng/</link><atom:link href="/author/t.h.-y.-meng/index.xml" rel="self" type="application/rss+xml"/><description>T.H.-Y. Meng</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 1999 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>T.H.-Y. Meng</title><link>/author/t.h.-y.-meng/</link></image><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item><item><title>Technology Mapping of Timed Circuits</title><link>/publication/technology-mapping-timed-myers-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-myers-1995/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1993/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid><description/></item></channel></rss>