
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c130  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  0800c300  0800c300  0000d300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c704  0800c704  0000e098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c704  0800c704  0000d704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c70c  0800c70c  0000e098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c70c  0800c70c  0000d70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c710  0800c710  0000d710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800c714  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053c8  20000098  0800c7ac  0000e098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005460  0800c7ac  0000e460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dbe6  00000000  00000000  0000e0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000468f  00000000  00000000  0002bcae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d0  00000000  00000000  00030340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f3  00000000  00000000  00031d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002889a  00000000  00000000  00033103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000228c2  00000000  00000000  0005b99d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f376a  00000000  00000000  0007e25f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001719c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ee8  00000000  00000000  00171a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001788f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000098 	.word	0x20000098
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c2e8 	.word	0x0800c2e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000009c 	.word	0x2000009c
 800020c:	0800c2e8 	.word	0x0800c2e8

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	200048a8 	.word	0x200048a8

080002a4 <__aeabi_drsub>:
 80002a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a8:	e002      	b.n	80002b0 <__adddf3>
 80002aa:	bf00      	nop

080002ac <__aeabi_dsub>:
 80002ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b0 <__adddf3>:
 80002b0:	b530      	push	{r4, r5, lr}
 80002b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ba:	ea94 0f05 	teq	r4, r5
 80002be:	bf08      	it	eq
 80002c0:	ea90 0f02 	teqeq	r0, r2
 80002c4:	bf1f      	itttt	ne
 80002c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d6:	f000 80e2 	beq.w	800049e <__adddf3+0x1ee>
 80002da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e2:	bfb8      	it	lt
 80002e4:	426d      	neglt	r5, r5
 80002e6:	dd0c      	ble.n	8000302 <__adddf3+0x52>
 80002e8:	442c      	add	r4, r5
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	ea82 0000 	eor.w	r0, r2, r0
 80002f6:	ea83 0101 	eor.w	r1, r3, r1
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	2d36      	cmp	r5, #54	@ 0x36
 8000304:	bf88      	it	hi
 8000306:	bd30      	pophi	{r4, r5, pc}
 8000308:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800030c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000310:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000314:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x70>
 800031a:	4240      	negs	r0, r0
 800031c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000320:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000324:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000328:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x84>
 800032e:	4252      	negs	r2, r2
 8000330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000334:	ea94 0f05 	teq	r4, r5
 8000338:	f000 80a7 	beq.w	800048a <__adddf3+0x1da>
 800033c:	f1a4 0401 	sub.w	r4, r4, #1
 8000340:	f1d5 0e20 	rsbs	lr, r5, #32
 8000344:	db0d      	blt.n	8000362 <__adddf3+0xb2>
 8000346:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034a:	fa22 f205 	lsr.w	r2, r2, r5
 800034e:	1880      	adds	r0, r0, r2
 8000350:	f141 0100 	adc.w	r1, r1, #0
 8000354:	fa03 f20e 	lsl.w	r2, r3, lr
 8000358:	1880      	adds	r0, r0, r2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	4159      	adcs	r1, r3
 8000360:	e00e      	b.n	8000380 <__adddf3+0xd0>
 8000362:	f1a5 0520 	sub.w	r5, r5, #32
 8000366:	f10e 0e20 	add.w	lr, lr, #32
 800036a:	2a01      	cmp	r2, #1
 800036c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000370:	bf28      	it	cs
 8000372:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	18c0      	adds	r0, r0, r3
 800037c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000380:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000384:	d507      	bpl.n	8000396 <__adddf3+0xe6>
 8000386:	f04f 0e00 	mov.w	lr, #0
 800038a:	f1dc 0c00 	rsbs	ip, ip, #0
 800038e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000392:	eb6e 0101 	sbc.w	r1, lr, r1
 8000396:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039a:	d31b      	bcc.n	80003d4 <__adddf3+0x124>
 800039c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a0:	d30c      	bcc.n	80003bc <__adddf3+0x10c>
 80003a2:	0849      	lsrs	r1, r1, #1
 80003a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003ac:	f104 0401 	add.w	r4, r4, #1
 80003b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b8:	f080 809a 	bcs.w	80004f0 <__adddf3+0x240>
 80003bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c0:	bf08      	it	eq
 80003c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c6:	f150 0000 	adcs.w	r0, r0, #0
 80003ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ce:	ea41 0105 	orr.w	r1, r1, r5
 80003d2:	bd30      	pop	{r4, r5, pc}
 80003d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d8:	4140      	adcs	r0, r0
 80003da:	eb41 0101 	adc.w	r1, r1, r1
 80003de:	3c01      	subs	r4, #1
 80003e0:	bf28      	it	cs
 80003e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e6:	d2e9      	bcs.n	80003bc <__adddf3+0x10c>
 80003e8:	f091 0f00 	teq	r1, #0
 80003ec:	bf04      	itt	eq
 80003ee:	4601      	moveq	r1, r0
 80003f0:	2000      	moveq	r0, #0
 80003f2:	fab1 f381 	clz	r3, r1
 80003f6:	bf08      	it	eq
 80003f8:	3320      	addeq	r3, #32
 80003fa:	f1a3 030b 	sub.w	r3, r3, #11
 80003fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000402:	da0c      	bge.n	800041e <__adddf3+0x16e>
 8000404:	320c      	adds	r2, #12
 8000406:	dd08      	ble.n	800041a <__adddf3+0x16a>
 8000408:	f102 0c14 	add.w	ip, r2, #20
 800040c:	f1c2 020c 	rsb	r2, r2, #12
 8000410:	fa01 f00c 	lsl.w	r0, r1, ip
 8000414:	fa21 f102 	lsr.w	r1, r1, r2
 8000418:	e00c      	b.n	8000434 <__adddf3+0x184>
 800041a:	f102 0214 	add.w	r2, r2, #20
 800041e:	bfd8      	it	le
 8000420:	f1c2 0c20 	rsble	ip, r2, #32
 8000424:	fa01 f102 	lsl.w	r1, r1, r2
 8000428:	fa20 fc0c 	lsr.w	ip, r0, ip
 800042c:	bfdc      	itt	le
 800042e:	ea41 010c 	orrle.w	r1, r1, ip
 8000432:	4090      	lslle	r0, r2
 8000434:	1ae4      	subs	r4, r4, r3
 8000436:	bfa2      	ittt	ge
 8000438:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800043c:	4329      	orrge	r1, r5
 800043e:	bd30      	popge	{r4, r5, pc}
 8000440:	ea6f 0404 	mvn.w	r4, r4
 8000444:	3c1f      	subs	r4, #31
 8000446:	da1c      	bge.n	8000482 <__adddf3+0x1d2>
 8000448:	340c      	adds	r4, #12
 800044a:	dc0e      	bgt.n	800046a <__adddf3+0x1ba>
 800044c:	f104 0414 	add.w	r4, r4, #20
 8000450:	f1c4 0220 	rsb	r2, r4, #32
 8000454:	fa20 f004 	lsr.w	r0, r0, r4
 8000458:	fa01 f302 	lsl.w	r3, r1, r2
 800045c:	ea40 0003 	orr.w	r0, r0, r3
 8000460:	fa21 f304 	lsr.w	r3, r1, r4
 8000464:	ea45 0103 	orr.w	r1, r5, r3
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	f1c4 040c 	rsb	r4, r4, #12
 800046e:	f1c4 0220 	rsb	r2, r4, #32
 8000472:	fa20 f002 	lsr.w	r0, r0, r2
 8000476:	fa01 f304 	lsl.w	r3, r1, r4
 800047a:	ea40 0003 	orr.w	r0, r0, r3
 800047e:	4629      	mov	r1, r5
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	fa21 f004 	lsr.w	r0, r1, r4
 8000486:	4629      	mov	r1, r5
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	f094 0f00 	teq	r4, #0
 800048e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000492:	bf06      	itte	eq
 8000494:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000498:	3401      	addeq	r4, #1
 800049a:	3d01      	subne	r5, #1
 800049c:	e74e      	b.n	800033c <__adddf3+0x8c>
 800049e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a2:	bf18      	it	ne
 80004a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a8:	d029      	beq.n	80004fe <__adddf3+0x24e>
 80004aa:	ea94 0f05 	teq	r4, r5
 80004ae:	bf08      	it	eq
 80004b0:	ea90 0f02 	teqeq	r0, r2
 80004b4:	d005      	beq.n	80004c2 <__adddf3+0x212>
 80004b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ba:	bf04      	itt	eq
 80004bc:	4619      	moveq	r1, r3
 80004be:	4610      	moveq	r0, r2
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	ea91 0f03 	teq	r1, r3
 80004c6:	bf1e      	ittt	ne
 80004c8:	2100      	movne	r1, #0
 80004ca:	2000      	movne	r0, #0
 80004cc:	bd30      	popne	{r4, r5, pc}
 80004ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d2:	d105      	bne.n	80004e0 <__adddf3+0x230>
 80004d4:	0040      	lsls	r0, r0, #1
 80004d6:	4149      	adcs	r1, r1
 80004d8:	bf28      	it	cs
 80004da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e4:	bf3c      	itt	cc
 80004e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ea:	bd30      	popcc	{r4, r5, pc}
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f8:	f04f 0000 	mov.w	r0, #0
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000502:	bf1a      	itte	ne
 8000504:	4619      	movne	r1, r3
 8000506:	4610      	movne	r0, r2
 8000508:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800050c:	bf1c      	itt	ne
 800050e:	460b      	movne	r3, r1
 8000510:	4602      	movne	r2, r0
 8000512:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000516:	bf06      	itte	eq
 8000518:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800051c:	ea91 0f03 	teqeq	r1, r3
 8000520:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	bf00      	nop

08000528 <__aeabi_ui2d>:
 8000528:	f090 0f00 	teq	r0, #0
 800052c:	bf04      	itt	eq
 800052e:	2100      	moveq	r1, #0
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000538:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053c:	f04f 0500 	mov.w	r5, #0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e750      	b.n	80003e8 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_i2d>:
 8000548:	f090 0f00 	teq	r0, #0
 800054c:	bf04      	itt	eq
 800054e:	2100      	moveq	r1, #0
 8000550:	4770      	bxeq	lr
 8000552:	b530      	push	{r4, r5, lr}
 8000554:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000558:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000560:	bf48      	it	mi
 8000562:	4240      	negmi	r0, r0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e73e      	b.n	80003e8 <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_f2d>:
 800056c:	0042      	lsls	r2, r0, #1
 800056e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000572:	ea4f 0131 	mov.w	r1, r1, rrx
 8000576:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057a:	bf1f      	itttt	ne
 800057c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000580:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000584:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000588:	4770      	bxne	lr
 800058a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058e:	bf08      	it	eq
 8000590:	4770      	bxeq	lr
 8000592:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000596:	bf04      	itt	eq
 8000598:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005ac:	e71c      	b.n	80003e8 <__adddf3+0x138>
 80005ae:	bf00      	nop

080005b0 <__aeabi_ul2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	e00a      	b.n	80005d6 <__aeabi_l2d+0x16>

080005c0 <__aeabi_l2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ce:	d502      	bpl.n	80005d6 <__aeabi_l2d+0x16>
 80005d0:	4240      	negs	r0, r0
 80005d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e2:	f43f aed8 	beq.w	8000396 <__adddf3+0xe6>
 80005e6:	f04f 0203 	mov.w	r2, #3
 80005ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ee:	bf18      	it	ne
 80005f0:	3203      	addne	r2, #3
 80005f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f6:	bf18      	it	ne
 80005f8:	3203      	addne	r2, #3
 80005fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fe:	f1c2 0320 	rsb	r3, r2, #32
 8000602:	fa00 fc03 	lsl.w	ip, r0, r3
 8000606:	fa20 f002 	lsr.w	r0, r0, r2
 800060a:	fa01 fe03 	lsl.w	lr, r1, r3
 800060e:	ea40 000e 	orr.w	r0, r0, lr
 8000612:	fa21 f102 	lsr.w	r1, r1, r2
 8000616:	4414      	add	r4, r2
 8000618:	e6bd      	b.n	8000396 <__adddf3+0xe6>
 800061a:	bf00      	nop

0800061c <__aeabi_dmul>:
 800061c:	b570      	push	{r4, r5, r6, lr}
 800061e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000622:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000626:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062a:	bf1d      	ittte	ne
 800062c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000630:	ea94 0f0c 	teqne	r4, ip
 8000634:	ea95 0f0c 	teqne	r5, ip
 8000638:	f000 f8de 	bleq	80007f8 <__aeabi_dmul+0x1dc>
 800063c:	442c      	add	r4, r5
 800063e:	ea81 0603 	eor.w	r6, r1, r3
 8000642:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000646:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064e:	bf18      	it	ne
 8000650:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800065c:	d038      	beq.n	80006d0 <__aeabi_dmul+0xb4>
 800065e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000662:	f04f 0500 	mov.w	r5, #0
 8000666:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000672:	f04f 0600 	mov.w	r6, #0
 8000676:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067a:	f09c 0f00 	teq	ip, #0
 800067e:	bf18      	it	ne
 8000680:	f04e 0e01 	orrne.w	lr, lr, #1
 8000684:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000688:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800068c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000690:	d204      	bcs.n	800069c <__aeabi_dmul+0x80>
 8000692:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000696:	416d      	adcs	r5, r5
 8000698:	eb46 0606 	adc.w	r6, r6, r6
 800069c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b4:	bf88      	it	hi
 80006b6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ba:	d81e      	bhi.n	80006fa <__aeabi_dmul+0xde>
 80006bc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c0:	bf08      	it	eq
 80006c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c6:	f150 0000 	adcs.w	r0, r0, #0
 80006ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d4:	ea46 0101 	orr.w	r1, r6, r1
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e4:	bfc2      	ittt	gt
 80006e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ee:	bd70      	popgt	{r4, r5, r6, pc}
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f04f 0e00 	mov.w	lr, #0
 80006f8:	3c01      	subs	r4, #1
 80006fa:	f300 80ab 	bgt.w	8000854 <__aeabi_dmul+0x238>
 80006fe:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000702:	bfde      	ittt	le
 8000704:	2000      	movle	r0, #0
 8000706:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070a:	bd70      	pople	{r4, r5, r6, pc}
 800070c:	f1c4 0400 	rsb	r4, r4, #0
 8000710:	3c20      	subs	r4, #32
 8000712:	da35      	bge.n	8000780 <__aeabi_dmul+0x164>
 8000714:	340c      	adds	r4, #12
 8000716:	dc1b      	bgt.n	8000750 <__aeabi_dmul+0x134>
 8000718:	f104 0414 	add.w	r4, r4, #20
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f305 	lsl.w	r3, r0, r5
 8000724:	fa20 f004 	lsr.w	r0, r0, r4
 8000728:	fa01 f205 	lsl.w	r2, r1, r5
 800072c:	ea40 0002 	orr.w	r0, r0, r2
 8000730:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000734:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	fa21 f604 	lsr.w	r6, r1, r4
 8000740:	eb42 0106 	adc.w	r1, r2, r6
 8000744:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000748:	bf08      	it	eq
 800074a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074e:	bd70      	pop	{r4, r5, r6, pc}
 8000750:	f1c4 040c 	rsb	r4, r4, #12
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f304 	lsl.w	r3, r0, r4
 800075c:	fa20 f005 	lsr.w	r0, r0, r5
 8000760:	fa01 f204 	lsl.w	r2, r1, r4
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	f141 0100 	adc.w	r1, r1, #0
 8000774:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000778:	bf08      	it	eq
 800077a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077e:	bd70      	pop	{r4, r5, r6, pc}
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f205 	lsl.w	r2, r0, r5
 8000788:	ea4e 0e02 	orr.w	lr, lr, r2
 800078c:	fa20 f304 	lsr.w	r3, r0, r4
 8000790:	fa01 f205 	lsl.w	r2, r1, r5
 8000794:	ea43 0302 	orr.w	r3, r3, r2
 8000798:	fa21 f004 	lsr.w	r0, r1, r4
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	fa21 f204 	lsr.w	r2, r1, r4
 80007a4:	ea20 0002 	bic.w	r0, r0, r2
 80007a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f094 0f00 	teq	r4, #0
 80007bc:	d10f      	bne.n	80007de <__aeabi_dmul+0x1c2>
 80007be:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c2:	0040      	lsls	r0, r0, #1
 80007c4:	eb41 0101 	adc.w	r1, r1, r1
 80007c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007cc:	bf08      	it	eq
 80007ce:	3c01      	subeq	r4, #1
 80007d0:	d0f7      	beq.n	80007c2 <__aeabi_dmul+0x1a6>
 80007d2:	ea41 0106 	orr.w	r1, r1, r6
 80007d6:	f095 0f00 	teq	r5, #0
 80007da:	bf18      	it	ne
 80007dc:	4770      	bxne	lr
 80007de:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e2:	0052      	lsls	r2, r2, #1
 80007e4:	eb43 0303 	adc.w	r3, r3, r3
 80007e8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007ec:	bf08      	it	eq
 80007ee:	3d01      	subeq	r5, #1
 80007f0:	d0f7      	beq.n	80007e2 <__aeabi_dmul+0x1c6>
 80007f2:	ea43 0306 	orr.w	r3, r3, r6
 80007f6:	4770      	bx	lr
 80007f8:	ea94 0f0c 	teq	r4, ip
 80007fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000800:	bf18      	it	ne
 8000802:	ea95 0f0c 	teqne	r5, ip
 8000806:	d00c      	beq.n	8000822 <__aeabi_dmul+0x206>
 8000808:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080c:	bf18      	it	ne
 800080e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000812:	d1d1      	bne.n	80007b8 <__aeabi_dmul+0x19c>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	bd70      	pop	{r4, r5, r6, pc}
 8000822:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000826:	bf06      	itte	eq
 8000828:	4610      	moveq	r0, r2
 800082a:	4619      	moveq	r1, r3
 800082c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000830:	d019      	beq.n	8000866 <__aeabi_dmul+0x24a>
 8000832:	ea94 0f0c 	teq	r4, ip
 8000836:	d102      	bne.n	800083e <__aeabi_dmul+0x222>
 8000838:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800083c:	d113      	bne.n	8000866 <__aeabi_dmul+0x24a>
 800083e:	ea95 0f0c 	teq	r5, ip
 8000842:	d105      	bne.n	8000850 <__aeabi_dmul+0x234>
 8000844:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000848:	bf1c      	itt	ne
 800084a:	4610      	movne	r0, r2
 800084c:	4619      	movne	r1, r3
 800084e:	d10a      	bne.n	8000866 <__aeabi_dmul+0x24a>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086e:	bd70      	pop	{r4, r5, r6, pc}

08000870 <__aeabi_ddiv>:
 8000870:	b570      	push	{r4, r5, r6, lr}
 8000872:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000876:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087e:	bf1d      	ittte	ne
 8000880:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000884:	ea94 0f0c 	teqne	r4, ip
 8000888:	ea95 0f0c 	teqne	r5, ip
 800088c:	f000 f8a7 	bleq	80009de <__aeabi_ddiv+0x16e>
 8000890:	eba4 0405 	sub.w	r4, r4, r5
 8000894:	ea81 0e03 	eor.w	lr, r1, r3
 8000898:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800089c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a0:	f000 8088 	beq.w	80009b4 <__aeabi_ddiv+0x144>
 80008a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c8:	429d      	cmp	r5, r3
 80008ca:	bf08      	it	eq
 80008cc:	4296      	cmpeq	r6, r2
 80008ce:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d6:	d202      	bcs.n	80008de <__aeabi_ddiv+0x6e>
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	1ab6      	subs	r6, r6, r2
 80008e0:	eb65 0503 	sbc.w	r5, r5, r3
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ee:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fa:	bf22      	ittt	cs
 80008fc:	1ab6      	subcs	r6, r6, r2
 80008fe:	4675      	movcs	r5, lr
 8000900:	ea40 000c 	orrcs.w	r0, r0, ip
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	ebb6 0e02 	subs.w	lr, r6, r2
 800090e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000912:	bf22      	ittt	cs
 8000914:	1ab6      	subcs	r6, r6, r2
 8000916:	4675      	movcs	r5, lr
 8000918:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	ebb6 0e02 	subs.w	lr, r6, r2
 8000926:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092a:	bf22      	ittt	cs
 800092c:	1ab6      	subcs	r6, r6, r2
 800092e:	4675      	movcs	r5, lr
 8000930:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	ea4f 0232 	mov.w	r2, r2, rrx
 800093a:	ebb6 0e02 	subs.w	lr, r6, r2
 800093e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000942:	bf22      	ittt	cs
 8000944:	1ab6      	subcs	r6, r6, r2
 8000946:	4675      	movcs	r5, lr
 8000948:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800094c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000950:	d018      	beq.n	8000984 <__aeabi_ddiv+0x114>
 8000952:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000956:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000962:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000966:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096e:	d1c0      	bne.n	80008f2 <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	d10b      	bne.n	800098e <__aeabi_ddiv+0x11e>
 8000976:	ea41 0100 	orr.w	r1, r1, r0
 800097a:	f04f 0000 	mov.w	r0, #0
 800097e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000982:	e7b6      	b.n	80008f2 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000988:	bf04      	itt	eq
 800098a:	4301      	orreq	r1, r0
 800098c:	2000      	moveq	r0, #0
 800098e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000992:	bf88      	it	hi
 8000994:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000998:	f63f aeaf 	bhi.w	80006fa <__aeabi_dmul+0xde>
 800099c:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a0:	bf04      	itt	eq
 80009a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009aa:	f150 0000 	adcs.w	r0, r0, #0
 80009ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c0:	bfc2      	ittt	gt
 80009c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ca:	bd70      	popgt	{r4, r5, r6, pc}
 80009cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d0:	f04f 0e00 	mov.w	lr, #0
 80009d4:	3c01      	subs	r4, #1
 80009d6:	e690      	b.n	80006fa <__aeabi_dmul+0xde>
 80009d8:	ea45 0e06 	orr.w	lr, r5, r6
 80009dc:	e68d      	b.n	80006fa <__aeabi_dmul+0xde>
 80009de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e2:	ea94 0f0c 	teq	r4, ip
 80009e6:	bf08      	it	eq
 80009e8:	ea95 0f0c 	teqeq	r5, ip
 80009ec:	f43f af3b 	beq.w	8000866 <__aeabi_dmul+0x24a>
 80009f0:	ea94 0f0c 	teq	r4, ip
 80009f4:	d10a      	bne.n	8000a0c <__aeabi_ddiv+0x19c>
 80009f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fa:	f47f af34 	bne.w	8000866 <__aeabi_dmul+0x24a>
 80009fe:	ea95 0f0c 	teq	r5, ip
 8000a02:	f47f af25 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e72c      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a0c:	ea95 0f0c 	teq	r5, ip
 8000a10:	d106      	bne.n	8000a20 <__aeabi_ddiv+0x1b0>
 8000a12:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a16:	f43f aefd 	beq.w	8000814 <__aeabi_dmul+0x1f8>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e722      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a24:	bf18      	it	ne
 8000a26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2a:	f47f aec5 	bne.w	80007b8 <__aeabi_dmul+0x19c>
 8000a2e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a32:	f47f af0d 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a36:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3a:	f47f aeeb 	bne.w	8000814 <__aeabi_dmul+0x1f8>
 8000a3e:	e712      	b.n	8000866 <__aeabi_dmul+0x24a>

08000a40 <__gedf2>:
 8000a40:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a44:	e006      	b.n	8000a54 <__cmpdf2+0x4>
 8000a46:	bf00      	nop

08000a48 <__ledf2>:
 8000a48:	f04f 0c01 	mov.w	ip, #1
 8000a4c:	e002      	b.n	8000a54 <__cmpdf2+0x4>
 8000a4e:	bf00      	nop

08000a50 <__cmpdf2>:
 8000a50:	f04f 0c01 	mov.w	ip, #1
 8000a54:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a58:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	bf18      	it	ne
 8000a66:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6a:	d01b      	beq.n	8000aa4 <__cmpdf2+0x54>
 8000a6c:	b001      	add	sp, #4
 8000a6e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a72:	bf0c      	ite	eq
 8000a74:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a78:	ea91 0f03 	teqne	r1, r3
 8000a7c:	bf02      	ittt	eq
 8000a7e:	ea90 0f02 	teqeq	r0, r2
 8000a82:	2000      	moveq	r0, #0
 8000a84:	4770      	bxeq	lr
 8000a86:	f110 0f00 	cmn.w	r0, #0
 8000a8a:	ea91 0f03 	teq	r1, r3
 8000a8e:	bf58      	it	pl
 8000a90:	4299      	cmppl	r1, r3
 8000a92:	bf08      	it	eq
 8000a94:	4290      	cmpeq	r0, r2
 8000a96:	bf2c      	ite	cs
 8000a98:	17d8      	asrcs	r0, r3, #31
 8000a9a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9e:	f040 0001 	orr.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__cmpdf2+0x64>
 8000aae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab2:	d107      	bne.n	8000ac4 <__cmpdf2+0x74>
 8000ab4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d1d6      	bne.n	8000a6c <__cmpdf2+0x1c>
 8000abe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac2:	d0d3      	beq.n	8000a6c <__cmpdf2+0x1c>
 8000ac4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_cdrcmple>:
 8000acc:	4684      	mov	ip, r0
 8000ace:	4610      	mov	r0, r2
 8000ad0:	4662      	mov	r2, ip
 8000ad2:	468c      	mov	ip, r1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4663      	mov	r3, ip
 8000ad8:	e000      	b.n	8000adc <__aeabi_cdcmpeq>
 8000ada:	bf00      	nop

08000adc <__aeabi_cdcmpeq>:
 8000adc:	b501      	push	{r0, lr}
 8000ade:	f7ff ffb7 	bl	8000a50 <__cmpdf2>
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	bf48      	it	mi
 8000ae6:	f110 0f00 	cmnmi.w	r0, #0
 8000aea:	bd01      	pop	{r0, pc}

08000aec <__aeabi_dcmpeq>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff fff4 	bl	8000adc <__aeabi_cdcmpeq>
 8000af4:	bf0c      	ite	eq
 8000af6:	2001      	moveq	r0, #1
 8000af8:	2000      	movne	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmplt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffea 	bl	8000adc <__aeabi_cdcmpeq>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmple>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffe0 	bl	8000adc <__aeabi_cdcmpeq>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpge>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffce 	bl	8000acc <__aeabi_cdrcmple>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpgt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffc4 	bl	8000acc <__aeabi_cdrcmple>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_uldivmod>:
 8000bf0:	b953      	cbnz	r3, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf2:	b94a      	cbnz	r2, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	2800      	cmpeq	r0, #0
 8000bfa:	bf1c      	itt	ne
 8000bfc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c00:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c04:	f000 b988 	b.w	8000f18 <__aeabi_idiv0>
 8000c08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c10:	f000 f806 	bl	8000c20 <__udivmoddi4>
 8000c14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1c:	b004      	add	sp, #16
 8000c1e:	4770      	bx	lr

08000c20 <__udivmoddi4>:
 8000c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c24:	9d08      	ldr	r5, [sp, #32]
 8000c26:	468e      	mov	lr, r1
 8000c28:	4604      	mov	r4, r0
 8000c2a:	4688      	mov	r8, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14a      	bne.n	8000cc6 <__udivmoddi4+0xa6>
 8000c30:	428a      	cmp	r2, r1
 8000c32:	4617      	mov	r7, r2
 8000c34:	d962      	bls.n	8000cfc <__udivmoddi4+0xdc>
 8000c36:	fab2 f682 	clz	r6, r2
 8000c3a:	b14e      	cbz	r6, 8000c50 <__udivmoddi4+0x30>
 8000c3c:	f1c6 0320 	rsb	r3, r6, #32
 8000c40:	fa01 f806 	lsl.w	r8, r1, r6
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	40b7      	lsls	r7, r6
 8000c4a:	ea43 0808 	orr.w	r8, r3, r8
 8000c4e:	40b4      	lsls	r4, r6
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c5c:	0c23      	lsrs	r3, r4, #16
 8000c5e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c66:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0x62>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c74:	f080 80ea 	bcs.w	8000e4c <__udivmoddi4+0x22c>
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	f240 80e7 	bls.w	8000e4c <__udivmoddi4+0x22c>
 8000c7e:	3902      	subs	r1, #2
 8000c80:	443b      	add	r3, r7
 8000c82:	1a9a      	subs	r2, r3, r2
 8000c84:	b2a3      	uxth	r3, r4
 8000c86:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c92:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c96:	459c      	cmp	ip, r3
 8000c98:	d909      	bls.n	8000cae <__udivmoddi4+0x8e>
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca0:	f080 80d6 	bcs.w	8000e50 <__udivmoddi4+0x230>
 8000ca4:	459c      	cmp	ip, r3
 8000ca6:	f240 80d3 	bls.w	8000e50 <__udivmoddi4+0x230>
 8000caa:	443b      	add	r3, r7
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb2:	eba3 030c 	sub.w	r3, r3, ip
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	b11d      	cbz	r5, 8000cc2 <__udivmoddi4+0xa2>
 8000cba:	40f3      	lsrs	r3, r6
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d905      	bls.n	8000cd6 <__udivmoddi4+0xb6>
 8000cca:	b10d      	cbz	r5, 8000cd0 <__udivmoddi4+0xb0>
 8000ccc:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e7f5      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	d146      	bne.n	8000d6c <__udivmoddi4+0x14c>
 8000cde:	4573      	cmp	r3, lr
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xc8>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 8105 	bhi.w	8000ef2 <__udivmoddi4+0x2d2>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4690      	mov	r8, r2
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d0e5      	beq.n	8000cc2 <__udivmoddi4+0xa2>
 8000cf6:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfa:	e7e2      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f000 8090 	beq.w	8000e22 <__udivmoddi4+0x202>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	f040 80a4 	bne.w	8000e54 <__udivmoddi4+0x234>
 8000d0c:	1a8a      	subs	r2, r1, r2
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	b280      	uxth	r0, r0
 8000d16:	b2bc      	uxth	r4, r7
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d1e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d907      	bls.n	8000d3e <__udivmoddi4+0x11e>
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x11c>
 8000d36:	429a      	cmp	r2, r3
 8000d38:	f200 80e0 	bhi.w	8000efc <__udivmoddi4+0x2dc>
 8000d3c:	46c4      	mov	ip, r8
 8000d3e:	1a9b      	subs	r3, r3, r2
 8000d40:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d44:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d4c:	fb02 f404 	mul.w	r4, r2, r4
 8000d50:	429c      	cmp	r4, r3
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x144>
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x142>
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	f200 80ca 	bhi.w	8000ef6 <__udivmoddi4+0x2d6>
 8000d62:	4602      	mov	r2, r0
 8000d64:	1b1b      	subs	r3, r3, r4
 8000d66:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0x98>
 8000d6c:	f1c1 0620 	rsb	r6, r1, #32
 8000d70:	408b      	lsls	r3, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	431f      	orrs	r7, r3
 8000d78:	fa0e f401 	lsl.w	r4, lr, r1
 8000d7c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d80:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d84:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d88:	4323      	orrs	r3, r4
 8000d8a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d8e:	fa1f fc87 	uxth.w	ip, r7
 8000d92:	fbbe f0f9 	udiv	r0, lr, r9
 8000d96:	0c1c      	lsrs	r4, r3, #16
 8000d98:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d9c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da4:	45a6      	cmp	lr, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x1a0>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000db2:	f080 809c 	bcs.w	8000eee <__udivmoddi4+0x2ce>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8099 	bls.w	8000eee <__udivmoddi4+0x2ce>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	eba4 040e 	sub.w	r4, r4, lr
 8000dc4:	fa1f fe83 	uxth.w	lr, r3
 8000dc8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dcc:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x1ce>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000de2:	f080 8082 	bcs.w	8000eea <__udivmoddi4+0x2ca>
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d97f      	bls.n	8000eea <__udivmoddi4+0x2ca>
 8000dea:	3b02      	subs	r3, #2
 8000dec:	443c      	add	r4, r7
 8000dee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfa:	4564      	cmp	r4, ip
 8000dfc:	4673      	mov	r3, lr
 8000dfe:	46e1      	mov	r9, ip
 8000e00:	d362      	bcc.n	8000ec8 <__udivmoddi4+0x2a8>
 8000e02:	d05f      	beq.n	8000ec4 <__udivmoddi4+0x2a4>
 8000e04:	b15d      	cbz	r5, 8000e1e <__udivmoddi4+0x1fe>
 8000e06:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0a:	eb64 0409 	sbc.w	r4, r4, r9
 8000e0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e12:	fa22 f301 	lsr.w	r3, r2, r1
 8000e16:	431e      	orrs	r6, r3
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	e74f      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000e22:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e26:	0c01      	lsrs	r1, r0, #16
 8000e28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e2c:	b280      	uxth	r0, r0
 8000e2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e32:	463b      	mov	r3, r7
 8000e34:	4638      	mov	r0, r7
 8000e36:	463c      	mov	r4, r7
 8000e38:	46b8      	mov	r8, r7
 8000e3a:	46be      	mov	lr, r7
 8000e3c:	2620      	movs	r6, #32
 8000e3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e42:	eba2 0208 	sub.w	r2, r2, r8
 8000e46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4a:	e766      	b.n	8000d1a <__udivmoddi4+0xfa>
 8000e4c:	4601      	mov	r1, r0
 8000e4e:	e718      	b.n	8000c82 <__udivmoddi4+0x62>
 8000e50:	4610      	mov	r0, r2
 8000e52:	e72c      	b.n	8000cae <__udivmoddi4+0x8e>
 8000e54:	f1c6 0220 	rsb	r2, r6, #32
 8000e58:	fa2e f302 	lsr.w	r3, lr, r2
 8000e5c:	40b7      	lsls	r7, r6
 8000e5e:	40b1      	lsls	r1, r6
 8000e60:	fa20 f202 	lsr.w	r2, r0, r2
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e6e:	b2bc      	uxth	r4, r7
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	0c11      	lsrs	r1, r2, #16
 8000e76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7a:	fb08 f904 	mul.w	r9, r8, r4
 8000e7e:	40b0      	lsls	r0, r6
 8000e80:	4589      	cmp	r9, r1
 8000e82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e86:	b280      	uxth	r0, r0
 8000e88:	d93e      	bls.n	8000f08 <__udivmoddi4+0x2e8>
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e90:	d201      	bcs.n	8000e96 <__udivmoddi4+0x276>
 8000e92:	4589      	cmp	r9, r1
 8000e94:	d81f      	bhi.n	8000ed6 <__udivmoddi4+0x2b6>
 8000e96:	eba1 0109 	sub.w	r1, r1, r9
 8000e9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ea2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea6:	b292      	uxth	r2, r2
 8000ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eac:	4542      	cmp	r2, r8
 8000eae:	d229      	bcs.n	8000f04 <__udivmoddi4+0x2e4>
 8000eb0:	18ba      	adds	r2, r7, r2
 8000eb2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eb6:	d2c4      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000eb8:	4542      	cmp	r2, r8
 8000eba:	d2c2      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000ebc:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec0:	443a      	add	r2, r7
 8000ec2:	e7be      	b.n	8000e42 <__udivmoddi4+0x222>
 8000ec4:	45f0      	cmp	r8, lr
 8000ec6:	d29d      	bcs.n	8000e04 <__udivmoddi4+0x1e4>
 8000ec8:	ebbe 0302 	subs.w	r3, lr, r2
 8000ecc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed0:	3801      	subs	r0, #1
 8000ed2:	46e1      	mov	r9, ip
 8000ed4:	e796      	b.n	8000e04 <__udivmoddi4+0x1e4>
 8000ed6:	eba7 0909 	sub.w	r9, r7, r9
 8000eda:	4449      	add	r1, r9
 8000edc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee4:	fb09 f804 	mul.w	r8, r9, r4
 8000ee8:	e7db      	b.n	8000ea2 <__udivmoddi4+0x282>
 8000eea:	4673      	mov	r3, lr
 8000eec:	e77f      	b.n	8000dee <__udivmoddi4+0x1ce>
 8000eee:	4650      	mov	r0, sl
 8000ef0:	e766      	b.n	8000dc0 <__udivmoddi4+0x1a0>
 8000ef2:	4608      	mov	r0, r1
 8000ef4:	e6fd      	b.n	8000cf2 <__udivmoddi4+0xd2>
 8000ef6:	443b      	add	r3, r7
 8000ef8:	3a02      	subs	r2, #2
 8000efa:	e733      	b.n	8000d64 <__udivmoddi4+0x144>
 8000efc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f00:	443b      	add	r3, r7
 8000f02:	e71c      	b.n	8000d3e <__udivmoddi4+0x11e>
 8000f04:	4649      	mov	r1, r9
 8000f06:	e79c      	b.n	8000e42 <__udivmoddi4+0x222>
 8000f08:	eba1 0109 	sub.w	r1, r1, r9
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f12:	fb09 f804 	mul.w	r8, r9, r4
 8000f16:	e7c4      	b.n	8000ea2 <__udivmoddi4+0x282>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <initializeI2CMutexes>:
	[ROBOTTO_DEVICE_RIGHT_ENCODER] 	=	&i2c2_mutex,
	[ROBOTTO_DEVICE_IMU] 			=	&i2c1_mutex,
};

void initializeI2CMutexes()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	i2c1_mutex = xSemaphoreCreateMutex();
 8000f20:	2001      	movs	r0, #1
 8000f22:	f004 ff34 	bl	8005d8e <xQueueCreateMutex>
 8000f26:	4603      	mov	r3, r0
 8000f28:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <initializeI2CMutexes+0x20>)
 8000f2a:	6013      	str	r3, [r2, #0]
	i2c2_mutex = xSemaphoreCreateMutex();
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f004 ff2e 	bl	8005d8e <xQueueCreateMutex>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a02      	ldr	r2, [pc, #8]	@ (8000f40 <initializeI2CMutexes+0x24>)
 8000f36:	6013      	str	r3, [r2, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200000b4 	.word	0x200000b4
 8000f40:	200000b8 	.word	0x200000b8

08000f44 <ReadI2C>:

RobottoErrorCode ReadI2C(RobottoI2CDevice device, uint16_t device_address, uint16_t memory_address, uint8_t *data, uint16_t size)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	@ 0x28
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	460b      	mov	r3, r1
 8000f52:	81bb      	strh	r3, [r7, #12]
 8000f54:	4613      	mov	r3, r2
 8000f56:	817b      	strh	r3, [r7, #10]
	if(xSemaphoreTake(*device_mutex_mapping[device], MUTEX_BLOCK_TICKS) != pdTRUE)
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fcc <ReadI2C+0x88>)
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2102      	movs	r1, #2
 8000f64:	4618      	mov	r0, r3
 8000f66:	f005 f92f 	bl	80061c8 <xQueueSemaphoreTake>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d001      	beq.n	8000f74 <ReadI2C+0x30>
	{
		return ROBOTTO_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e027      	b.n	8000fc4 <ReadI2C+0x80>
	}

	HAL_StatusTypeDef read_result = HAL_I2C_Mem_Read(device_hi2c_mapping[device], device_address << 1, memory_address, I2C_MEMADD_SIZE_8BIT, data, size, I2C_TIMEOUT);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	4a16      	ldr	r2, [pc, #88]	@ (8000fd0 <ReadI2C+0x8c>)
 8000f78:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f7c:	89bb      	ldrh	r3, [r7, #12]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	b299      	uxth	r1, r3
 8000f82:	897a      	ldrh	r2, [r7, #10]
 8000f84:	2364      	movs	r3, #100	@ 0x64
 8000f86:	9302      	str	r3, [sp, #8]
 8000f88:	8c3b      	ldrh	r3, [r7, #32]
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	f001 fe9b 	bl	8002ccc <HAL_I2C_Mem_Read>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75fb      	strb	r3, [r7, #23]

	if (xSemaphoreGive(*device_mutex_mapping[device]) != pdTRUE)
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fcc <ReadI2C+0x88>)
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	6818      	ldr	r0, [r3, #0]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	f004 ff11 	bl	8005dd0 <xQueueGenericSend>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d001      	beq.n	8000fb8 <ReadI2C+0x74>
	{
		return ROBOTTO_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e005      	b.n	8000fc4 <ReadI2C+0x80>
	}

	if (HAL_OK != read_result)
 8000fb8:	7dfb      	ldrb	r3, [r7, #23]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <ReadI2C+0x7e>
	{
		return ROBOTTO_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e000      	b.n	8000fc4 <ReadI2C+0x80>
	}
	return ROBOTTO_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2000000c 	.word	0x2000000c
 8000fd0:	20000000 	.word	0x20000000

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd8:	f001 fa30 	bl	800243c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fdc:	f000 f816 	bl	800100c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 8000fe0:	f009 f8f0 	bl	800a1c4 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe4:	f000 f988 	bl	80012f8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000fe8:	f000 f8da 	bl	80011a0 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000fec:	f000 f87c 	bl	80010e8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ff0:	f000 f8a8 	bl	8001144 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	if (setupRobotto() != ROBOTTO_OK)
 8000ff4:	f000 fe96 	bl	8001d24 <setupRobotto>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <main+0x2e>
	{
		Error_Handler();
 8000ffe:	f000 fa09 	bl	8001414 <Error_Handler>
	}

	vTaskStartScheduler();
 8001002:	f005 ffd1 	bl	8006fa8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001006:	bf00      	nop
 8001008:	e7fd      	b.n	8001006 <main+0x32>
	...

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b094      	sub	sp, #80	@ 0x50
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	2234      	movs	r2, #52	@ 0x34
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f00b f874 	bl	800c108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <SystemClock_Config+0xd4>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	4a29      	ldr	r2, [pc, #164]	@ (80010e0 <SystemClock_Config+0xd4>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800103e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001040:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <SystemClock_Config+0xd4>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800104c:	2300      	movs	r3, #0
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <SystemClock_Config+0xd8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001058:	4a22      	ldr	r2, [pc, #136]	@ (80010e4 <SystemClock_Config+0xd8>)
 800105a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b20      	ldr	r3, [pc, #128]	@ (80010e4 <SystemClock_Config+0xd8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106c:	2302      	movs	r3, #2
 800106e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001070:	2301      	movs	r3, #1
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001074:	2310      	movs	r3, #16
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001078:	2302      	movs	r3, #2
 800107a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800107c:	2300      	movs	r3, #0
 800107e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001080:	2310      	movs	r3, #16
 8001082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001084:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001088:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800108a:	2304      	movs	r3, #4
 800108c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800108e:	2302      	movs	r3, #2
 8001090:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001092:	2302      	movs	r3, #2
 8001094:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	4618      	mov	r0, r3
 800109c:	f002 fe00 	bl	8003ca0 <HAL_RCC_OscConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010a6:	f000 f9b5 	bl	8001414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
 80010ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2302      	movs	r3, #2
 80010b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c0:	f107 0308 	add.w	r3, r7, #8
 80010c4:	2102      	movs	r1, #2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f002 fb08 	bl	80036dc <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010d2:	f000 f99f 	bl	8001414 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3750      	adds	r7, #80	@ 0x50
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010ee:	4a13      	ldr	r2, [pc, #76]	@ (800113c <MX_I2C1_Init+0x54>)
 80010f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x58>)
 80010f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001106:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800110a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <MX_I2C1_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <MX_I2C1_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001120:	2200      	movs	r2, #0
 8001122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001126:	f001 fc8d 	bl	8002a44 <HAL_I2C_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001130:	f000 f970 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200000bc 	.word	0x200000bc
 800113c:	40005400 	.word	0x40005400
 8001140:	000186a0 	.word	0x000186a0

08001144 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_I2C2_Init+0x50>)
 800114a:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <MX_I2C2_Init+0x54>)
 800114c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800114e:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001150:	4a12      	ldr	r2, [pc, #72]	@ (800119c <MX_I2C2_Init+0x58>)
 8001152:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001154:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <MX_I2C2_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001162:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001166:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <MX_I2C2_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001174:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_I2C2_Init+0x50>)
 800117c:	2200      	movs	r2, #0
 800117e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001180:	4804      	ldr	r0, [pc, #16]	@ (8001194 <MX_I2C2_Init+0x50>)
 8001182:	f001 fc5f 	bl	8002a44 <HAL_I2C_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800118c:	f000 f942 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000110 	.word	0x20000110
 8001198:	40005800 	.word	0x40005800
 800119c:	000186a0 	.word	0x000186a0

080011a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b096      	sub	sp, #88	@ 0x58
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
 80011d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2220      	movs	r2, #32
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f00a ff95 	bl	800c108 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011de:	4b44      	ldr	r3, [pc, #272]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011e0:	4a44      	ldr	r2, [pc, #272]	@ (80012f4 <MX_TIM1_Init+0x154>)
 80011e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80011e4:	4b42      	ldr	r3, [pc, #264]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011e6:	2253      	movs	r2, #83	@ 0x53
 80011e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b41      	ldr	r3, [pc, #260]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 80011f0:	4b3f      	ldr	r3, [pc, #252]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011f2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80011f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b3d      	ldr	r3, [pc, #244]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011fe:	4b3c      	ldr	r3, [pc, #240]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001204:	4b3a      	ldr	r3, [pc, #232]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800120a:	4839      	ldr	r0, [pc, #228]	@ (80012f0 <MX_TIM1_Init+0x150>)
 800120c:	f002 ffe6 	bl	80041dc <HAL_TIM_Base_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001216:	f000 f8fd 	bl	8001414 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800121a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001220:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001224:	4619      	mov	r1, r3
 8001226:	4832      	ldr	r0, [pc, #200]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001228:	f003 fb6c 	bl	8004904 <HAL_TIM_ConfigClockSource>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001232:	f000 f8ef 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001236:	482e      	ldr	r0, [pc, #184]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001238:	f003 f890 	bl	800435c <HAL_TIM_PWM_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001242:	f000 f8e7 	bl	8001414 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800124e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001252:	4619      	mov	r1, r3
 8001254:	4826      	ldr	r0, [pc, #152]	@ (80012f0 <MX_TIM1_Init+0x150>)
 8001256:	f003 ff5b 	bl	8005110 <HAL_TIMEx_MasterConfigSynchronization>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001260:	f000 f8d8 	bl	8001414 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001264:	2360      	movs	r3, #96	@ 0x60
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001278:	2300      	movs	r3, #0
 800127a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800127c:	2300      	movs	r3, #0
 800127e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	2200      	movs	r2, #0
 8001286:	4619      	mov	r1, r3
 8001288:	4819      	ldr	r0, [pc, #100]	@ (80012f0 <MX_TIM1_Init+0x150>)
 800128a:	f003 fa79 	bl	8004780 <HAL_TIM_PWM_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001294:	f000 f8be 	bl	8001414 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800129c:	2204      	movs	r2, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012a2:	f003 fa6d 	bl	8004780 <HAL_TIM_PWM_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80012ac:	f000 f8b2 	bl	8001414 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4807      	ldr	r0, [pc, #28]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012d4:	f003 ff98 	bl	8005208 <HAL_TIMEx_ConfigBreakDeadTime>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80012de:	f000 f899 	bl	8001414 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <MX_TIM1_Init+0x150>)
 80012e4:	f000 fe20 	bl	8001f28 <HAL_TIM_MspPostInit>

}
 80012e8:	bf00      	nop
 80012ea:	3758      	adds	r7, #88	@ 0x58
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000164 	.word	0x20000164
 80012f4:	40010000 	.word	0x40010000

080012f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b34      	ldr	r3, [pc, #208]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a33      	ldr	r2, [pc, #204]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b31      	ldr	r3, [pc, #196]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b2d      	ldr	r3, [pc, #180]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a2c      	ldr	r2, [pc, #176]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b2a      	ldr	r3, [pc, #168]	@ (80013e4 <MX_GPIO_Init+0xec>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b26      	ldr	r3, [pc, #152]	@ (80013e4 <MX_GPIO_Init+0xec>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134e:	4a25      	ldr	r2, [pc, #148]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	6313      	str	r3, [r2, #48]	@ 0x30
 8001356:	4b23      	ldr	r3, [pc, #140]	@ (80013e4 <MX_GPIO_Init+0xec>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	210f      	movs	r1, #15
 8001366:	4820      	ldr	r0, [pc, #128]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 8001368:	f001 fb20 	bl	80029ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	2120      	movs	r1, #32
 8001370:	481e      	ldr	r0, [pc, #120]	@ (80013ec <MX_GPIO_Init+0xf4>)
 8001372:	f001 fb1b 	bl	80029ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800137a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800137c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	4619      	mov	r1, r3
 800138c:	4816      	ldr	r0, [pc, #88]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 800138e:	f001 f979 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_L_UP_Pin MOTOR_L_DOWN_Pin MOTOR_R_UP_Pin MOTOR_R_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin;
 8001392:	230f      	movs	r3, #15
 8001394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	4619      	mov	r1, r3
 80013a8:	480f      	ldr	r0, [pc, #60]	@ (80013e8 <MX_GPIO_Init+0xf0>)
 80013aa:	f001 f96b 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ae:	2320      	movs	r3, #32
 80013b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4619      	mov	r1, r3
 80013c4:	4809      	ldr	r0, [pc, #36]	@ (80013ec <MX_GPIO_Init+0xf4>)
 80013c6:	f001 f95d 	bl	8002684 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2106      	movs	r1, #6
 80013ce:	2028      	movs	r0, #40	@ 0x28
 80013d0:	f001 f92e 	bl	8002630 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013d4:	2028      	movs	r0, #40	@ 0x28
 80013d6:	f001 f947 	bl	8002668 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013da:	bf00      	nop
 80013dc:	3720      	adds	r7, #32
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40020800 	.word	0x40020800
 80013ec:	40020000 	.word	0x40020000

080013f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001402:	f001 f83d 	bl	8002480 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40001400 	.word	0x40001400

08001414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <Error_Handler+0x8>

08001420 <motionPlanningStatusInit>:

#define TEST_SPEED 6.28
#define MAX_ESTIMATED_POSE_DELAY 50

ActivityStatus motionPlanningStatusInit()
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
	// TODO create chain of initialization dependencies
	return ACTIVITY_STATUS_RUNNING;
 8001424:	2301      	movs	r3, #1
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <motionPlanningStatusRunning>:

ActivityStatus motionPlanningStatusRunning()
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0
	uint8_t behavior = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	77fb      	strb	r3, [r7, #31]
	xQueuePeek(behavior_queue_handle, &behavior, 0);
 800143a:	4b27      	ldr	r3, [pc, #156]	@ (80014d8 <motionPlanningStatusRunning+0xa8>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f107 011f 	add.w	r1, r7, #31
 8001442:	2200      	movs	r2, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f004 ffcb 	bl	80063e0 <xQueuePeek>
	RobottoPose estimated_pose;
	if (pdTRUE != xQueuePeek(robotto_pose_queue_handle, &estimated_pose, 0) || (xTaskGetTickCount() - estimated_pose.timestamp) > MAX_ESTIMATED_POSE_DELAY)
 800144a:	4b24      	ldr	r3, [pc, #144]	@ (80014dc <motionPlanningStatusRunning+0xac>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f107 010c 	add.w	r1, r7, #12
 8001452:	2200      	movs	r2, #0
 8001454:	4618      	mov	r0, r3
 8001456:	f004 ffc3 	bl	80063e0 <xQueuePeek>
 800145a:	4603      	mov	r3, r0
 800145c:	2b01      	cmp	r3, #1
 800145e:	d106      	bne.n	800146e <motionPlanningStatusRunning+0x3e>
 8001460:	f005 ff22 	bl	80072a8 <xTaskGetTickCount>
 8001464:	4602      	mov	r2, r0
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b32      	cmp	r3, #50	@ 0x32
 800146c:	d904      	bls.n	8001478 <motionPlanningStatusRunning+0x48>
	{
		last_error = "Missing updates from pose estimation. Cannot compute motion planning";
 800146e:	4b1c      	ldr	r3, [pc, #112]	@ (80014e0 <motionPlanningStatusRunning+0xb0>)
 8001470:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <motionPlanningStatusRunning+0xb4>)
 8001472:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001474:	2302      	movs	r3, #2
 8001476:	e02a      	b.n	80014ce <motionPlanningStatusRunning+0x9e>
	}

	// max speed ~= 20rad/s
	WheelSpeedSetPoint speed_set_point = {0};
 8001478:	463b      	mov	r3, r7
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
	if (behavior == 1)
 8001482:	7ffb      	ldrb	r3, [r7, #31]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d106      	bne.n	8001496 <motionPlanningStatusRunning+0x66>
	{
		speed_set_point.active = true;
 8001488:	2301      	movs	r3, #1
 800148a:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = TEST_SPEED;
 800148c:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <motionPlanningStatusRunning+0xb8>)
 800148e:	603b      	str	r3, [r7, #0]
		speed_set_point.right = -TEST_SPEED;
 8001490:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <motionPlanningStatusRunning+0xbc>)
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	e007      	b.n	80014a6 <motionPlanningStatusRunning+0x76>
	}
	else
	{
		speed_set_point.active = false;
 8001496:	2300      	movs	r3, #0
 8001498:	723b      	strb	r3, [r7, #8]
		speed_set_point.left = 0;
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	603b      	str	r3, [r7, #0]
		speed_set_point.right = 0;
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
	}

	if (xQueueSend(wheels_speed_set_points_queue_handle, &speed_set_point, 0) != pdPASS)
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <motionPlanningStatusRunning+0xc0>)
 80014a8:	6818      	ldr	r0, [r3, #0]
 80014aa:	4639      	mov	r1, r7
 80014ac:	2300      	movs	r3, #0
 80014ae:	2200      	movs	r2, #0
 80014b0:	f004 fc8e 	bl	8005dd0 <xQueueGenericSend>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d008      	beq.n	80014cc <motionPlanningStatusRunning+0x9c>
	{
		last_error = "wheels_speed_set_points_queue_handle IS FULL";
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <motionPlanningStatusRunning+0xb0>)
 80014bc:	4a0d      	ldr	r2, [pc, #52]	@ (80014f4 <motionPlanningStatusRunning+0xc4>)
 80014be:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 80014c0:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <motionPlanningStatusRunning+0xb0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <motionPlanningStatusRunning+0xc8>)
 80014c8:	f00a fd8a 	bl	800bfe0 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 80014cc:	2301      	movs	r3, #1
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000204 	.word	0x20000204
 80014dc:	20000210 	.word	0x20000210
 80014e0:	200001ac 	.word	0x200001ac
 80014e4:	0800c300 	.word	0x0800c300
 80014e8:	40c8f5c3 	.word	0x40c8f5c3
 80014ec:	c0c8f5c3 	.word	0xc0c8f5c3
 80014f0:	20000208 	.word	0x20000208
 80014f4:	0800c348 	.word	0x0800c348
 80014f8:	0800c378 	.word	0x0800c378

080014fc <runMotionPlanningStateMachine>:



void runMotionPlanningStateMachine()
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 8001500:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <runMotionPlanningStateMachine+0x40>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d106      	bne.n	8001516 <runMotionPlanningStateMachine+0x1a>
	{
		activity_status = motionPlanningStatusInit();
 8001508:	f7ff ff8a 	bl	8001420 <motionPlanningStatusInit>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <runMotionPlanningStateMachine+0x40>)
 8001512:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}


}
 8001514:	e010      	b.n	8001538 <runMotionPlanningStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <runMotionPlanningStateMachine+0x40>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d106      	bne.n	800152c <runMotionPlanningStateMachine+0x30>
		activity_status = motionPlanningStatusRunning();
 800151e:	f7ff ff87 	bl	8001430 <motionPlanningStatusRunning>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	4b05      	ldr	r3, [pc, #20]	@ (800153c <runMotionPlanningStateMachine+0x40>)
 8001528:	701a      	strb	r2, [r3, #0]
}
 800152a:	e005      	b.n	8001538 <runMotionPlanningStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 800152c:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <runMotionPlanningStateMachine+0x44>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	4804      	ldr	r0, [pc, #16]	@ (8001544 <runMotionPlanningStateMachine+0x48>)
 8001534:	f00a fd68 	bl	800c008 <SEGGER_SYSVIEW_ErrorfTarget>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200001b0 	.word	0x200001b0
 8001540:	200001ac 	.word	0x200001ac
 8001544:	0800c378 	.word	0x0800c378

08001548 <calculatePIDResponse>:

static PIDStatus pid_left =  {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};
static PIDStatus pid_right = {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};

float calculatePIDResponse(PIDStatus * pid_status, float actual_speed, float desired_speed)
{
 8001548:	b5b0      	push	{r4, r5, r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	ed87 0a02 	vstr	s0, [r7, #8]
 8001554:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = desired_speed - actual_speed;
 8001558:	ed97 7a01 	vldr	s14, [r7, #4]
 800155c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001564:	edc7 7a06 	vstr	s15, [r7, #24]

	float proportional = error * pid_status->kP;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001576:	edc7 7a05 	vstr	s15, [r7, #20]
	float integral = pid_status->integrated_error + pid_status->kI * error * PERIOD;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe fff4 	bl	800056c <__aeabi_f2d>
 8001584:	4604      	mov	r4, r0
 8001586:	460d      	mov	r5, r1
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	ed93 7a01 	vldr	s14, [r3, #4]
 800158e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001596:	ee17 0a90 	vmov	r0, s15
 800159a:	f7fe ffe7 	bl	800056c <__aeabi_f2d>
 800159e:	a321      	add	r3, pc, #132	@ (adr r3, 8001624 <calculatePIDResponse+0xdc>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f83a 	bl	800061c <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	4620      	mov	r0, r4
 80015ae:	4629      	mov	r1, r5
 80015b0:	f7fe fe7e 	bl	80002b0 <__adddf3>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff fac8 	bl	8000b50 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	613b      	str	r3, [r7, #16]

	float output = proportional + integral;
 80015c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80015c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80015cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d0:	edc7 7a07 	vstr	s15, [r7, #28]

	// anti-windup
	if (output > 1.0)
 80015d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80015d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80015dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e4:	dd03      	ble.n	80015ee <calculatePIDResponse+0xa6>
	{
		output = 1.0;
 80015e6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80015ea:	61fb      	str	r3, [r7, #28]
 80015ec:	e00e      	b.n	800160c <calculatePIDResponse+0xc4>
	}
	else if(output < -1.0)
 80015ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80015f2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80015f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fe:	d502      	bpl.n	8001606 <calculatePIDResponse+0xbe>
	{
		output = -1.0;
 8001600:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <calculatePIDResponse+0xd8>)
 8001602:	61fb      	str	r3, [r7, #28]
 8001604:	e002      	b.n	800160c <calculatePIDResponse+0xc4>
	}
	else
	{
		pid_status->integrated_error = integral;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	60da      	str	r2, [r3, #12]
	}
	return output;
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	ee07 3a90 	vmov	s15, r3
}
 8001612:	eeb0 0a67 	vmov.f32	s0, s15
 8001616:	3720      	adds	r7, #32
 8001618:	46bd      	mov	sp, r7
 800161a:	bdb0      	pop	{r4, r5, r7, pc}
 800161c:	f3af 8000 	nop.w
 8001620:	bf800000 	.word	0xbf800000
 8001624:	47ae147b 	.word	0x47ae147b
 8001628:	3f847ae1 	.word	0x3f847ae1

0800162c <calculateRequiredDutyCycle>:

void calculateRequiredDutyCycle(const WheelSpeedSetPoint* speed_set_point, const WheelStatus* left_wheel_status, const WheelStatus* right_wheel_status, float* out_left_duty, float* out_right_duty)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	603b      	str	r3, [r7, #0]
	*out_left_duty = calculatePIDResponse(&pid_left, left_wheel_status->filtered_speed, speed_set_point->left);
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	ed93 7a00 	vldr	s14, [r3]
 8001646:	eef0 0a47 	vmov.f32	s1, s14
 800164a:	eeb0 0a67 	vmov.f32	s0, s15
 800164e:	480f      	ldr	r0, [pc, #60]	@ (800168c <calculateRequiredDutyCycle+0x60>)
 8001650:	f7ff ff7a 	bl	8001548 <calculatePIDResponse>
 8001654:	eef0 7a40 	vmov.f32	s15, s0
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	edc3 7a00 	vstr	s15, [r3]
	*out_right_duty = calculatePIDResponse(&pid_right, right_wheel_status->filtered_speed, speed_set_point->right);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	edd3 7a02 	vldr	s15, [r3, #8]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	ed93 7a01 	vldr	s14, [r3, #4]
 800166a:	eef0 0a47 	vmov.f32	s1, s14
 800166e:	eeb0 0a67 	vmov.f32	s0, s15
 8001672:	4807      	ldr	r0, [pc, #28]	@ (8001690 <calculateRequiredDutyCycle+0x64>)
 8001674:	f7ff ff68 	bl	8001548 <calculatePIDResponse>
 8001678:	eef0 7a40 	vmov.f32	s15, s0
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	edc3 7a00 	vstr	s15, [r3]
}
 8001682:	bf00      	nop
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000018 	.word	0x20000018
 8001690:	20000028 	.word	0x20000028

08001694 <resetController>:


void resetController()
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
	pid_left.integrated_error = 0.0;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <resetController+0x20>)
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
	pid_right.integrated_error = 0.0;
 80016a0:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <resetController+0x24>)
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000018 	.word	0x20000018
 80016b8:	20000028 	.word	0x20000028

080016bc <removeBias>:
static ImuData imu_bias = {0};

#define DECIMALS 100000

void removeBias(ImuData* data)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	data->acc_x -= imu_bias.acc_x;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	ed93 7a00 	vldr	s14, [r3]
 80016ca:	4b22      	ldr	r3, [pc, #136]	@ (8001754 <removeBias+0x98>)
 80016cc:	edd3 7a00 	vldr	s15, [r3]
 80016d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	edc3 7a00 	vstr	s15, [r3]
	data->acc_y -= imu_bias.acc_y;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80016e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001754 <removeBias+0x98>)
 80016e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	edc3 7a01 	vstr	s15, [r3, #4]
	data->acc_z -= imu_bias.acc_z;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	ed93 7a02 	vldr	s14, [r3, #8]
 80016f6:	4b17      	ldr	r3, [pc, #92]	@ (8001754 <removeBias+0x98>)
 80016f8:	edd3 7a02 	vldr	s15, [r3, #8]
 80016fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	edc3 7a02 	vstr	s15, [r3, #8]

	data->gyro_x -= imu_bias.gyro_x;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	ed93 7a03 	vldr	s14, [r3, #12]
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <removeBias+0x98>)
 800170e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001712:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	edc3 7a03 	vstr	s15, [r3, #12]
	data->gyro_y -= imu_bias.gyro_y;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <removeBias+0x98>)
 8001724:	edd3 7a04 	vldr	s15, [r3, #16]
 8001728:	ee77 7a67 	vsub.f32	s15, s14, s15
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	edc3 7a04 	vstr	s15, [r3, #16]
	data->gyro_z -= imu_bias.gyro_z;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	ed93 7a05 	vldr	s14, [r3, #20]
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <removeBias+0x98>)
 800173a:	edd3 7a05 	vldr	s15, [r3, #20]
 800173e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	200001b8 	.word	0x200001b8

08001758 <poseEstimationStatusInit>:

ActivityStatus poseEstimationStatusInit()
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	if(ROBOTTO_OK != verifyIMUCommunication())
 800175c:	f003 fe9e 	bl	800549c <verifyIMUCommunication>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d004      	beq.n	8001770 <poseEstimationStatusInit+0x18>
	{
		last_error = "Impossible to setup IMU communication";
 8001766:	4b63      	ldr	r3, [pc, #396]	@ (80018f4 <poseEstimationStatusInit+0x19c>)
 8001768:	4a63      	ldr	r2, [pc, #396]	@ (80018f8 <poseEstimationStatusInit+0x1a0>)
 800176a:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800176c:	2302      	movs	r3, #2
 800176e:	e0be      	b.n	80018ee <poseEstimationStatusInit+0x196>
	}
	static unsigned int counter = 0;

	static ImuData current_reading = {0};
	if(ROBOTTO_OK != readIMUData(&current_reading))
 8001770:	4862      	ldr	r0, [pc, #392]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 8001772:	f003 fee1 	bl	8005538 <readIMUData>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d004      	beq.n	8001786 <poseEstimationStatusInit+0x2e>
	{
		last_error = "Error while reading IMU data";
 800177c:	4b5d      	ldr	r3, [pc, #372]	@ (80018f4 <poseEstimationStatusInit+0x19c>)
 800177e:	4a60      	ldr	r2, [pc, #384]	@ (8001900 <poseEstimationStatusInit+0x1a8>)
 8001780:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001782:	2302      	movs	r3, #2
 8001784:	e0b3      	b.n	80018ee <poseEstimationStatusInit+0x196>
	}
	imu_bias.acc_x = (imu_bias.acc_x*counter + current_reading.acc_x)/(counter+1);
 8001786:	4b5f      	ldr	r3, [pc, #380]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 8001788:	ed93 7a00 	vldr	s14, [r3]
 800178c:	4b5e      	ldr	r3, [pc, #376]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	ee07 3a90 	vmov	s15, r3
 8001794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001798:	ee27 7a27 	vmul.f32	s14, s14, s15
 800179c:	4b57      	ldr	r3, [pc, #348]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 800179e:	edd3 7a00 	vldr	s15, [r3]
 80017a2:	ee77 6a27 	vadd.f32	s13, s14, s15
 80017a6:	4b58      	ldr	r3, [pc, #352]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	ee07 3a90 	vmov	s15, r3
 80017b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017b8:	4b52      	ldr	r3, [pc, #328]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80017ba:	edc3 7a00 	vstr	s15, [r3]
	imu_bias.acc_y = (imu_bias.acc_y*counter + current_reading.acc_y)/(counter+1);
 80017be:	4b51      	ldr	r3, [pc, #324]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80017c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80017c4:	4b50      	ldr	r3, [pc, #320]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	ee07 3a90 	vmov	s15, r3
 80017cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017d4:	4b49      	ldr	r3, [pc, #292]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 80017d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80017da:	ee77 6a27 	vadd.f32	s13, s14, s15
 80017de:	4b4a      	ldr	r3, [pc, #296]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f0:	4b44      	ldr	r3, [pc, #272]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80017f2:	edc3 7a01 	vstr	s15, [r3, #4]
	imu_bias.acc_z = (imu_bias.acc_z*counter + current_reading.acc_z)/(counter+1);
 80017f6:	4b43      	ldr	r3, [pc, #268]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80017f8:	ed93 7a02 	vldr	s14, [r3, #8]
 80017fc:	4b42      	ldr	r3, [pc, #264]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001808:	ee27 7a27 	vmul.f32	s14, s14, s15
 800180c:	4b3b      	ldr	r3, [pc, #236]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 800180e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001812:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001816:	4b3c      	ldr	r3, [pc, #240]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	3301      	adds	r3, #1
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001824:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001828:	4b36      	ldr	r3, [pc, #216]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 800182a:	edc3 7a02 	vstr	s15, [r3, #8]

	imu_bias.gyro_x = (imu_bias.gyro_x*counter + current_reading.gyro_x)/(counter+1);
 800182e:	4b35      	ldr	r3, [pc, #212]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 8001830:	ed93 7a03 	vldr	s14, [r3, #12]
 8001834:	4b34      	ldr	r3, [pc, #208]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001844:	4b2d      	ldr	r3, [pc, #180]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 8001846:	edd3 7a03 	vldr	s15, [r3, #12]
 800184a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800184e:	4b2e      	ldr	r3, [pc, #184]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800185c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001860:	4b28      	ldr	r3, [pc, #160]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 8001862:	edc3 7a03 	vstr	s15, [r3, #12]
	imu_bias.gyro_y = (imu_bias.gyro_y*counter + current_reading.gyro_y)/(counter+1);
 8001866:	4b27      	ldr	r3, [pc, #156]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 8001868:	ed93 7a04 	vldr	s14, [r3, #16]
 800186c:	4b26      	ldr	r3, [pc, #152]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	ee07 3a90 	vmov	s15, r3
 8001874:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001878:	ee27 7a27 	vmul.f32	s14, s14, s15
 800187c:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 800187e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001882:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001886:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	3301      	adds	r3, #1
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001898:	4b1a      	ldr	r3, [pc, #104]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 800189a:	edc3 7a04 	vstr	s15, [r3, #16]
	imu_bias.gyro_z = (imu_bias.gyro_z*counter + current_reading.gyro_z)/(counter+1);
 800189e:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80018a0:	ed93 7a05 	vldr	s14, [r3, #20]
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <poseEstimationStatusInit+0x1a4>)
 80018b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80018ba:	ee77 6a27 	vadd.f32	s13, s14, s15
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	3301      	adds	r3, #1
 80018c4:	ee07 3a90 	vmov	s15, r3
 80018c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <poseEstimationStatusInit+0x1ac>)
 80018d2:	edc3 7a05 	vstr	s15, [r3, #20]

	++counter;
 80018d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	3301      	adds	r3, #1
 80018dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80018de:	6013      	str	r3, [r2, #0]
	if (counter > 100)
 80018e0:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <poseEstimationStatusInit+0x1b0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b64      	cmp	r3, #100	@ 0x64
 80018e6:	d901      	bls.n	80018ec <poseEstimationStatusInit+0x194>
	{
		return ACTIVITY_STATUS_RUNNING;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e000      	b.n	80018ee <poseEstimationStatusInit+0x196>
	}
	return ACTIVITY_STATUS_INIT;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200001b4 	.word	0x200001b4
 80018f8:	0800c37c 	.word	0x0800c37c
 80018fc:	200001d0 	.word	0x200001d0
 8001900:	0800c3a4 	.word	0x0800c3a4
 8001904:	200001b8 	.word	0x200001b8
 8001908:	200001e8 	.word	0x200001e8

0800190c <poseEstimationStatusRunning>:


ActivityStatus poseEstimationStatusRunning()
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b090      	sub	sp, #64	@ 0x40
 8001910:	af00      	add	r7, sp, #0
	ImuData imu_data = {0};
 8001912:	f107 031c 	add.w	r3, r7, #28
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
 8001920:	611a      	str	r2, [r3, #16]
 8001922:	615a      	str	r2, [r3, #20]
	if(ROBOTTO_OK != readIMUData(&imu_data))
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fe05 	bl	8005538 <readIMUData>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d004      	beq.n	800193e <poseEstimationStatusRunning+0x32>
	{
		last_error = "Error while reading IMU data";
 8001934:	4b27      	ldr	r3, [pc, #156]	@ (80019d4 <poseEstimationStatusRunning+0xc8>)
 8001936:	4a28      	ldr	r2, [pc, #160]	@ (80019d8 <poseEstimationStatusRunning+0xcc>)
 8001938:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800193a:	2302      	movs	r3, #2
 800193c:	e045      	b.n	80019ca <poseEstimationStatusRunning+0xbe>
	}
	removeBias(&imu_data);
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff feba 	bl	80016bc <removeBias>

	WheelsMovementUpdate wheels_movement_update;
	float travelled_angle_left = 0.0f;
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float travelled_angle_right = 0.0f;
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	63bb      	str	r3, [r7, #56]	@ 0x38

	unsigned int counter = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	637b      	str	r3, [r7, #52]	@ 0x34
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 8001958:	e012      	b.n	8001980 <poseEstimationStatusRunning+0x74>
	{
		travelled_angle_left += wheels_movement_update.delta_angle_left;
 800195a:	edd7 7a05 	vldr	s15, [r7, #20]
 800195e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001966:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		travelled_angle_right += wheels_movement_update.delta_angle_right;
 800196a:	edd7 7a06 	vldr	s15, [r7, #24]
 800196e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001976:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		++counter;
 800197a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800197c:	3301      	adds	r3, #1
 800197e:	637b      	str	r3, [r7, #52]	@ 0x34
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <poseEstimationStatusRunning+0xd0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f107 0110 	add.w	r1, r7, #16
 8001988:	2200      	movs	r2, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f004 fb2e 	bl	8005fec <xQueueReceive>
 8001990:	4603      	mov	r3, r0
 8001992:	2b01      	cmp	r3, #1
 8001994:	d0e1      	beq.n	800195a <poseEstimationStatusRunning+0x4e>
	}
	if (counter == 0)
 8001996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001998:	2b00      	cmp	r3, #0
 800199a:	d104      	bne.n	80019a6 <poseEstimationStatusRunning+0x9a>
	{
		last_error = "NO DATA PROVIDED BY WHEELS CONTROL";
 800199c:	4b0d      	ldr	r3, [pc, #52]	@ (80019d4 <poseEstimationStatusRunning+0xc8>)
 800199e:	4a10      	ldr	r2, [pc, #64]	@ (80019e0 <poseEstimationStatusRunning+0xd4>)
 80019a0:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80019a2:	2302      	movs	r3, #2
 80019a4:	e011      	b.n	80019ca <poseEstimationStatusRunning+0xbe>
			(int)(DECIMALS*imu_data.gyro_x),
			(int)(DECIMALS*imu_data.gyro_y),
			(int)(DECIMALS*imu_data.gyro_z));
	*/

	RobottoPose estimated_pose = {.timestamp = xTaskGetTickCount(), .x = 10, .y=100, .theta=3.14};
 80019a6:	f005 fc7f 	bl	80072a8 <xTaskGetTickCount>
 80019aa:	4603      	mov	r3, r0
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	4b0d      	ldr	r3, [pc, #52]	@ (80019e4 <poseEstimationStatusRunning+0xd8>)
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <poseEstimationStatusRunning+0xdc>)
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <poseEstimationStatusRunning+0xe0>)
 80019b8:	60fb      	str	r3, [r7, #12]
	xQueueOverwrite(robotto_pose_queue_handle, &estimated_pose);
 80019ba:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <poseEstimationStatusRunning+0xe4>)
 80019bc:	6818      	ldr	r0, [r3, #0]
 80019be:	4639      	mov	r1, r7
 80019c0:	2302      	movs	r3, #2
 80019c2:	2200      	movs	r2, #0
 80019c4:	f004 fa04 	bl	8005dd0 <xQueueGenericSend>

	return ACTIVITY_STATUS_RUNNING;
 80019c8:	2301      	movs	r3, #1
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3740      	adds	r7, #64	@ 0x40
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200001b4 	.word	0x200001b4
 80019d8:	0800c3a4 	.word	0x0800c3a4
 80019dc:	2000020c 	.word	0x2000020c
 80019e0:	0800c3c4 	.word	0x0800c3c4
 80019e4:	41200000 	.word	0x41200000
 80019e8:	42c80000 	.word	0x42c80000
 80019ec:	4048f5c3 	.word	0x4048f5c3
 80019f0:	20000210 	.word	0x20000210

080019f4 <runPoseEstimationStateMachine>:

void runPoseEstimationStateMachine()
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <runPoseEstimationStateMachine+0x40>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d106      	bne.n	8001a0e <runPoseEstimationStateMachine+0x1a>
	{
		activity_status = poseEstimationStatusInit();
 8001a00:	f7ff feaa 	bl	8001758 <poseEstimationStatusInit>
 8001a04:	4603      	mov	r3, r0
 8001a06:	461a      	mov	r2, r3
 8001a08:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <runPoseEstimationStateMachine+0x40>)
 8001a0a:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("ERROR - PoseEstimationStateMachine: %s\n", last_error);
	}


}
 8001a0c:	e010      	b.n	8001a30 <runPoseEstimationStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8001a0e:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <runPoseEstimationStateMachine+0x40>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d106      	bne.n	8001a24 <runPoseEstimationStateMachine+0x30>
		activity_status = poseEstimationStatusRunning();
 8001a16:	f7ff ff79 	bl	800190c <poseEstimationStatusRunning>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <runPoseEstimationStateMachine+0x40>)
 8001a20:	701a      	strb	r2, [r3, #0]
}
 8001a22:	e005      	b.n	8001a30 <runPoseEstimationStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("ERROR - PoseEstimationStateMachine: %s\n", last_error);
 8001a24:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <runPoseEstimationStateMachine+0x44>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4804      	ldr	r0, [pc, #16]	@ (8001a3c <runPoseEstimationStateMachine+0x48>)
 8001a2c:	f00a faec 	bl	800c008 <SEGGER_SYSVIEW_ErrorfTarget>
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200001ec 	.word	0x200001ec
 8001a38:	200001b4 	.word	0x200001b4
 8001a3c:	0800c3e8 	.word	0x0800c3e8

08001a40 <HAL_GPIO_EXTI_Callback>:
// From Pose Estimation to Motion Planning
QueueHandle_t robotto_pose_queue_handle = NULL;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 8001a4a:	88fb      	ldrh	r3, [r7, #6]
 8001a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a50:	d125      	bne.n	8001a9e <HAL_GPIO_EXTI_Callback+0x5e>
    {
        static uint32_t last = 0;
        uint32_t now = xTaskGetTickCountFromISR();
 8001a52:	f005 fc3b 	bl	80072cc <xTaskGetTickCountFromISR>
 8001a56:	60f8      	str	r0, [r7, #12]

        // 50 ms debounce
        if ((now - last) > pdMS_TO_TICKS(50))
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <HAL_GPIO_EXTI_Callback+0x68>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b32      	cmp	r3, #50	@ 0x32
 8001a62:	d919      	bls.n	8001a98 <HAL_GPIO_EXTI_Callback+0x58>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]

            vTaskNotifyGiveFromISR(buttonTaskHandle, &xHigherPriorityTaskWoken);
 8001a68:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x6c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f107 0208 	add.w	r2, r7, #8
 8001a70:	2100      	movs	r1, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	f006 fb3a 	bl	80080ec <vTaskGenericNotifyGiveFromISR>

            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00a      	beq.n	8001a94 <HAL_GPIO_EXTI_Callback+0x54>
 8001a7e:	f009 ff4f 	bl	800b920 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8001a82:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab0 <HAL_GPIO_EXTI_Callback+0x70>)
 8001a84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f3bf 8f4f 	dsb	sy
 8001a8e:	f3bf 8f6f 	isb	sy
 8001a92:	e001      	b.n	8001a98 <HAL_GPIO_EXTI_Callback+0x58>
 8001a94:	f009 ff28 	bl	800b8e8 <SEGGER_SYSVIEW_RecordExitISR>
        }

        last = now;
 8001a98:	4a03      	ldr	r2, [pc, #12]	@ (8001aa8 <HAL_GPIO_EXTI_Callback+0x68>)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6013      	str	r3, [r2, #0]
    }
}
 8001a9e:	bf00      	nop
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20000214 	.word	0x20000214
 8001aac:	200001fc 	.word	0x200001fc
 8001ab0:	e000ed04 	.word	0xe000ed04

08001ab4 <ledBlinkTask>:


void ledBlinkTask(void *argument) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 8001abc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ac0:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 8001ac2:	f005 fbf1 	bl	80072a8 <xTaskGetTickCount>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001aca:	2120      	movs	r1, #32
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <ledBlinkTask+0x30>)
 8001ace:	f000 ff86 	bl	80029de <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	68f9      	ldr	r1, [r7, #12]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f005 f977 	bl	8006dcc <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ade:	bf00      	nop
 8001ae0:	e7f3      	b.n	8001aca <ledBlinkTask+0x16>
 8001ae2:	bf00      	nop
 8001ae4:	40020000 	.word	0x40020000

08001ae8 <buttonTask>:
	}
}

void buttonTask(void *argument) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
    for (;;)
    {
    	static uint8_t behavior = 0;
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001af4:	2101      	movs	r1, #1
 8001af6:	2000      	movs	r0, #0
 8001af8:	f006 fa7a 	bl	8007ff0 <ulTaskGenericNotifyTake>

        ++behavior;
 8001afc:	4b0d      	ldr	r3, [pc, #52]	@ (8001b34 <buttonTask+0x4c>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	3301      	adds	r3, #1
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <buttonTask+0x4c>)
 8001b06:	701a      	strb	r2, [r3, #0]
        if (behavior > 3)
 8001b08:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <buttonTask+0x4c>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b03      	cmp	r3, #3
 8001b0e:	d902      	bls.n	8001b16 <buttonTask+0x2e>
        {
        	behavior = 0;
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <buttonTask+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
        }
        if(xQueueOverwrite(behavior_queue_handle, &behavior)  != pdPASS)
 8001b16:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <buttonTask+0x50>)
 8001b18:	6818      	ldr	r0, [r3, #0]
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4905      	ldr	r1, [pc, #20]	@ (8001b34 <buttonTask+0x4c>)
 8001b20:	f004 f956 	bl	8005dd0 <xQueueGenericSend>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d0e2      	beq.n	8001af0 <buttonTask+0x8>
        {
            SEGGER_RTT_printf(0, "buttonTask. ERROR\n");
 8001b2a:	4904      	ldr	r1, [pc, #16]	@ (8001b3c <buttonTask+0x54>)
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f008 fb23 	bl	800a178 <SEGGER_RTT_printf>
    {
 8001b32:	e7dd      	b.n	8001af0 <buttonTask+0x8>
 8001b34:	20000218 	.word	0x20000218
 8001b38:	20000204 	.word	0x20000204
 8001b3c:	0800c410 	.word	0x0800c410

08001b40 <motionPlanningTask>:
        }
    }
}

void motionPlanningTask(void *argument)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 8001b48:	2332      	movs	r3, #50	@ 0x32
 8001b4a:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001b4c:	f005 fbac 	bl	80072a8 <xTaskGetTickCount>
 8001b50:	4603      	mov	r3, r0
 8001b52:	60bb      	str	r3, [r7, #8]
	for (;;) {
		runMotionPlanningStateMachine();
 8001b54:	f7ff fcd2 	bl	80014fc <runMotionPlanningStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001b58:	f107 0308 	add.w	r3, r7, #8
 8001b5c:	68f9      	ldr	r1, [r7, #12]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f005 f934 	bl	8006dcc <xTaskDelayUntil>
		runMotionPlanningStateMachine();
 8001b64:	bf00      	nop
 8001b66:	e7f5      	b.n	8001b54 <motionPlanningTask+0x14>

08001b68 <wheelsControlTask>:
	}
}


void wheelsControlTask(void *argument)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(WHEELS_CONTROL_PERIOD_MS);
 8001b70:	230a      	movs	r3, #10
 8001b72:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001b74:	f005 fb98 	bl	80072a8 <xTaskGetTickCount>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runWheelsControlStateMachine();
 8001b7c:	f000 fbfa 	bl	8002374 <runWheelsControlStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001b80:	f107 0308 	add.w	r3, r7, #8
 8001b84:	68f9      	ldr	r1, [r7, #12]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f005 f920 	bl	8006dcc <xTaskDelayUntil>
		runWheelsControlStateMachine();
 8001b8c:	bf00      	nop
 8001b8e:	e7f5      	b.n	8001b7c <wheelsControlTask+0x14>

08001b90 <poseEstimationTask>:
	}
}

void poseEstimationTask(void *argument)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(POSE_ESTIMATION_PERIOD_MS);
 8001b98:	2314      	movs	r3, #20
 8001b9a:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001b9c:	f005 fb84 	bl	80072a8 <xTaskGetTickCount>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runPoseEstimationStateMachine();
 8001ba4:	f7ff ff26 	bl	80019f4 <runPoseEstimationStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001ba8:	f107 0308 	add.w	r3, r7, #8
 8001bac:	68f9      	ldr	r1, [r7, #12]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f005 f90c 	bl	8006dcc <xTaskDelayUntil>
		runPoseEstimationStateMachine();
 8001bb4:	bf00      	nop
 8001bb6:	e7f5      	b.n	8001ba4 <poseEstimationTask+0x14>

08001bb8 <createQueues>:
	}
}

RobottoErrorCode createQueues()
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
	behavior_queue_handle = xQueueCreate(1, sizeof(uint8_t));
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f004 f84b 	bl	8005c5c <xQueueGenericCreate>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c34 <createQueues+0x7c>)
 8001bca:	6013      	str	r3, [r2, #0]
	if (behavior_queue_handle == NULL)
 8001bcc:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <createQueues+0x7c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <createQueues+0x20>
	{
		return ROBOTTO_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e02a      	b.n	8001c2e <createQueues+0x76>
	}

	wheels_speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 8001bd8:	2200      	movs	r2, #0
 8001bda:	210c      	movs	r1, #12
 8001bdc:	2001      	movs	r0, #1
 8001bde:	f004 f83d 	bl	8005c5c <xQueueGenericCreate>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4a14      	ldr	r2, [pc, #80]	@ (8001c38 <createQueues+0x80>)
 8001be6:	6013      	str	r3, [r2, #0]
	if (wheels_speed_set_points_queue_handle == NULL)
 8001be8:	4b13      	ldr	r3, [pc, #76]	@ (8001c38 <createQueues+0x80>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <createQueues+0x3c>
	{
		return ROBOTTO_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e01c      	b.n	8001c2e <createQueues+0x76>
	}

	wheels_status_queue_handle = xQueueCreate(5, sizeof(WheelsMovementUpdate));
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	210c      	movs	r1, #12
 8001bf8:	2005      	movs	r0, #5
 8001bfa:	f004 f82f 	bl	8005c5c <xQueueGenericCreate>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4a0e      	ldr	r2, [pc, #56]	@ (8001c3c <createQueues+0x84>)
 8001c02:	6013      	str	r3, [r2, #0]
	if (wheels_status_queue_handle == NULL)
 8001c04:	4b0d      	ldr	r3, [pc, #52]	@ (8001c3c <createQueues+0x84>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d101      	bne.n	8001c10 <createQueues+0x58>
	{
		return ROBOTTO_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e00e      	b.n	8001c2e <createQueues+0x76>
	}

	robotto_pose_queue_handle = xQueueCreate(1, sizeof(RobottoPose));
 8001c10:	2200      	movs	r2, #0
 8001c12:	2110      	movs	r1, #16
 8001c14:	2001      	movs	r0, #1
 8001c16:	f004 f821 	bl	8005c5c <xQueueGenericCreate>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <createQueues+0x88>)
 8001c1e:	6013      	str	r3, [r2, #0]
	if (robotto_pose_queue_handle == NULL)
 8001c20:	4b07      	ldr	r3, [pc, #28]	@ (8001c40 <createQueues+0x88>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <createQueues+0x74>
	{
		return ROBOTTO_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <createQueues+0x76>
	}
	return ROBOTTO_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000204 	.word	0x20000204
 8001c38:	20000208 	.word	0x20000208
 8001c3c:	2000020c 	.word	0x2000020c
 8001c40:	20000210 	.word	0x20000210

08001c44 <createTasks>:

RobottoErrorCode createTasks()
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af02      	add	r7, sp, #8
	if (xTaskCreate(ledBlinkTask, "LED_BLINK", configMINIMAL_STACK_SIZE,
 8001c4a:	4b27      	ldr	r3, [pc, #156]	@ (8001ce8 <createTasks+0xa4>)
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	2301      	movs	r3, #1
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2300      	movs	r3, #0
 8001c54:	2280      	movs	r2, #128	@ 0x80
 8001c56:	4925      	ldr	r1, [pc, #148]	@ (8001cec <createTasks+0xa8>)
 8001c58:	4825      	ldr	r0, [pc, #148]	@ (8001cf0 <createTasks+0xac>)
 8001c5a:	f004 ff30 	bl	8006abe <xTaskCreate>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d001      	beq.n	8001c68 <createTasks+0x24>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e03c      	b.n	8001ce2 <createTasks+0x9e>
	}
	if (xTaskCreate(buttonTask, "BUTTON", configMINIMAL_STACK_SIZE,
 8001c68:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <createTasks+0xb0>)
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2300      	movs	r3, #0
 8001c72:	2280      	movs	r2, #128	@ 0x80
 8001c74:	4920      	ldr	r1, [pc, #128]	@ (8001cf8 <createTasks+0xb4>)
 8001c76:	4821      	ldr	r0, [pc, #132]	@ (8001cfc <createTasks+0xb8>)
 8001c78:	f004 ff21 	bl	8006abe <xTaskCreate>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d001      	beq.n	8001c86 <createTasks+0x42>
			NULL, BUTTON_TASK_PRIORITY, &buttonTaskHandle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e02d      	b.n	8001ce2 <createTasks+0x9e>
	}
	if (xTaskCreate(wheelsControlTask, "WHEELS_CONTROL", configMINIMAL_STACK_SIZE,
 8001c86:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <createTasks+0xbc>)
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	2305      	movs	r3, #5
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2280      	movs	r2, #128	@ 0x80
 8001c92:	491c      	ldr	r1, [pc, #112]	@ (8001d04 <createTasks+0xc0>)
 8001c94:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <createTasks+0xc4>)
 8001c96:	f004 ff12 	bl	8006abe <xTaskCreate>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d001      	beq.n	8001ca4 <createTasks+0x60>
			NULL, WHEELS_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e01e      	b.n	8001ce2 <createTasks+0x9e>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_PLANNING", configMINIMAL_STACK_SIZE,
 8001ca4:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <createTasks+0xc8>)
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	2303      	movs	r3, #3
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2300      	movs	r3, #0
 8001cae:	2280      	movs	r2, #128	@ 0x80
 8001cb0:	4917      	ldr	r1, [pc, #92]	@ (8001d10 <createTasks+0xcc>)
 8001cb2:	4818      	ldr	r0, [pc, #96]	@ (8001d14 <createTasks+0xd0>)
 8001cb4:	f004 ff03 	bl	8006abe <xTaskCreate>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d001      	beq.n	8001cc2 <createTasks+0x7e>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e00f      	b.n	8001ce2 <createTasks+0x9e>
	}
	if (xTaskCreate(poseEstimationTask, "POSE_ESTIMATION", configMINIMAL_STACK_SIZE,
 8001cc2:	4b15      	ldr	r3, [pc, #84]	@ (8001d18 <createTasks+0xd4>)
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2280      	movs	r2, #128	@ 0x80
 8001cce:	4913      	ldr	r1, [pc, #76]	@ (8001d1c <createTasks+0xd8>)
 8001cd0:	4813      	ldr	r0, [pc, #76]	@ (8001d20 <createTasks+0xdc>)
 8001cd2:	f004 fef4 	bl	8006abe <xTaskCreate>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d001      	beq.n	8001ce0 <createTasks+0x9c>
			NULL, POSE_ESTIMATION_PRIORITY, &pose_estimation_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <createTasks+0x9e>
	}
	return ROBOTTO_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	200001f0 	.word	0x200001f0
 8001cec:	0800c424 	.word	0x0800c424
 8001cf0:	08001ab5 	.word	0x08001ab5
 8001cf4:	200001fc 	.word	0x200001fc
 8001cf8:	0800c430 	.word	0x0800c430
 8001cfc:	08001ae9 	.word	0x08001ae9
 8001d00:	200001f4 	.word	0x200001f4
 8001d04:	0800c438 	.word	0x0800c438
 8001d08:	08001b69 	.word	0x08001b69
 8001d0c:	200001f8 	.word	0x200001f8
 8001d10:	0800c448 	.word	0x0800c448
 8001d14:	08001b41 	.word	0x08001b41
 8001d18:	20000200 	.word	0x20000200
 8001d1c:	0800c458 	.word	0x0800c458
 8001d20:	08001b91 	.word	0x08001b91

08001d24 <setupRobotto>:

RobottoErrorCode setupRobotto()
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	initializeI2CMutexes();
 8001d28:	f7ff f8f8 	bl	8000f1c <initializeI2CMutexes>

	if(ROBOTTO_OK != createQueues())
 8001d2c:	f7ff ff44 	bl	8001bb8 <createQueues>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <setupRobotto+0x16>
	{
		return ROBOTTO_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e007      	b.n	8001d4a <setupRobotto+0x26>
	}

	if(ROBOTTO_OK != createTasks())
 8001d3a:	f7ff ff83 	bl	8001c44 <createTasks>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <setupRobotto+0x24>
	{
		return ROBOTTO_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <setupRobotto+0x26>
	}

	return ROBOTTO_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	4b12      	ldr	r3, [pc, #72]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	4a11      	ldr	r2, [pc, #68]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d66:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	603b      	str	r3, [r7, #0]
 8001d76:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <HAL_MspInit+0x54>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	210f      	movs	r1, #15
 8001d92:	f06f 0001 	mvn.w	r0, #1
 8001d96:	f000 fc4b 	bl	8002630 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08c      	sub	sp, #48	@ 0x30
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a42      	ldr	r2, [pc, #264]	@ (8001ed0 <HAL_I2C_MspInit+0x128>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d12c      	bne.n	8001e24 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
 8001dce:	4b41      	ldr	r3, [pc, #260]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	4a40      	ldr	r2, [pc, #256]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001dd4:	f043 0302 	orr.w	r3, r3, #2
 8001dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dda:	4b3e      	ldr	r3, [pc, #248]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8001de6:	23c0      	movs	r3, #192	@ 0xc0
 8001de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dea:	2312      	movs	r3, #18
 8001dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df2:	2303      	movs	r3, #3
 8001df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001df6:	2304      	movs	r3, #4
 8001df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	f107 031c 	add.w	r3, r7, #28
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4835      	ldr	r0, [pc, #212]	@ (8001ed8 <HAL_I2C_MspInit+0x130>)
 8001e02:	f000 fc3f 	bl	8002684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	4b32      	ldr	r3, [pc, #200]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	4a31      	ldr	r2, [pc, #196]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e16:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001e22:	e050      	b.n	8001ec6 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a2c      	ldr	r2, [pc, #176]	@ (8001edc <HAL_I2C_MspInit+0x134>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d14b      	bne.n	8001ec6 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	4b28      	ldr	r3, [pc, #160]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	4a27      	ldr	r2, [pc, #156]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e38:	f043 0302 	orr.w	r3, r3, #2
 8001e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3e:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	4a20      	ldr	r2, [pc, #128]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	f003 0304 	and.w	r3, r3, #4
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 8001e66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6c:	2312      	movs	r3, #18
 8001e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e78:	2304      	movs	r3, #4
 8001e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	f107 031c 	add.w	r3, r7, #28
 8001e80:	4619      	mov	r1, r3
 8001e82:	4815      	ldr	r0, [pc, #84]	@ (8001ed8 <HAL_I2C_MspInit+0x130>)
 8001e84:	f000 fbfe 	bl	8002684 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8e:	2312      	movs	r3, #18
 8001e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e96:	2303      	movs	r3, #3
 8001e98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e9e:	f107 031c 	add.w	r3, r7, #28
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	480e      	ldr	r0, [pc, #56]	@ (8001ee0 <HAL_I2C_MspInit+0x138>)
 8001ea6:	f000 fbed 	bl	8002684 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001eb4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <HAL_I2C_MspInit+0x12c>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
}
 8001ec6:	bf00      	nop
 8001ec8:	3730      	adds	r7, #48	@ 0x30
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40005400 	.word	0x40005400
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40020400 	.word	0x40020400
 8001edc:	40005800 	.word	0x40005800
 8001ee0:	40020800 	.word	0x40020800

08001ee4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8001f20 <HAL_TIM_Base_MspInit+0x3c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d10d      	bne.n	8001f12 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	4b0a      	ldr	r3, [pc, #40]	@ (8001f24 <HAL_TIM_Base_MspInit+0x40>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	4a09      	ldr	r2, [pc, #36]	@ (8001f24 <HAL_TIM_Base_MspInit+0x40>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f06:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <HAL_TIM_Base_MspInit+0x40>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f12:	bf00      	nop
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40010000 	.word	0x40010000
 8001f24:	40023800 	.word	0x40023800

08001f28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <HAL_TIM_MspPostInit+0x68>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d11e      	bne.n	8001f88 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_TIM_MspPostInit+0x6c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a10      	ldr	r2, [pc, #64]	@ (8001f94 <HAL_TIM_MspPostInit+0x6c>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <HAL_TIM_MspPostInit+0x6c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 8001f66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	4619      	mov	r1, r3
 8001f82:	4805      	ldr	r0, [pc, #20]	@ (8001f98 <HAL_TIM_MspPostInit+0x70>)
 8001f84:	f000 fb7e 	bl	8002684 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f88:	bf00      	nop
 8001f8a:	3720      	adds	r7, #32
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40010000 	.word	0x40010000
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40020000 	.word	0x40020000

08001f9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08e      	sub	sp, #56	@ 0x38
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	4b33      	ldr	r3, [pc, #204]	@ (8002080 <HAL_InitTick+0xe4>)
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	4a32      	ldr	r2, [pc, #200]	@ (8002080 <HAL_InitTick+0xe4>)
 8001fb6:	f043 0320 	orr.w	r3, r3, #32
 8001fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_InitTick+0xe4>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fc8:	f107 0210 	add.w	r2, r7, #16
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f001 fc88 	bl	80038e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d103      	bne.n	8001fea <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001fe2:	f001 fc6d 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 8001fe6:	6378      	str	r0, [r7, #52]	@ 0x34
 8001fe8:	e004      	b.n	8001ff4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001fea:	f001 fc69 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ff6:	4a23      	ldr	r2, [pc, #140]	@ (8002084 <HAL_InitTick+0xe8>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	0c9b      	lsrs	r3, r3, #18
 8001ffe:	3b01      	subs	r3, #1
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002002:	4b21      	ldr	r3, [pc, #132]	@ (8002088 <HAL_InitTick+0xec>)
 8002004:	4a21      	ldr	r2, [pc, #132]	@ (800208c <HAL_InitTick+0xf0>)
 8002006:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002008:	4b1f      	ldr	r3, [pc, #124]	@ (8002088 <HAL_InitTick+0xec>)
 800200a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800200e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002010:	4a1d      	ldr	r2, [pc, #116]	@ (8002088 <HAL_InitTick+0xec>)
 8002012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002014:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002016:	4b1c      	ldr	r3, [pc, #112]	@ (8002088 <HAL_InitTick+0xec>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <HAL_InitTick+0xec>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002022:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_InitTick+0xec>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002028:	4817      	ldr	r0, [pc, #92]	@ (8002088 <HAL_InitTick+0xec>)
 800202a:	f002 f8d7 	bl	80041dc <HAL_TIM_Base_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002034:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002038:	2b00      	cmp	r3, #0
 800203a:	d11b      	bne.n	8002074 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800203c:	4812      	ldr	r0, [pc, #72]	@ (8002088 <HAL_InitTick+0xec>)
 800203e:	f002 f91d 	bl	800427c <HAL_TIM_Base_Start_IT>
 8002042:	4603      	mov	r3, r0
 8002044:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002048:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800204c:	2b00      	cmp	r3, #0
 800204e:	d111      	bne.n	8002074 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002050:	2037      	movs	r0, #55	@ 0x37
 8002052:	f000 fb09 	bl	8002668 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b0f      	cmp	r3, #15
 800205a:	d808      	bhi.n	800206e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800205c:	2200      	movs	r2, #0
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	2037      	movs	r0, #55	@ 0x37
 8002062:	f000 fae5 	bl	8002630 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002066:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <HAL_InitTick+0xf4>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	e002      	b.n	8002074 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002074:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002078:	4618      	mov	r0, r3
 800207a:	3738      	adds	r7, #56	@ 0x38
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40023800 	.word	0x40023800
 8002084:	431bde83 	.word	0x431bde83
 8002088:	2000021c 	.word	0x2000021c
 800208c:	40001400 	.word	0x40001400
 8002090:	2000003c 	.word	0x2000003c

08002094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <NMI_Handler+0x4>

0800209c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <HardFault_Handler+0x4>

080020a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <MemManage_Handler+0x4>

080020ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <BusFault_Handler+0x4>

080020b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020b8:	bf00      	nop
 80020ba:	e7fd      	b.n	80020b8 <UsageFault_Handler+0x4>

080020bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020ce:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020d2:	f000 fc9f 	bl	8002a14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80020e0:	4802      	ldr	r0, [pc, #8]	@ (80020ec <TIM7_IRQHandler+0x10>)
 80020e2:	f002 fa5d 	bl	80045a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	2000021c 	.word	0x2000021c

080020f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020f4:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <SystemInit+0x20>)
 80020f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020fa:	4a05      	ldr	r2, [pc, #20]	@ (8002110 <SystemInit+0x20>)
 80020fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002100:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <readAngleAndUpdateWheelsStatus>:




RobottoErrorCode readAngleAndUpdateWheelsStatus(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
	TickType_t tick = xTaskGetTickCount();
 800211e:	f005 f8c3 	bl	80072a8 <xTaskGetTickCount>
 8002122:	6178      	str	r0, [r7, #20]

	float left_wheel_angle = 0.0f;
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	613b      	str	r3, [r7, #16]
	if(ROBOTTO_OK != readAngleRad(WHEEL_LEFT, &left_wheel_angle))
 800212a:	f107 0310 	add.w	r3, r7, #16
 800212e:	4619      	mov	r1, r3
 8002130:	2001      	movs	r0, #1
 8002132:	f003 f8e1 	bl	80052f8 <readAngleRad>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <readAngleAndUpdateWheelsStatus+0x2c>
	{
		return ROBOTTO_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e01e      	b.n	800217e <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(left_wheel_status, left_wheel_angle, tick);
 8002140:	edd7 7a04 	vldr	s15, [r7, #16]
 8002144:	6979      	ldr	r1, [r7, #20]
 8002146:	eeb0 0a67 	vmov.f32	s0, s15
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f003 fb14 	bl	8005778 <updateWheelStatusEstimation>


	float right_wheel_angle = 0.0f;
 8002150:	f04f 0300 	mov.w	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
	if(ROBOTTO_OK != readAngleRad(WHEEL_RIGHT, &right_wheel_angle))
 8002156:	f107 030c 	add.w	r3, r7, #12
 800215a:	4619      	mov	r1, r3
 800215c:	2000      	movs	r0, #0
 800215e:	f003 f8cb 	bl	80052f8 <readAngleRad>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <readAngleAndUpdateWheelsStatus+0x58>
	{
		return ROBOTTO_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e008      	b.n	800217e <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(right_wheel_status, right_wheel_angle, tick);
 800216c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002170:	6979      	ldr	r1, [r7, #20]
 8002172:	eeb0 0a67 	vmov.f32	s0, s15
 8002176:	6838      	ldr	r0, [r7, #0]
 8002178:	f003 fafe 	bl	8005778 <updateWheelStatusEstimation>

	return ROBOTTO_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <runWheelsControlStatusInit>:
/////////////////////////////////////////////////////////////////



ActivityStatus runWheelsControlStatusInit(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	initializeMotorDriver();
 8002192:	f003 fa3b 	bl	800560c <initializeMotorDriver>

	EncoderStatus left_encoder_status = {0};
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
	EncoderStatus right_encoder_status = {0};
 80021a2:	f107 0308 	add.w	r3, r7, #8
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]

	if(ROBOTTO_OK != readFullEncoder(WHEEL_LEFT, &left_encoder_status))
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	2001      	movs	r0, #1
 80021b6:	f003 f905 	bl	80053c4 <readFullEncoder>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d004      	beq.n	80021ca <runWheelsControlStatusInit+0x42>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ LEFT ENCODER";
 80021c0:	4b19      	ldr	r3, [pc, #100]	@ (8002228 <runWheelsControlStatusInit+0xa0>)
 80021c2:	4a1a      	ldr	r2, [pc, #104]	@ (800222c <runWheelsControlStatusInit+0xa4>)
 80021c4:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80021c6:	2302      	movs	r3, #2
 80021c8:	e02a      	b.n	8002220 <runWheelsControlStatusInit+0x98>
	};
	if(ROBOTTO_OK != readFullEncoder(WHEEL_RIGHT, &right_encoder_status))
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	4619      	mov	r1, r3
 80021d0:	2000      	movs	r0, #0
 80021d2:	f003 f8f7 	bl	80053c4 <readFullEncoder>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d004      	beq.n	80021e6 <runWheelsControlStatusInit+0x5e>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ RIGHT ENCODER";
 80021dc:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <runWheelsControlStatusInit+0xa0>)
 80021de:	4a14      	ldr	r2, [pc, #80]	@ (8002230 <runWheelsControlStatusInit+0xa8>)
 80021e0:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80021e2:	2302      	movs	r3, #2
 80021e4:	e01c      	b.n	8002220 <runWheelsControlStatusInit+0x98>
	};

	if(0 == left_encoder_status.magnet_detected)
 80021e6:	7d3b      	ldrb	r3, [r7, #20]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d104      	bne.n	80021f6 <runWheelsControlStatusInit+0x6e>
	{
		last_error = "INITIALIZATION ERROR, LEFT MAGNET NOT DETECTED";
 80021ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <runWheelsControlStatusInit+0xa0>)
 80021ee:	4a11      	ldr	r2, [pc, #68]	@ (8002234 <runWheelsControlStatusInit+0xac>)
 80021f0:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80021f2:	2302      	movs	r3, #2
 80021f4:	e014      	b.n	8002220 <runWheelsControlStatusInit+0x98>
	};
	if(0 == right_encoder_status.magnet_detected)
 80021f6:	7a3b      	ldrb	r3, [r7, #8]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d104      	bne.n	8002206 <runWheelsControlStatusInit+0x7e>
	{
		last_error = "INITIALIZATION ERROR, RIGHT MAGNET NOT DETECTED";
 80021fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <runWheelsControlStatusInit+0xa0>)
 80021fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002238 <runWheelsControlStatusInit+0xb0>)
 8002200:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8002202:	2302      	movs	r3, #2
 8002204:	e00c      	b.n	8002220 <runWheelsControlStatusInit+0x98>
	};


	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8002206:	6839      	ldr	r1, [r7, #0]
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff ff83 	bl	8002114 <readAngleAndUpdateWheelsStatus>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d004      	beq.n	800221e <runWheelsControlStatusInit+0x96>
	{
		last_error = "ERROR WHILE INITIALIZING ENCODERS STATE";
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <runWheelsControlStatusInit+0xa0>)
 8002216:	4a09      	ldr	r2, [pc, #36]	@ (800223c <runWheelsControlStatusInit+0xb4>)
 8002218:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800221a:	2302      	movs	r3, #2
 800221c:	e000      	b.n	8002220 <runWheelsControlStatusInit+0x98>
	}

	return ACTIVITY_STATUS_RUNNING;
 800221e:	2301      	movs	r3, #1
}
 8002220:	4618      	mov	r0, r3
 8002222:	3720      	adds	r7, #32
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20000264 	.word	0x20000264
 800222c:	0800c468 	.word	0x0800c468
 8002230:	0800c4a0 	.word	0x0800c4a0
 8002234:	0800c4d8 	.word	0x0800c4d8
 8002238:	0800c508 	.word	0x0800c508
 800223c:	0800c538 	.word	0x0800c538

08002240 <runWheelsControlStatusRunning>:




ActivityStatus runWheelsControlStatusRunning(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	@ 0x28
 8002244:	af02      	add	r7, sp, #8
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
	// GET SETPOINT FROM MOTION PLANNING
	static WheelSpeedSetPoint speed_set_point = {0};
	static int missing_setpoint_counter = 0;

	SEGGER_SYSVIEW_MarkStart(10);
 800224a:	200a      	movs	r0, #10
 800224c:	f009 fd5a 	bl	800bd04 <SEGGER_SYSVIEW_MarkStart>
	if (xQueueReceive(wheels_speed_set_points_queue_handle, &speed_set_point, 0) == pdPASS)
 8002250:	4b3e      	ldr	r3, [pc, #248]	@ (800234c <runWheelsControlStatusRunning+0x10c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2200      	movs	r2, #0
 8002256:	493e      	ldr	r1, [pc, #248]	@ (8002350 <runWheelsControlStatusRunning+0x110>)
 8002258:	4618      	mov	r0, r3
 800225a:	f003 fec7 	bl	8005fec <xQueueReceive>
 800225e:	4603      	mov	r3, r0
 8002260:	2b01      	cmp	r3, #1
 8002262:	d103      	bne.n	800226c <runWheelsControlStatusRunning+0x2c>
	{
		missing_setpoint_counter = 0;
 8002264:	4b3b      	ldr	r3, [pc, #236]	@ (8002354 <runWheelsControlStatusRunning+0x114>)
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	e004      	b.n	8002276 <runWheelsControlStatusRunning+0x36>
	}
	else
	{
		++missing_setpoint_counter;
 800226c:	4b39      	ldr	r3, [pc, #228]	@ (8002354 <runWheelsControlStatusRunning+0x114>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	3301      	adds	r3, #1
 8002272:	4a38      	ldr	r2, [pc, #224]	@ (8002354 <runWheelsControlStatusRunning+0x114>)
 8002274:	6013      	str	r3, [r2, #0]
	}

	if(missing_setpoint_counter > 6)
 8002276:	4b37      	ldr	r3, [pc, #220]	@ (8002354 <runWheelsControlStatusRunning+0x114>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2b06      	cmp	r3, #6
 800227c:	dd08      	ble.n	8002290 <runWheelsControlStatusRunning+0x50>
	{
		last_error = "Missing Speed SetPoint";
 800227e:	4b36      	ldr	r3, [pc, #216]	@ (8002358 <runWheelsControlStatusRunning+0x118>)
 8002280:	4a36      	ldr	r2, [pc, #216]	@ (800235c <runWheelsControlStatusRunning+0x11c>)
 8002282:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8002284:	4b34      	ldr	r3, [pc, #208]	@ (8002358 <runWheelsControlStatusRunning+0x118>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	4835      	ldr	r0, [pc, #212]	@ (8002360 <runWheelsControlStatusRunning+0x120>)
 800228c:	f009 fea8 	bl	800bfe0 <SEGGER_SYSVIEW_WarnfTarget>
	}

	SEGGER_SYSVIEW_MarkStop(10);
 8002290:	200a      	movs	r0, #10
 8002292:	f009 fd73 	bl	800bd7c <SEGGER_SYSVIEW_MarkStop>
	// READ WHEEL STATUS FROM ENCODERS
	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff ff3b 	bl	8002114 <readAngleAndUpdateWheelsStatus>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d004      	beq.n	80022ae <runWheelsControlStatusRunning+0x6e>
	{
		last_error = "CANNOT READ FROM ENCODER";
 80022a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002358 <runWheelsControlStatusRunning+0x118>)
 80022a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002364 <runWheelsControlStatusRunning+0x124>)
 80022a8:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 80022aa:	2302      	movs	r3, #2
 80022ac:	e04a      	b.n	8002344 <runWheelsControlStatusRunning+0x104>
	}


	// RUN CONTROL LOOP AND ACTUATE
	if(!speed_set_point.active)
 80022ae:	4b28      	ldr	r3, [pc, #160]	@ (8002350 <runWheelsControlStatusRunning+0x110>)
 80022b0:	7a1b      	ldrb	r3, [r3, #8]
 80022b2:	f083 0301 	eor.w	r3, r3, #1
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00c      	beq.n	80022d6 <runWheelsControlStatusRunning+0x96>
	{
		setMotorDutyCycle(WHEEL_LEFT, 0);
 80022bc:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8002368 <runWheelsControlStatusRunning+0x128>
 80022c0:	2001      	movs	r0, #1
 80022c2:	f003 fa03 	bl	80056cc <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 80022c6:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8002368 <runWheelsControlStatusRunning+0x128>
 80022ca:	2000      	movs	r0, #0
 80022cc:	f003 f9fe 	bl	80056cc <setMotorDutyCycle>
		resetController();
 80022d0:	f7ff f9e0 	bl	8001694 <resetController>
 80022d4:	e018      	b.n	8002308 <runWheelsControlStatusRunning+0xc8>
	}
	else
	{
		float left_duty, right_duty;
		calculateRequiredDutyCycle(&speed_set_point, left_wheel_status, right_wheel_status, &left_duty, &right_duty);
 80022d6:	f107 0210 	add.w	r2, r7, #16
 80022da:	f107 030c 	add.w	r3, r7, #12
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	4613      	mov	r3, r2
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	481a      	ldr	r0, [pc, #104]	@ (8002350 <runWheelsControlStatusRunning+0x110>)
 80022e8:	f7ff f9a0 	bl	800162c <calculateRequiredDutyCycle>

		setMotorDutyCycle(WHEEL_LEFT, left_duty);
 80022ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80022f0:	eeb0 0a67 	vmov.f32	s0, s15
 80022f4:	2001      	movs	r0, #1
 80022f6:	f003 f9e9 	bl	80056cc <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, right_duty);
 80022fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80022fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002302:	2000      	movs	r0, #0
 8002304:	f003 f9e2 	bl	80056cc <setMotorDutyCycle>
	}

	// SEND UPDATES TO POSE ESTIMATION
	WheelsMovementUpdate wheels_movement_update;
	wheels_movement_update.timestamp = left_wheel_status->last_tick;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	617b      	str	r3, [r7, #20]
	wheels_movement_update.delta_angle_left = left_wheel_status->delta_angle;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	61bb      	str	r3, [r7, #24]
	wheels_movement_update.delta_angle_right = right_wheel_status->delta_angle;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	61fb      	str	r3, [r7, #28]
	if(pdPASS != xQueueSendToBack(wheels_status_queue_handle, &wheels_movement_update, 0))
 800231a:	4b14      	ldr	r3, [pc, #80]	@ (800236c <runWheelsControlStatusRunning+0x12c>)
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	f107 0114 	add.w	r1, r7, #20
 8002322:	2300      	movs	r3, #0
 8002324:	2200      	movs	r2, #0
 8002326:	f003 fd53 	bl	8005dd0 <xQueueGenericSend>
 800232a:	4603      	mov	r3, r0
 800232c:	2b01      	cmp	r3, #1
 800232e:	d008      	beq.n	8002342 <runWheelsControlStatusRunning+0x102>
	{
		last_error = "wheels_status_queue_handle IS FULL";
 8002330:	4b09      	ldr	r3, [pc, #36]	@ (8002358 <runWheelsControlStatusRunning+0x118>)
 8002332:	4a0f      	ldr	r2, [pc, #60]	@ (8002370 <runWheelsControlStatusRunning+0x130>)
 8002334:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8002336:	4b08      	ldr	r3, [pc, #32]	@ (8002358 <runWheelsControlStatusRunning+0x118>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	4808      	ldr	r0, [pc, #32]	@ (8002360 <runWheelsControlStatusRunning+0x120>)
 800233e:	f009 fe4f 	bl	800bfe0 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 8002342:	2301      	movs	r3, #1
}
 8002344:	4618      	mov	r0, r3
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000208 	.word	0x20000208
 8002350:	20000268 	.word	0x20000268
 8002354:	20000274 	.word	0x20000274
 8002358:	20000264 	.word	0x20000264
 800235c:	0800c560 	.word	0x0800c560
 8002360:	0800c578 	.word	0x0800c578
 8002364:	0800c57c 	.word	0x0800c57c
 8002368:	00000000 	.word	0x00000000
 800236c:	2000020c 	.word	0x2000020c
 8002370:	0800c598 	.word	0x0800c598

08002374 <runWheelsControlStateMachine>:




void runWheelsControlStateMachine()
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;
	static WheelStatus left_wheel_status = {0};
	static WheelStatus right_wheel_status = {0};

	if(ACTIVITY_STATUS_INIT == activity_status)
 8002378:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <runWheelsControlStateMachine+0x5c>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d108      	bne.n	8002392 <runWheelsControlStateMachine+0x1e>
	{
		activity_status = runWheelsControlStatusInit(&left_wheel_status, &right_wheel_status);
 8002380:	4914      	ldr	r1, [pc, #80]	@ (80023d4 <runWheelsControlStateMachine+0x60>)
 8002382:	4815      	ldr	r0, [pc, #84]	@ (80023d8 <runWheelsControlStateMachine+0x64>)
 8002384:	f7ff ff00 	bl	8002188 <runWheelsControlStatusInit>
 8002388:	4603      	mov	r3, r0
 800238a:	461a      	mov	r2, r3
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <runWheelsControlStateMachine+0x5c>)
 800238e:	701a      	strb	r2, [r3, #0]
		return;
 8002390:	e01c      	b.n	80023cc <runWheelsControlStateMachine+0x58>
	}
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8002392:	4b0f      	ldr	r3, [pc, #60]	@ (80023d0 <runWheelsControlStateMachine+0x5c>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d108      	bne.n	80023ac <runWheelsControlStateMachine+0x38>
	{
		activity_status = runWheelsControlStatusRunning(&left_wheel_status, &right_wheel_status);
 800239a:	490e      	ldr	r1, [pc, #56]	@ (80023d4 <runWheelsControlStateMachine+0x60>)
 800239c:	480e      	ldr	r0, [pc, #56]	@ (80023d8 <runWheelsControlStateMachine+0x64>)
 800239e:	f7ff ff4f 	bl	8002240 <runWheelsControlStatusRunning>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <runWheelsControlStateMachine+0x5c>)
 80023a8:	701a      	strb	r2, [r3, #0]
		return;
 80023aa:	e00f      	b.n	80023cc <runWheelsControlStateMachine+0x58>
	}
	else
	{
		// ACTIVITY_STATUS_ERROR
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 80023ac:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80023dc <runWheelsControlStateMachine+0x68>
 80023b0:	2000      	movs	r0, #0
 80023b2:	f003 f98b 	bl	80056cc <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_LEFT, 0);
 80023b6:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80023dc <runWheelsControlStateMachine+0x68>
 80023ba:	2001      	movs	r0, #1
 80023bc:	f003 f986 	bl	80056cc <setMotorDutyCycle>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 80023c0:	4b07      	ldr	r3, [pc, #28]	@ (80023e0 <runWheelsControlStateMachine+0x6c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4619      	mov	r1, r3
 80023c6:	4807      	ldr	r0, [pc, #28]	@ (80023e4 <runWheelsControlStateMachine+0x70>)
 80023c8:	f009 fe1e 	bl	800c008 <SEGGER_SYSVIEW_ErrorfTarget>
	}
}
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000278 	.word	0x20000278
 80023d4:	20000294 	.word	0x20000294
 80023d8:	2000027c 	.word	0x2000027c
 80023dc:	00000000 	.word	0x00000000
 80023e0:	20000264 	.word	0x20000264
 80023e4:	0800c578 	.word	0x0800c578

080023e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002420 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023ec:	f7ff fe80 	bl	80020f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023f2:	490d      	ldr	r1, [pc, #52]	@ (8002428 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f8:	e002      	b.n	8002400 <LoopCopyDataInit>

080023fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fe:	3304      	adds	r3, #4

08002400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002404:	d3f9      	bcc.n	80023fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002406:	4a0a      	ldr	r2, [pc, #40]	@ (8002430 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002408:	4c0a      	ldr	r4, [pc, #40]	@ (8002434 <LoopFillZerobss+0x22>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800240c:	e001      	b.n	8002412 <LoopFillZerobss>

0800240e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002410:	3204      	adds	r2, #4

08002412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002414:	d3fb      	bcc.n	800240e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002416:	f009 fedd 	bl	800c1d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800241a:	f7fe fddb 	bl	8000fd4 <main>
  bx  lr    
 800241e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002420:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002428:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 800242c:	0800c714 	.word	0x0800c714
  ldr r2, =_sbss
 8002430:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002434:	20005460 	.word	0x20005460

08002438 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002438:	e7fe      	b.n	8002438 <ADC_IRQHandler>
	...

0800243c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002440:	4b0e      	ldr	r3, [pc, #56]	@ (800247c <HAL_Init+0x40>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a0d      	ldr	r2, [pc, #52]	@ (800247c <HAL_Init+0x40>)
 8002446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800244a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800244c:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <HAL_Init+0x40>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <HAL_Init+0x40>)
 8002452:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <HAL_Init+0x40>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a07      	ldr	r2, [pc, #28]	@ (800247c <HAL_Init+0x40>)
 800245e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002464:	2003      	movs	r0, #3
 8002466:	f000 f8d8 	bl	800261a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800246a:	2000      	movs	r0, #0
 800246c:	f7ff fd96 	bl	8001f9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002470:	f7ff fc6e 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40023c00 	.word	0x40023c00

08002480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b06      	ldr	r3, [pc, #24]	@ (80024a0 <HAL_IncTick+0x20>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <HAL_IncTick+0x24>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4413      	add	r3, r2
 8002490:	4a04      	ldr	r2, [pc, #16]	@ (80024a4 <HAL_IncTick+0x24>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000040 	.word	0x20000040
 80024a4:	200002ac 	.word	0x200002ac

080024a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return uwTick;
 80024ac:	4b03      	ldr	r3, [pc, #12]	@ (80024bc <HAL_GetTick+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	200002ac 	.word	0x200002ac

080024c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024dc:	4013      	ands	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f2:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	60d3      	str	r3, [r2, #12]
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800250c:	4b04      	ldr	r3, [pc, #16]	@ (8002520 <__NVIC_GetPriorityGrouping+0x18>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	0a1b      	lsrs	r3, r3, #8
 8002512:	f003 0307 	and.w	r3, r3, #7
}
 8002516:	4618      	mov	r0, r3
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	2b00      	cmp	r3, #0
 8002534:	db0b      	blt.n	800254e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	4907      	ldr	r1, [pc, #28]	@ (800255c <__NVIC_EnableIRQ+0x38>)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	2001      	movs	r0, #1
 8002546:	fa00 f202 	lsl.w	r2, r0, r2
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	e000e100 	.word	0xe000e100

08002560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002570:	2b00      	cmp	r3, #0
 8002572:	db0a      	blt.n	800258a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	490c      	ldr	r1, [pc, #48]	@ (80025ac <__NVIC_SetPriority+0x4c>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	0112      	lsls	r2, r2, #4
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	440b      	add	r3, r1
 8002584:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002588:	e00a      	b.n	80025a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	b2da      	uxtb	r2, r3
 800258e:	4908      	ldr	r1, [pc, #32]	@ (80025b0 <__NVIC_SetPriority+0x50>)
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	3b04      	subs	r3, #4
 8002598:	0112      	lsls	r2, r2, #4
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	440b      	add	r3, r1
 800259e:	761a      	strb	r2, [r3, #24]
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000e100 	.word	0xe000e100
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f1c3 0307 	rsb	r3, r3, #7
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	bf28      	it	cs
 80025d2:	2304      	movcs	r3, #4
 80025d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3304      	adds	r3, #4
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d902      	bls.n	80025e4 <NVIC_EncodePriority+0x30>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3b03      	subs	r3, #3
 80025e2:	e000      	b.n	80025e6 <NVIC_EncodePriority+0x32>
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43da      	mvns	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	401a      	ands	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43d9      	mvns	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	4313      	orrs	r3, r2
         );
}
 800260e:	4618      	mov	r0, r3
 8002610:	3724      	adds	r7, #36	@ 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff ff4c 	bl	80024c0 <__NVIC_SetPriorityGrouping>
}
 8002628:	bf00      	nop
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002642:	f7ff ff61 	bl	8002508 <__NVIC_GetPriorityGrouping>
 8002646:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	68b9      	ldr	r1, [r7, #8]
 800264c:	6978      	ldr	r0, [r7, #20]
 800264e:	f7ff ffb1 	bl	80025b4 <NVIC_EncodePriority>
 8002652:	4602      	mov	r2, r0
 8002654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002658:	4611      	mov	r1, r2
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff ff80 	bl	8002560 <__NVIC_SetPriority>
}
 8002660:	bf00      	nop
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ff54 	bl	8002524 <__NVIC_EnableIRQ>
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	e165      	b.n	800296c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	f040 8154 	bne.w	8002966 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d005      	beq.n	80026d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d130      	bne.n	8002738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	2203      	movs	r2, #3
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 0201 	and.w	r2, r3, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b03      	cmp	r3, #3
 8002742:	d017      	beq.n	8002774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d123      	bne.n	80027c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	220f      	movs	r2, #15
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	08da      	lsrs	r2, r3, #3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3208      	adds	r2, #8
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0203 	and.w	r2, r3, #3
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 80ae 	beq.w	8002966 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b5d      	ldr	r3, [pc, #372]	@ (8002984 <HAL_GPIO_Init+0x300>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	4a5c      	ldr	r2, [pc, #368]	@ (8002984 <HAL_GPIO_Init+0x300>)
 8002814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002818:	6453      	str	r3, [r2, #68]	@ 0x44
 800281a:	4b5a      	ldr	r3, [pc, #360]	@ (8002984 <HAL_GPIO_Init+0x300>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002826:	4a58      	ldr	r2, [pc, #352]	@ (8002988 <HAL_GPIO_Init+0x304>)
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	3302      	adds	r3, #2
 800282e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	220f      	movs	r2, #15
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4f      	ldr	r2, [pc, #316]	@ (800298c <HAL_GPIO_Init+0x308>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d025      	beq.n	800289e <HAL_GPIO_Init+0x21a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4e      	ldr	r2, [pc, #312]	@ (8002990 <HAL_GPIO_Init+0x30c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d01f      	beq.n	800289a <HAL_GPIO_Init+0x216>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a4d      	ldr	r2, [pc, #308]	@ (8002994 <HAL_GPIO_Init+0x310>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d019      	beq.n	8002896 <HAL_GPIO_Init+0x212>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a4c      	ldr	r2, [pc, #304]	@ (8002998 <HAL_GPIO_Init+0x314>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d013      	beq.n	8002892 <HAL_GPIO_Init+0x20e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4b      	ldr	r2, [pc, #300]	@ (800299c <HAL_GPIO_Init+0x318>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d00d      	beq.n	800288e <HAL_GPIO_Init+0x20a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4a      	ldr	r2, [pc, #296]	@ (80029a0 <HAL_GPIO_Init+0x31c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d007      	beq.n	800288a <HAL_GPIO_Init+0x206>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a49      	ldr	r2, [pc, #292]	@ (80029a4 <HAL_GPIO_Init+0x320>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d101      	bne.n	8002886 <HAL_GPIO_Init+0x202>
 8002882:	2306      	movs	r3, #6
 8002884:	e00c      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 8002886:	2307      	movs	r3, #7
 8002888:	e00a      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 800288a:	2305      	movs	r3, #5
 800288c:	e008      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 800288e:	2304      	movs	r3, #4
 8002890:	e006      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 8002892:	2303      	movs	r3, #3
 8002894:	e004      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 8002896:	2302      	movs	r3, #2
 8002898:	e002      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <HAL_GPIO_Init+0x21c>
 800289e:	2300      	movs	r3, #0
 80028a0:	69fa      	ldr	r2, [r7, #28]
 80028a2:	f002 0203 	and.w	r2, r2, #3
 80028a6:	0092      	lsls	r2, r2, #2
 80028a8:	4093      	lsls	r3, r2
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b0:	4935      	ldr	r1, [pc, #212]	@ (8002988 <HAL_GPIO_Init+0x304>)
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	3302      	adds	r3, #2
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028be:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028e2:	4a31      	ldr	r2, [pc, #196]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e8:	4b2f      	ldr	r3, [pc, #188]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800290c:	4a26      	ldr	r2, [pc, #152]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002912:	4b25      	ldr	r3, [pc, #148]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	43db      	mvns	r3, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4013      	ands	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002936:	4a1c      	ldr	r2, [pc, #112]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800293c:	4b1a      	ldr	r3, [pc, #104]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002960:	4a11      	ldr	r2, [pc, #68]	@ (80029a8 <HAL_GPIO_Init+0x324>)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	3301      	adds	r3, #1
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	2b0f      	cmp	r3, #15
 8002970:	f67f ae96 	bls.w	80026a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop
 8002978:	3724      	adds	r7, #36	@ 0x24
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800
 8002988:	40013800 	.word	0x40013800
 800298c:	40020000 	.word	0x40020000
 8002990:	40020400 	.word	0x40020400
 8002994:	40020800 	.word	0x40020800
 8002998:	40020c00 	.word	0x40020c00
 800299c:	40021000 	.word	0x40021000
 80029a0:	40021400 	.word	0x40021400
 80029a4:	40021800 	.word	0x40021800
 80029a8:	40013c00 	.word	0x40013c00

080029ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	807b      	strh	r3, [r7, #2]
 80029b8:	4613      	mov	r3, r2
 80029ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029bc:	787b      	ldrb	r3, [r7, #1]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029c2:	887a      	ldrh	r2, [r7, #2]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029c8:	e003      	b.n	80029d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029ca:	887b      	ldrh	r3, [r7, #2]
 80029cc:	041a      	lsls	r2, r3, #16
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	619a      	str	r2, [r3, #24]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	460b      	mov	r3, r1
 80029e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029f0:	887a      	ldrh	r2, [r7, #2]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	4013      	ands	r3, r2
 80029f6:	041a      	lsls	r2, r3, #16
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	43d9      	mvns	r1, r3
 80029fc:	887b      	ldrh	r3, [r7, #2]
 80029fe:	400b      	ands	r3, r1
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	619a      	str	r2, [r3, #24]
}
 8002a06:	bf00      	nop
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
	...

08002a14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a20:	695a      	ldr	r2, [r3, #20]
 8002a22:	88fb      	ldrh	r3, [r7, #6]
 8002a24:	4013      	ands	r3, r2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a2a:	4a05      	ldr	r2, [pc, #20]	@ (8002a40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff f804 	bl	8001a40 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a38:	bf00      	nop
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40013c00 	.word	0x40013c00

08002a44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e12b      	b.n	8002cae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff f99c 	bl	8001da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2224      	movs	r2, #36	@ 0x24
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 0201 	bic.w	r2, r2, #1
 8002a86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002aa8:	f000 ff0a 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 8002aac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	4a81      	ldr	r2, [pc, #516]	@ (8002cb8 <HAL_I2C_Init+0x274>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d807      	bhi.n	8002ac8 <HAL_I2C_Init+0x84>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4a80      	ldr	r2, [pc, #512]	@ (8002cbc <HAL_I2C_Init+0x278>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	bf94      	ite	ls
 8002ac0:	2301      	movls	r3, #1
 8002ac2:	2300      	movhi	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	e006      	b.n	8002ad6 <HAL_I2C_Init+0x92>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4a7d      	ldr	r2, [pc, #500]	@ (8002cc0 <HAL_I2C_Init+0x27c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bf94      	ite	ls
 8002ad0:	2301      	movls	r3, #1
 8002ad2:	2300      	movhi	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e0e7      	b.n	8002cae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4a78      	ldr	r2, [pc, #480]	@ (8002cc4 <HAL_I2C_Init+0x280>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	0c9b      	lsrs	r3, r3, #18
 8002ae8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	4a6a      	ldr	r2, [pc, #424]	@ (8002cb8 <HAL_I2C_Init+0x274>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d802      	bhi.n	8002b18 <HAL_I2C_Init+0xd4>
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	3301      	adds	r3, #1
 8002b16:	e009      	b.n	8002b2c <HAL_I2C_Init+0xe8>
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b1e:	fb02 f303 	mul.w	r3, r2, r3
 8002b22:	4a69      	ldr	r2, [pc, #420]	@ (8002cc8 <HAL_I2C_Init+0x284>)
 8002b24:	fba2 2303 	umull	r2, r3, r2, r3
 8002b28:	099b      	lsrs	r3, r3, #6
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	430b      	orrs	r3, r1
 8002b32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	495c      	ldr	r1, [pc, #368]	@ (8002cb8 <HAL_I2C_Init+0x274>)
 8002b48:	428b      	cmp	r3, r1
 8002b4a:	d819      	bhi.n	8002b80 <HAL_I2C_Init+0x13c>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	1e59      	subs	r1, r3, #1
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b5a:	1c59      	adds	r1, r3, #1
 8002b5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b60:	400b      	ands	r3, r1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00a      	beq.n	8002b7c <HAL_I2C_Init+0x138>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1e59      	subs	r1, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b74:	3301      	adds	r3, #1
 8002b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b7a:	e051      	b.n	8002c20 <HAL_I2C_Init+0x1dc>
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	e04f      	b.n	8002c20 <HAL_I2C_Init+0x1dc>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d111      	bne.n	8002bac <HAL_I2C_Init+0x168>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1e58      	subs	r0, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6859      	ldr	r1, [r3, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	440b      	add	r3, r1
 8002b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	e012      	b.n	8002bd2 <HAL_I2C_Init+0x18e>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1e58      	subs	r0, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	0099      	lsls	r1, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_I2C_Init+0x196>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e022      	b.n	8002c20 <HAL_I2C_Init+0x1dc>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10e      	bne.n	8002c00 <HAL_I2C_Init+0x1bc>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1e58      	subs	r0, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6859      	ldr	r1, [r3, #4]
 8002bea:	460b      	mov	r3, r1
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	440b      	add	r3, r1
 8002bf0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bfe:	e00f      	b.n	8002c20 <HAL_I2C_Init+0x1dc>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	1e58      	subs	r0, r3, #1
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6859      	ldr	r1, [r3, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	0099      	lsls	r1, r3, #2
 8002c10:	440b      	add	r3, r1
 8002c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c16:	3301      	adds	r3, #1
 8002c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c20:	6879      	ldr	r1, [r7, #4]
 8002c22:	6809      	ldr	r1, [r1, #0]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6911      	ldr	r1, [r2, #16]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	68d2      	ldr	r2, [r2, #12]
 8002c5a:	4311      	orrs	r1, r2
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	430b      	orrs	r3, r1
 8002c62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695a      	ldr	r2, [r3, #20]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	000186a0 	.word	0x000186a0
 8002cbc:	001e847f 	.word	0x001e847f
 8002cc0:	003d08ff 	.word	0x003d08ff
 8002cc4:	431bde83 	.word	0x431bde83
 8002cc8:	10624dd3 	.word	0x10624dd3

08002ccc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08c      	sub	sp, #48	@ 0x30
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	4608      	mov	r0, r1
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4603      	mov	r3, r0
 8002cdc:	817b      	strh	r3, [r7, #10]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	813b      	strh	r3, [r7, #8]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce6:	f7ff fbdf 	bl	80024a8 <HAL_GetTick>
 8002cea:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	f040 8214 	bne.w	8003122 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	2319      	movs	r3, #25
 8002d00:	2201      	movs	r2, #1
 8002d02:	497b      	ldr	r1, [pc, #492]	@ (8002ef0 <HAL_I2C_Mem_Read+0x224>)
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 fafb 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002d10:	2302      	movs	r3, #2
 8002d12:	e207      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <HAL_I2C_Mem_Read+0x56>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e200      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d007      	beq.n	8002d48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2222      	movs	r2, #34	@ 0x22
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2240      	movs	r2, #64	@ 0x40
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4a5b      	ldr	r2, [pc, #364]	@ (8002ef4 <HAL_I2C_Mem_Read+0x228>)
 8002d88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d8a:	88f8      	ldrh	r0, [r7, #6]
 8002d8c:	893a      	ldrh	r2, [r7, #8]
 8002d8e:	8979      	ldrh	r1, [r7, #10]
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	9301      	str	r3, [sp, #4]
 8002d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	4603      	mov	r3, r0
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 f9c8 	bl	8003130 <I2C_RequestMemoryRead>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e1bc      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d113      	bne.n	8002dda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002db2:	2300      	movs	r3, #0
 8002db4:	623b      	str	r3, [r7, #32]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	623b      	str	r3, [r7, #32]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	623b      	str	r3, [r7, #32]
 8002dc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	e190      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d11b      	bne.n	8002e1a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002df0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002df2:	2300      	movs	r3, #0
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e170      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d11b      	bne.n	8002e5a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	61bb      	str	r3, [r7, #24]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	61bb      	str	r3, [r7, #24]
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	e150      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e70:	e144      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	f200 80f1 	bhi.w	800305e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d123      	bne.n	8002ecc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 fb9b 	bl	80035c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e145      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002eca:	e117      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d14e      	bne.n	8002f72 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eda:	2200      	movs	r2, #0
 8002edc:	4906      	ldr	r1, [pc, #24]	@ (8002ef8 <HAL_I2C_Mem_Read+0x22c>)
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 fa0e 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e11a      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
 8002eee:	bf00      	nop
 8002ef0:	00100002 	.word	0x00100002
 8002ef4:	ffff0000 	.word	0xffff0000
 8002ef8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691a      	ldr	r2, [r3, #16]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	691a      	ldr	r2, [r3, #16]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	b29a      	uxth	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f70:	e0c4      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f78:	2200      	movs	r2, #0
 8002f7a:	496c      	ldr	r1, [pc, #432]	@ (800312c <HAL_I2C_Mem_Read+0x460>)
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f9bf 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0cb      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	4955      	ldr	r1, [pc, #340]	@ (800312c <HAL_I2C_Mem_Read+0x460>)
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 f991 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e09d      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	691a      	ldr	r2, [r3, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003020:	b29b      	uxth	r3, r3
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	1c5a      	adds	r2, r3, #1
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800305c:	e04e      	b.n	80030fc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800305e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003060:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 faae 	bl	80035c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e058      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308e:	3b01      	subs	r3, #1
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	f003 0304 	and.w	r3, r3, #4
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	d124      	bne.n	80030fc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b6:	2b03      	cmp	r3, #3
 80030b8:	d107      	bne.n	80030ca <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030c8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	691a      	ldr	r2, [r3, #16]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	b2d2      	uxtb	r2, r2
 80030d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	3b01      	subs	r3, #1
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003100:	2b00      	cmp	r3, #0
 8003102:	f47f aeb6 	bne.w	8002e72 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	e000      	b.n	8003124 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003122:	2302      	movs	r3, #2
  }
}
 8003124:	4618      	mov	r0, r3
 8003126:	3728      	adds	r7, #40	@ 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	00010004 	.word	0x00010004

08003130 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af02      	add	r7, sp, #8
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	4608      	mov	r0, r1
 800313a:	4611      	mov	r1, r2
 800313c:	461a      	mov	r2, r3
 800313e:	4603      	mov	r3, r0
 8003140:	817b      	strh	r3, [r7, #10]
 8003142:	460b      	mov	r3, r1
 8003144:	813b      	strh	r3, [r7, #8]
 8003146:	4613      	mov	r3, r2
 8003148:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003158:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003168:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	2200      	movs	r2, #0
 8003172:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f8c2 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00d      	beq.n	800319e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800318c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003190:	d103      	bne.n	800319a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003198:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e0aa      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800319e:	897b      	ldrh	r3, [r7, #10]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80031ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b0:	6a3a      	ldr	r2, [r7, #32]
 80031b2:	4952      	ldr	r1, [pc, #328]	@ (80032fc <I2C_RequestMemoryRead+0x1cc>)
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 f91d 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e097      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031dc:	6a39      	ldr	r1, [r7, #32]
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 f9a8 	bl	8003534 <I2C_WaitOnTXEFlagUntilTimeout>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00d      	beq.n	8003206 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d107      	bne.n	8003202 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003200:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e076      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d105      	bne.n	8003218 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800320c:	893b      	ldrh	r3, [r7, #8]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e021      	b.n	800325c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003218:	893b      	ldrh	r3, [r7, #8]
 800321a:	0a1b      	lsrs	r3, r3, #8
 800321c:	b29b      	uxth	r3, r3
 800321e:	b2da      	uxtb	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003228:	6a39      	ldr	r1, [r7, #32]
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 f982 	bl	8003534 <I2C_WaitOnTXEFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00d      	beq.n	8003252 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	2b04      	cmp	r3, #4
 800323c:	d107      	bne.n	800324e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800324c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e050      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003252:	893b      	ldrh	r3, [r7, #8]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800325c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800325e:	6a39      	ldr	r1, [r7, #32]
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 f967 	bl	8003534 <I2C_WaitOnTXEFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00d      	beq.n	8003288 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	2b04      	cmp	r3, #4
 8003272:	d107      	bne.n	8003284 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e035      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003296:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	2200      	movs	r2, #0
 80032a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f82b 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00d      	beq.n	80032cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032be:	d103      	bne.n	80032c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e013      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80032cc:	897b      	ldrh	r3, [r7, #10]
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032de:	6a3a      	ldr	r2, [r7, #32]
 80032e0:	4906      	ldr	r1, [pc, #24]	@ (80032fc <I2C_RequestMemoryRead+0x1cc>)
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f886 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	00010002 	.word	0x00010002

08003300 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	4613      	mov	r3, r2
 800330e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003310:	e048      	b.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003318:	d044      	beq.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331a:	f7ff f8c5 	bl	80024a8 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d302      	bcc.n	8003330 <I2C_WaitOnFlagUntilTimeout+0x30>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d139      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	0c1b      	lsrs	r3, r3, #16
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b01      	cmp	r3, #1
 8003338:	d10d      	bne.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x56>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	43da      	mvns	r2, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	4013      	ands	r3, r2
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf0c      	ite	eq
 800334c:	2301      	moveq	r3, #1
 800334e:	2300      	movne	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	e00c      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	43da      	mvns	r2, r3
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	4013      	ands	r3, r2
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	429a      	cmp	r2, r3
 8003374:	d116      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e023      	b.n	80033ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	0c1b      	lsrs	r3, r3, #16
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d10d      	bne.n	80033ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	4013      	ands	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf0c      	ite	eq
 80033c0:	2301      	moveq	r3, #1
 80033c2:	2300      	movne	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	461a      	mov	r2, r3
 80033c8:	e00c      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	43da      	mvns	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	4013      	ands	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d093      	beq.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003402:	e071      	b.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800340e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003412:	d123      	bne.n	800345c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800342c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	f043 0204 	orr.w	r2, r3, #4
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e067      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003462:	d041      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003464:	f7ff f820 	bl	80024a8 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	d302      	bcc.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d136      	bne.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b01      	cmp	r3, #1
 8003482:	d10c      	bne.n	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf14      	ite	ne
 8003496:	2301      	movne	r3, #1
 8003498:	2300      	moveq	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	e00b      	b.n	80034b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	43da      	mvns	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	4013      	ands	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e021      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	0c1b      	lsrs	r3, r3, #16
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10c      	bne.n	800350c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	43da      	mvns	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4013      	ands	r3, r2
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf14      	ite	ne
 8003504:	2301      	movne	r3, #1
 8003506:	2300      	moveq	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e00b      	b.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	43da      	mvns	r2, r3
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4013      	ands	r3, r2
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	bf14      	ite	ne
 800351e:	2301      	movne	r3, #1
 8003520:	2300      	moveq	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	f47f af6d 	bne.w	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003540:	e034      	b.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f89b 	bl	800367e <I2C_IsAcknowledgeFailed>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e034      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003558:	d028      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355a:	f7fe ffa5 	bl	80024a8 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d11d      	bne.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b80      	cmp	r3, #128	@ 0x80
 800357c:	d016      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e007      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b6:	2b80      	cmp	r3, #128	@ 0x80
 80035b8:	d1c3      	bne.n	8003542 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035d0:	e049      	b.n	8003666 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0310 	and.w	r3, r3, #16
 80035dc:	2b10      	cmp	r3, #16
 80035de:	d119      	bne.n	8003614 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0210 	mvn.w	r2, #16
 80035e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e030      	b.n	8003676 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003614:	f7fe ff48 	bl	80024a8 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	429a      	cmp	r2, r3
 8003622:	d302      	bcc.n	800362a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d11d      	bne.n	8003666 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003634:	2b40      	cmp	r3, #64	@ 0x40
 8003636:	d016      	beq.n	8003666 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2220      	movs	r2, #32
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	f043 0220 	orr.w	r2, r3, #32
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e007      	b.n	8003676 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	d1ae      	bne.n	80035d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003694:	d11b      	bne.n	80036ce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800369e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2220      	movs	r2, #32
 80036aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ba:	f043 0204 	orr.w	r2, r3, #4
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0cc      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036f0:	4b68      	ldr	r3, [pc, #416]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d90c      	bls.n	8003718 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fe:	4b65      	ldr	r3, [pc, #404]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003706:	4b63      	ldr	r3, [pc, #396]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d001      	beq.n	8003718 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e0b8      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d020      	beq.n	8003766 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003730:	4b59      	ldr	r3, [pc, #356]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	4a58      	ldr	r2, [pc, #352]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800373a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0308 	and.w	r3, r3, #8
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003748:	4b53      	ldr	r3, [pc, #332]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	4a52      	ldr	r2, [pc, #328]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003752:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003754:	4b50      	ldr	r3, [pc, #320]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	494d      	ldr	r1, [pc, #308]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	4313      	orrs	r3, r2
 8003764:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d044      	beq.n	80037fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d107      	bne.n	800378a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377a:	4b47      	ldr	r3, [pc, #284]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d119      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e07f      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d003      	beq.n	800379a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003796:	2b03      	cmp	r3, #3
 8003798:	d107      	bne.n	80037aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800379a:	4b3f      	ldr	r3, [pc, #252]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e06f      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e067      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ba:	4b37      	ldr	r3, [pc, #220]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f023 0203 	bic.w	r2, r3, #3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	4934      	ldr	r1, [pc, #208]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037cc:	f7fe fe6c 	bl	80024a8 <HAL_GetTick>
 80037d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d2:	e00a      	b.n	80037ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037d4:	f7fe fe68 	bl	80024a8 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e04f      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 020c 	and.w	r2, r3, #12
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d1eb      	bne.n	80037d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037fc:	4b25      	ldr	r3, [pc, #148]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d20c      	bcs.n	8003824 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380a:	4b22      	ldr	r3, [pc, #136]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003812:	4b20      	ldr	r3, [pc, #128]	@ (8003894 <HAL_RCC_ClockConfig+0x1b8>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d001      	beq.n	8003824 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e032      	b.n	800388a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0304 	and.w	r3, r3, #4
 800382c:	2b00      	cmp	r3, #0
 800382e:	d008      	beq.n	8003842 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003830:	4b19      	ldr	r3, [pc, #100]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	4916      	ldr	r1, [pc, #88]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	4313      	orrs	r3, r2
 8003840:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	2b00      	cmp	r3, #0
 800384c:	d009      	beq.n	8003862 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800384e:	4b12      	ldr	r3, [pc, #72]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	490e      	ldr	r1, [pc, #56]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	4313      	orrs	r3, r2
 8003860:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003862:	f000 f873 	bl	800394c <HAL_RCC_GetSysClockFreq>
 8003866:	4602      	mov	r2, r0
 8003868:	4b0b      	ldr	r3, [pc, #44]	@ (8003898 <HAL_RCC_ClockConfig+0x1bc>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	091b      	lsrs	r3, r3, #4
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	490a      	ldr	r1, [pc, #40]	@ (800389c <HAL_RCC_ClockConfig+0x1c0>)
 8003874:	5ccb      	ldrb	r3, [r1, r3]
 8003876:	fa22 f303 	lsr.w	r3, r2, r3
 800387a:	4a09      	ldr	r2, [pc, #36]	@ (80038a0 <HAL_RCC_ClockConfig+0x1c4>)
 800387c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800387e:	4b09      	ldr	r3, [pc, #36]	@ (80038a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7fe fb8a 	bl	8001f9c <HAL_InitTick>

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40023c00 	.word	0x40023c00
 8003898:	40023800 	.word	0x40023800
 800389c:	0800c6a0 	.word	0x0800c6a0
 80038a0:	20000038 	.word	0x20000038
 80038a4:	2000003c 	.word	0x2000003c

080038a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038ac:	4b03      	ldr	r3, [pc, #12]	@ (80038bc <HAL_RCC_GetHCLKFreq+0x14>)
 80038ae:	681b      	ldr	r3, [r3, #0]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000038 	.word	0x20000038

080038c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c4:	f7ff fff0 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 80038c8:	4602      	mov	r2, r0
 80038ca:	4b05      	ldr	r3, [pc, #20]	@ (80038e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	0a9b      	lsrs	r3, r3, #10
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	4903      	ldr	r1, [pc, #12]	@ (80038e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038d6:	5ccb      	ldrb	r3, [r1, r3]
 80038d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038dc:	4618      	mov	r0, r3
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40023800 	.word	0x40023800
 80038e4:	0800c6b0 	.word	0x0800c6b0

080038e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	220f      	movs	r2, #15
 80038f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80038f8:	4b12      	ldr	r3, [pc, #72]	@ (8003944 <HAL_RCC_GetClockConfig+0x5c>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 0203 	and.w	r2, r3, #3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003904:	4b0f      	ldr	r3, [pc, #60]	@ (8003944 <HAL_RCC_GetClockConfig+0x5c>)
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <HAL_RCC_GetClockConfig+0x5c>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800391c:	4b09      	ldr	r3, [pc, #36]	@ (8003944 <HAL_RCC_GetClockConfig+0x5c>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	08db      	lsrs	r3, r3, #3
 8003922:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800392a:	4b07      	ldr	r3, [pc, #28]	@ (8003948 <HAL_RCC_GetClockConfig+0x60>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 020f 	and.w	r2, r3, #15
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	601a      	str	r2, [r3, #0]
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40023800 	.word	0x40023800
 8003948:	40023c00 	.word	0x40023c00

0800394c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800394c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003950:	b0a6      	sub	sp, #152	@ 0x98
 8003952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003972:	4bc8      	ldr	r3, [pc, #800]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 030c 	and.w	r3, r3, #12
 800397a:	2b0c      	cmp	r3, #12
 800397c:	f200 817e 	bhi.w	8003c7c <HAL_RCC_GetSysClockFreq+0x330>
 8003980:	a201      	add	r2, pc, #4	@ (adr r2, 8003988 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003986:	bf00      	nop
 8003988:	080039bd 	.word	0x080039bd
 800398c:	08003c7d 	.word	0x08003c7d
 8003990:	08003c7d 	.word	0x08003c7d
 8003994:	08003c7d 	.word	0x08003c7d
 8003998:	080039c5 	.word	0x080039c5
 800399c:	08003c7d 	.word	0x08003c7d
 80039a0:	08003c7d 	.word	0x08003c7d
 80039a4:	08003c7d 	.word	0x08003c7d
 80039a8:	080039cd 	.word	0x080039cd
 80039ac:	08003c7d 	.word	0x08003c7d
 80039b0:	08003c7d 	.word	0x08003c7d
 80039b4:	08003c7d 	.word	0x08003c7d
 80039b8:	08003b37 	.word	0x08003b37
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039bc:	4bb6      	ldr	r3, [pc, #728]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x34c>)
 80039be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80039c2:	e15f      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039c4:	4bb5      	ldr	r3, [pc, #724]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x350>)
 80039c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80039ca:	e15b      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039cc:	4bb1      	ldr	r3, [pc, #708]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039d8:	4bae      	ldr	r3, [pc, #696]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d031      	beq.n	8003a48 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e4:	4bab      	ldr	r3, [pc, #684]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	099b      	lsrs	r3, r3, #6
 80039ea:	2200      	movs	r2, #0
 80039ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80039f8:	2300      	movs	r3, #0
 80039fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80039fc:	4ba7      	ldr	r3, [pc, #668]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x350>)
 80039fe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a02:	462a      	mov	r2, r5
 8003a04:	fb03 f202 	mul.w	r2, r3, r2
 8003a08:	2300      	movs	r3, #0
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	fb01 f303 	mul.w	r3, r1, r3
 8003a10:	4413      	add	r3, r2
 8003a12:	4aa2      	ldr	r2, [pc, #648]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x350>)
 8003a14:	4621      	mov	r1, r4
 8003a16:	fba1 1202 	umull	r1, r2, r1, r2
 8003a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a1c:	460a      	mov	r2, r1
 8003a1e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003a20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003a22:	4413      	add	r3, r2
 8003a24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a2e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003a30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a34:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003a38:	f7fd f8da 	bl	8000bf0 <__aeabi_uldivmod>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4613      	mov	r3, r2
 8003a42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a46:	e064      	b.n	8003b12 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a48:	4b92      	ldr	r3, [pc, #584]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	099b      	lsrs	r3, r3, #6
 8003a4e:	2200      	movs	r2, #0
 8003a50:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a52:	657a      	str	r2, [r7, #84]	@ 0x54
 8003a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a60:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003a64:	4622      	mov	r2, r4
 8003a66:	462b      	mov	r3, r5
 8003a68:	f04f 0000 	mov.w	r0, #0
 8003a6c:	f04f 0100 	mov.w	r1, #0
 8003a70:	0159      	lsls	r1, r3, #5
 8003a72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a76:	0150      	lsls	r0, r2, #5
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	1a51      	subs	r1, r2, r1
 8003a80:	6139      	str	r1, [r7, #16]
 8003a82:	4629      	mov	r1, r5
 8003a84:	eb63 0301 	sbc.w	r3, r3, r1
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	f04f 0200 	mov.w	r2, #0
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a96:	4659      	mov	r1, fp
 8003a98:	018b      	lsls	r3, r1, #6
 8003a9a:	4651      	mov	r1, sl
 8003a9c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aa0:	4651      	mov	r1, sl
 8003aa2:	018a      	lsls	r2, r1, #6
 8003aa4:	4651      	mov	r1, sl
 8003aa6:	ebb2 0801 	subs.w	r8, r2, r1
 8003aaa:	4659      	mov	r1, fp
 8003aac:	eb63 0901 	sbc.w	r9, r3, r1
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	f04f 0300 	mov.w	r3, #0
 8003ab8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003abc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ac0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ac4:	4690      	mov	r8, r2
 8003ac6:	4699      	mov	r9, r3
 8003ac8:	4623      	mov	r3, r4
 8003aca:	eb18 0303 	adds.w	r3, r8, r3
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	462b      	mov	r3, r5
 8003ad2:	eb49 0303 	adc.w	r3, r9, r3
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	f04f 0200 	mov.w	r2, #0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ae4:	4629      	mov	r1, r5
 8003ae6:	028b      	lsls	r3, r1, #10
 8003ae8:	4621      	mov	r1, r4
 8003aea:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003aee:	4621      	mov	r1, r4
 8003af0:	028a      	lsls	r2, r1, #10
 8003af2:	4610      	mov	r0, r2
 8003af4:	4619      	mov	r1, r3
 8003af6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003afa:	2200      	movs	r2, #0
 8003afc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003afe:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b00:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b04:	f7fd f874 	bl	8000bf0 <__aeabi_uldivmod>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b12:	4b60      	ldr	r3, [pc, #384]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	0c1b      	lsrs	r3, r3, #16
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003b24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b34:	e0a6      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b36:	4b57      	ldr	r3, [pc, #348]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b42:	4b54      	ldr	r3, [pc, #336]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d02a      	beq.n	8003ba4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4e:	4b51      	ldr	r3, [pc, #324]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	2200      	movs	r2, #0
 8003b56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b58:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b60:	2100      	movs	r1, #0
 8003b62:	4b4e      	ldr	r3, [pc, #312]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x350>)
 8003b64:	fb03 f201 	mul.w	r2, r3, r1
 8003b68:	2300      	movs	r3, #0
 8003b6a:	fb00 f303 	mul.w	r3, r0, r3
 8003b6e:	4413      	add	r3, r2
 8003b70:	4a4a      	ldr	r2, [pc, #296]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x350>)
 8003b72:	fba0 1202 	umull	r1, r2, r0, r2
 8003b76:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b78:	460a      	mov	r2, r1
 8003b7a:	673a      	str	r2, [r7, #112]	@ 0x70
 8003b7c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003b7e:	4413      	add	r3, r2
 8003b80:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b86:	2200      	movs	r2, #0
 8003b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b8a:	637a      	str	r2, [r7, #52]	@ 0x34
 8003b8c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003b90:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003b94:	f7fd f82c 	bl	8000bf0 <__aeabi_uldivmod>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ba2:	e05b      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	099b      	lsrs	r3, r3, #6
 8003baa:	2200      	movs	r2, #0
 8003bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bb6:	623b      	str	r3, [r7, #32]
 8003bb8:	2300      	movs	r3, #0
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bc0:	4642      	mov	r2, r8
 8003bc2:	464b      	mov	r3, r9
 8003bc4:	f04f 0000 	mov.w	r0, #0
 8003bc8:	f04f 0100 	mov.w	r1, #0
 8003bcc:	0159      	lsls	r1, r3, #5
 8003bce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bd2:	0150      	lsls	r0, r2, #5
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4641      	mov	r1, r8
 8003bda:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bde:	4649      	mov	r1, r9
 8003be0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bf8:	ebb2 040a 	subs.w	r4, r2, sl
 8003bfc:	eb63 050b 	sbc.w	r5, r3, fp
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	00eb      	lsls	r3, r5, #3
 8003c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c0e:	00e2      	lsls	r2, r4, #3
 8003c10:	4614      	mov	r4, r2
 8003c12:	461d      	mov	r5, r3
 8003c14:	4643      	mov	r3, r8
 8003c16:	18e3      	adds	r3, r4, r3
 8003c18:	603b      	str	r3, [r7, #0]
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	eb45 0303 	adc.w	r3, r5, r3
 8003c20:	607b      	str	r3, [r7, #4]
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c2e:	4629      	mov	r1, r5
 8003c30:	028b      	lsls	r3, r1, #10
 8003c32:	4621      	mov	r1, r4
 8003c34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c38:	4621      	mov	r1, r4
 8003c3a:	028a      	lsls	r2, r1, #10
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c44:	2200      	movs	r2, #0
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	61fa      	str	r2, [r7, #28]
 8003c4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c4e:	f7fc ffcf 	bl	8000bf0 <__aeabi_uldivmod>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4613      	mov	r3, r2
 8003c58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c94 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	0f1b      	lsrs	r3, r3, #28
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003c6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003c7a:	e003      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c7c:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003c82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3798      	adds	r7, #152	@ 0x98
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c92:	bf00      	nop
 8003c94:	40023800 	.word	0x40023800
 8003c98:	00f42400 	.word	0x00f42400
 8003c9c:	017d7840 	.word	0x017d7840

08003ca0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e28d      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8083 	beq.w	8003dc6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003cc0:	4b94      	ldr	r3, [pc, #592]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b04      	cmp	r3, #4
 8003cca:	d019      	beq.n	8003d00 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ccc:	4b91      	ldr	r3, [pc, #580]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 030c 	and.w	r3, r3, #12
        || \
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d106      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003cd8:	4b8e      	ldr	r3, [pc, #568]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ce4:	d00c      	beq.n	8003d00 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ce6:	4b8b      	ldr	r3, [pc, #556]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003cee:	2b0c      	cmp	r3, #12
 8003cf0:	d112      	bne.n	8003d18 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cf2:	4b88      	ldr	r3, [pc, #544]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cfe:	d10b      	bne.n	8003d18 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d00:	4b84      	ldr	r3, [pc, #528]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d05b      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x124>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d157      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e25a      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d20:	d106      	bne.n	8003d30 <HAL_RCC_OscConfig+0x90>
 8003d22:	4b7c      	ldr	r3, [pc, #496]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a7b      	ldr	r2, [pc, #492]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	e01d      	b.n	8003d6c <HAL_RCC_OscConfig+0xcc>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d38:	d10c      	bne.n	8003d54 <HAL_RCC_OscConfig+0xb4>
 8003d3a:	4b76      	ldr	r3, [pc, #472]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a75      	ldr	r2, [pc, #468]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	4b73      	ldr	r3, [pc, #460]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a72      	ldr	r2, [pc, #456]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	e00b      	b.n	8003d6c <HAL_RCC_OscConfig+0xcc>
 8003d54:	4b6f      	ldr	r3, [pc, #444]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a6e      	ldr	r2, [pc, #440]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	4b6c      	ldr	r3, [pc, #432]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a6b      	ldr	r2, [pc, #428]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d013      	beq.n	8003d9c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fe fb98 	bl	80024a8 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d7c:	f7fe fb94 	bl	80024a8 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b64      	cmp	r3, #100	@ 0x64
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e21f      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8e:	4b61      	ldr	r3, [pc, #388]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0xdc>
 8003d9a:	e014      	b.n	8003dc6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9c:	f7fe fb84 	bl	80024a8 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da4:	f7fe fb80 	bl	80024a8 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b64      	cmp	r3, #100	@ 0x64
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e20b      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003db6:	4b57      	ldr	r3, [pc, #348]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f0      	bne.n	8003da4 <HAL_RCC_OscConfig+0x104>
 8003dc2:	e000      	b.n	8003dc6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d06f      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dd2:	4b50      	ldr	r3, [pc, #320]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d017      	beq.n	8003e0e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dde:	4b4d      	ldr	r3, [pc, #308]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 030c 	and.w	r3, r3, #12
        || \
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d105      	bne.n	8003df6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dea:	4b4a      	ldr	r3, [pc, #296]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00b      	beq.n	8003e0e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003df6:	4b47      	ldr	r3, [pc, #284]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dfe:	2b0c      	cmp	r3, #12
 8003e00:	d11c      	bne.n	8003e3c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e02:	4b44      	ldr	r3, [pc, #272]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d116      	bne.n	8003e3c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e0e:	4b41      	ldr	r3, [pc, #260]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0302 	and.w	r3, r3, #2
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d005      	beq.n	8003e26 <HAL_RCC_OscConfig+0x186>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d001      	beq.n	8003e26 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e1d3      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e26:	4b3b      	ldr	r3, [pc, #236]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	4937      	ldr	r1, [pc, #220]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3a:	e03a      	b.n	8003eb2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d020      	beq.n	8003e86 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e44:	4b34      	ldr	r3, [pc, #208]	@ (8003f18 <HAL_RCC_OscConfig+0x278>)
 8003e46:	2201      	movs	r2, #1
 8003e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4a:	f7fe fb2d 	bl	80024a8 <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e52:	f7fe fb29 	bl	80024a8 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e1b4      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e64:	4b2b      	ldr	r3, [pc, #172]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0f0      	beq.n	8003e52 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e70:	4b28      	ldr	r3, [pc, #160]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	4925      	ldr	r1, [pc, #148]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	600b      	str	r3, [r1, #0]
 8003e84:	e015      	b.n	8003eb2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e86:	4b24      	ldr	r3, [pc, #144]	@ (8003f18 <HAL_RCC_OscConfig+0x278>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8c:	f7fe fb0c 	bl	80024a8 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e94:	f7fe fb08 	bl	80024a8 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e193      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0308 	and.w	r3, r3, #8
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d036      	beq.n	8003f2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d016      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ec6:	4b15      	ldr	r3, [pc, #84]	@ (8003f1c <HAL_RCC_OscConfig+0x27c>)
 8003ec8:	2201      	movs	r2, #1
 8003eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ecc:	f7fe faec 	bl	80024a8 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed4:	f7fe fae8 	bl	80024a8 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e173      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f14 <HAL_RCC_OscConfig+0x274>)
 8003ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d0f0      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x234>
 8003ef2:	e01b      	b.n	8003f2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef4:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <HAL_RCC_OscConfig+0x27c>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efa:	f7fe fad5 	bl	80024a8 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f00:	e00e      	b.n	8003f20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f02:	f7fe fad1 	bl	80024a8 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d907      	bls.n	8003f20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e15c      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
 8003f14:	40023800 	.word	0x40023800
 8003f18:	42470000 	.word	0x42470000
 8003f1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f20:	4b8a      	ldr	r3, [pc, #552]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1ea      	bne.n	8003f02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f000 8097 	beq.w	8004068 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f3e:	4b83      	ldr	r3, [pc, #524]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10f      	bne.n	8003f6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	4b7f      	ldr	r3, [pc, #508]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	4a7e      	ldr	r2, [pc, #504]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003f54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f5a:	4b7c      	ldr	r3, [pc, #496]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f62:	60bb      	str	r3, [r7, #8]
 8003f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f66:	2301      	movs	r3, #1
 8003f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6a:	4b79      	ldr	r3, [pc, #484]	@ (8004150 <HAL_RCC_OscConfig+0x4b0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d118      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f76:	4b76      	ldr	r3, [pc, #472]	@ (8004150 <HAL_RCC_OscConfig+0x4b0>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a75      	ldr	r2, [pc, #468]	@ (8004150 <HAL_RCC_OscConfig+0x4b0>)
 8003f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f82:	f7fe fa91 	bl	80024a8 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f88:	e008      	b.n	8003f9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8a:	f7fe fa8d 	bl	80024a8 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e118      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f9c:	4b6c      	ldr	r3, [pc, #432]	@ (8004150 <HAL_RCC_OscConfig+0x4b0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f0      	beq.n	8003f8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d106      	bne.n	8003fbe <HAL_RCC_OscConfig+0x31e>
 8003fb0:	4b66      	ldr	r3, [pc, #408]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb4:	4a65      	ldr	r2, [pc, #404]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fb6:	f043 0301 	orr.w	r3, r3, #1
 8003fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fbc:	e01c      	b.n	8003ff8 <HAL_RCC_OscConfig+0x358>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b05      	cmp	r3, #5
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x340>
 8003fc6:	4b61      	ldr	r3, [pc, #388]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fca:	4a60      	ldr	r2, [pc, #384]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fcc:	f043 0304 	orr.w	r3, r3, #4
 8003fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd2:	4b5e      	ldr	r3, [pc, #376]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd6:	4a5d      	ldr	r2, [pc, #372]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fde:	e00b      	b.n	8003ff8 <HAL_RCC_OscConfig+0x358>
 8003fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe4:	4a59      	ldr	r2, [pc, #356]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fe6:	f023 0301 	bic.w	r3, r3, #1
 8003fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fec:	4b57      	ldr	r3, [pc, #348]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff0:	4a56      	ldr	r2, [pc, #344]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8003ff2:	f023 0304 	bic.w	r3, r3, #4
 8003ff6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d015      	beq.n	800402c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004000:	f7fe fa52 	bl	80024a8 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004006:	e00a      	b.n	800401e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004008:	f7fe fa4e 	bl	80024a8 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e0d7      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401e:	4b4b      	ldr	r3, [pc, #300]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8004020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0ee      	beq.n	8004008 <HAL_RCC_OscConfig+0x368>
 800402a:	e014      	b.n	8004056 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402c:	f7fe fa3c 	bl	80024a8 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004032:	e00a      	b.n	800404a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004034:	f7fe fa38 	bl	80024a8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004042:	4293      	cmp	r3, r2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e0c1      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404a:	4b40      	ldr	r3, [pc, #256]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 800404c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1ee      	bne.n	8004034 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004056:	7dfb      	ldrb	r3, [r7, #23]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d105      	bne.n	8004068 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800405c:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	4a3a      	ldr	r2, [pc, #232]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8004062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004066:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80ad 	beq.w	80041cc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004072:	4b36      	ldr	r3, [pc, #216]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f003 030c 	and.w	r3, r3, #12
 800407a:	2b08      	cmp	r3, #8
 800407c:	d060      	beq.n	8004140 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d145      	bne.n	8004112 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004086:	4b33      	ldr	r3, [pc, #204]	@ (8004154 <HAL_RCC_OscConfig+0x4b4>)
 8004088:	2200      	movs	r2, #0
 800408a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7fe fa0c 	bl	80024a8 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004094:	f7fe fa08 	bl	80024a8 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e093      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a6:	4b29      	ldr	r3, [pc, #164]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1f0      	bne.n	8004094 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	69da      	ldr	r2, [r3, #28]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c0:	019b      	lsls	r3, r3, #6
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	085b      	lsrs	r3, r3, #1
 80040ca:	3b01      	subs	r3, #1
 80040cc:	041b      	lsls	r3, r3, #16
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	061b      	lsls	r3, r3, #24
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040dc:	071b      	lsls	r3, r3, #28
 80040de:	491b      	ldr	r1, [pc, #108]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004154 <HAL_RCC_OscConfig+0x4b4>)
 80040e6:	2201      	movs	r2, #1
 80040e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7fe f9dd 	bl	80024a8 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f2:	f7fe f9d9 	bl	80024a8 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e064      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004104:	4b11      	ldr	r3, [pc, #68]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0f0      	beq.n	80040f2 <HAL_RCC_OscConfig+0x452>
 8004110:	e05c      	b.n	80041cc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004112:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <HAL_RCC_OscConfig+0x4b4>)
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004118:	f7fe f9c6 	bl	80024a8 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004120:	f7fe f9c2 	bl	80024a8 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e04d      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004132:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_RCC_OscConfig+0x4ac>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f0      	bne.n	8004120 <HAL_RCC_OscConfig+0x480>
 800413e:	e045      	b.n	80041cc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d107      	bne.n	8004158 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e040      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
 800414c:	40023800 	.word	0x40023800
 8004150:	40007000 	.word	0x40007000
 8004154:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004158:	4b1f      	ldr	r3, [pc, #124]	@ (80041d8 <HAL_RCC_OscConfig+0x538>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d030      	beq.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004170:	429a      	cmp	r2, r3
 8004172:	d129      	bne.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417e:	429a      	cmp	r2, r3
 8004180:	d122      	bne.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004188:	4013      	ands	r3, r2
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800418e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004190:	4293      	cmp	r3, r2
 8004192:	d119      	bne.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419e:	085b      	lsrs	r3, r3, #1
 80041a0:	3b01      	subs	r3, #1
 80041a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d10f      	bne.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d107      	bne.n	80041c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d001      	beq.n	80041cc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40023800 	.word	0x40023800

080041dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d101      	bne.n	80041ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e041      	b.n	8004272 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d106      	bne.n	8004208 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fd fe6e 	bl	8001ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3304      	adds	r3, #4
 8004218:	4619      	mov	r1, r3
 800421a:	4610      	mov	r0, r2
 800421c:	f000 fc62 	bl	8004ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b01      	cmp	r3, #1
 800428e:	d001      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e04e      	b.n	8004332 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68da      	ldr	r2, [r3, #12]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a23      	ldr	r2, [pc, #140]	@ (8004340 <HAL_TIM_Base_Start_IT+0xc4>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d022      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042be:	d01d      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004344 <HAL_TIM_Base_Start_IT+0xc8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d018      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a1e      	ldr	r2, [pc, #120]	@ (8004348 <HAL_TIM_Base_Start_IT+0xcc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d013      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a1c      	ldr	r2, [pc, #112]	@ (800434c <HAL_TIM_Base_Start_IT+0xd0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d00e      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004350 <HAL_TIM_Base_Start_IT+0xd4>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d009      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a19      	ldr	r2, [pc, #100]	@ (8004354 <HAL_TIM_Base_Start_IT+0xd8>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d004      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x80>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a18      	ldr	r2, [pc, #96]	@ (8004358 <HAL_TIM_Base_Start_IT+0xdc>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d111      	bne.n	8004320 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b06      	cmp	r3, #6
 800430c:	d010      	beq.n	8004330 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0201 	orr.w	r2, r2, #1
 800431c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800431e:	e007      	b.n	8004330 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0201 	orr.w	r2, r2, #1
 800432e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	40010000 	.word	0x40010000
 8004344:	40000400 	.word	0x40000400
 8004348:	40000800 	.word	0x40000800
 800434c:	40000c00 	.word	0x40000c00
 8004350:	40010400 	.word	0x40010400
 8004354:	40014000 	.word	0x40014000
 8004358:	40001800 	.word	0x40001800

0800435c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e041      	b.n	80043f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d106      	bne.n	8004388 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 f839 	bl	80043fa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3304      	adds	r3, #4
 8004398:	4619      	mov	r1, r3
 800439a:	4610      	mov	r0, r2
 800439c:	f000 fba2 	bl	8004ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
	...

08004410 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d109      	bne.n	8004434 <HAL_TIM_PWM_Start+0x24>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	bf14      	ite	ne
 800442c:	2301      	movne	r3, #1
 800442e:	2300      	moveq	r3, #0
 8004430:	b2db      	uxtb	r3, r3
 8004432:	e022      	b.n	800447a <HAL_TIM_PWM_Start+0x6a>
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	2b04      	cmp	r3, #4
 8004438:	d109      	bne.n	800444e <HAL_TIM_PWM_Start+0x3e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b01      	cmp	r3, #1
 8004444:	bf14      	ite	ne
 8004446:	2301      	movne	r3, #1
 8004448:	2300      	moveq	r3, #0
 800444a:	b2db      	uxtb	r3, r3
 800444c:	e015      	b.n	800447a <HAL_TIM_PWM_Start+0x6a>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d109      	bne.n	8004468 <HAL_TIM_PWM_Start+0x58>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b01      	cmp	r3, #1
 800445e:	bf14      	ite	ne
 8004460:	2301      	movne	r3, #1
 8004462:	2300      	moveq	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e008      	b.n	800447a <HAL_TIM_PWM_Start+0x6a>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b01      	cmp	r3, #1
 8004472:	bf14      	ite	ne
 8004474:	2301      	movne	r3, #1
 8004476:	2300      	moveq	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e07c      	b.n	800457c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d104      	bne.n	8004492 <HAL_TIM_PWM_Start+0x82>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004490:	e013      	b.n	80044ba <HAL_TIM_PWM_Start+0xaa>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b04      	cmp	r3, #4
 8004496:	d104      	bne.n	80044a2 <HAL_TIM_PWM_Start+0x92>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044a0:	e00b      	b.n	80044ba <HAL_TIM_PWM_Start+0xaa>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d104      	bne.n	80044b2 <HAL_TIM_PWM_Start+0xa2>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044b0:	e003      	b.n	80044ba <HAL_TIM_PWM_Start+0xaa>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2201      	movs	r2, #1
 80044c0:	6839      	ldr	r1, [r7, #0]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fdfe 	bl	80050c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a2d      	ldr	r2, [pc, #180]	@ (8004584 <HAL_TIM_PWM_Start+0x174>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d004      	beq.n	80044dc <HAL_TIM_PWM_Start+0xcc>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004588 <HAL_TIM_PWM_Start+0x178>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d101      	bne.n	80044e0 <HAL_TIM_PWM_Start+0xd0>
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <HAL_TIM_PWM_Start+0xd2>
 80044e0:	2300      	movs	r3, #0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d007      	beq.n	80044f6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a22      	ldr	r2, [pc, #136]	@ (8004584 <HAL_TIM_PWM_Start+0x174>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d022      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004508:	d01d      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1f      	ldr	r2, [pc, #124]	@ (800458c <HAL_TIM_PWM_Start+0x17c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d018      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a1d      	ldr	r2, [pc, #116]	@ (8004590 <HAL_TIM_PWM_Start+0x180>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d013      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1c      	ldr	r2, [pc, #112]	@ (8004594 <HAL_TIM_PWM_Start+0x184>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00e      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a16      	ldr	r2, [pc, #88]	@ (8004588 <HAL_TIM_PWM_Start+0x178>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d009      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a18      	ldr	r2, [pc, #96]	@ (8004598 <HAL_TIM_PWM_Start+0x188>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d004      	beq.n	8004546 <HAL_TIM_PWM_Start+0x136>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a16      	ldr	r2, [pc, #88]	@ (800459c <HAL_TIM_PWM_Start+0x18c>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d111      	bne.n	800456a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2b06      	cmp	r3, #6
 8004556:	d010      	beq.n	800457a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0201 	orr.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004568:	e007      	b.n	800457a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40010000 	.word	0x40010000
 8004588:	40010400 	.word	0x40010400
 800458c:	40000400 	.word	0x40000400
 8004590:	40000800 	.word	0x40000800
 8004594:	40000c00 	.word	0x40000c00
 8004598:	40014000 	.word	0x40014000
 800459c:	40001800 	.word	0x40001800

080045a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d020      	beq.n	8004604 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01b      	beq.n	8004604 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f06f 0202 	mvn.w	r2, #2
 80045d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fa5b 	bl	8004aa6 <HAL_TIM_IC_CaptureCallback>
 80045f0:	e005      	b.n	80045fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 fa4d 	bl	8004a92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fa5e 	bl	8004aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	d020      	beq.n	8004650 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d01b      	beq.n	8004650 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0204 	mvn.w	r2, #4
 8004620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2202      	movs	r2, #2
 8004626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 fa35 	bl	8004aa6 <HAL_TIM_IC_CaptureCallback>
 800463c:	e005      	b.n	800464a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 fa27 	bl	8004a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 fa38 	bl	8004aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d020      	beq.n	800469c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0308 	and.w	r3, r3, #8
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01b      	beq.n	800469c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0208 	mvn.w	r2, #8
 800466c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2204      	movs	r2, #4
 8004672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 fa0f 	bl	8004aa6 <HAL_TIM_IC_CaptureCallback>
 8004688:	e005      	b.n	8004696 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 fa01 	bl	8004a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fa12 	bl	8004aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d020      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f003 0310 	and.w	r3, r3, #16
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01b      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f06f 0210 	mvn.w	r2, #16
 80046b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2208      	movs	r2, #8
 80046be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f9e9 	bl	8004aa6 <HAL_TIM_IC_CaptureCallback>
 80046d4:	e005      	b.n	80046e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f9db 	bl	8004a92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f9ec 	bl	8004aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00c      	beq.n	800470c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f003 0301 	and.w	r3, r3, #1
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0201 	mvn.w	r2, #1
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7fc fe72 	bl	80013f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00c      	beq.n	8004730 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d007      	beq.n	8004730 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fdc8 	bl	80052c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00c      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800474c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 f9bd 	bl	8004ace <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00c      	beq.n	8004778 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b00      	cmp	r3, #0
 8004766:	d007      	beq.n	8004778 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f06f 0220 	mvn.w	r2, #32
 8004770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fd9a 	bl	80052ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004796:	2b01      	cmp	r3, #1
 8004798:	d101      	bne.n	800479e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800479a:	2302      	movs	r3, #2
 800479c:	e0ae      	b.n	80048fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b0c      	cmp	r3, #12
 80047aa:	f200 809f 	bhi.w	80048ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047ae:	a201      	add	r2, pc, #4	@ (adr r2, 80047b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b4:	080047e9 	.word	0x080047e9
 80047b8:	080048ed 	.word	0x080048ed
 80047bc:	080048ed 	.word	0x080048ed
 80047c0:	080048ed 	.word	0x080048ed
 80047c4:	08004829 	.word	0x08004829
 80047c8:	080048ed 	.word	0x080048ed
 80047cc:	080048ed 	.word	0x080048ed
 80047d0:	080048ed 	.word	0x080048ed
 80047d4:	0800486b 	.word	0x0800486b
 80047d8:	080048ed 	.word	0x080048ed
 80047dc:	080048ed 	.word	0x080048ed
 80047e0:	080048ed 	.word	0x080048ed
 80047e4:	080048ab 	.word	0x080048ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fa1e 	bl	8004c30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0208 	orr.w	r2, r2, #8
 8004802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 0204 	bic.w	r2, r2, #4
 8004812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6999      	ldr	r1, [r3, #24]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	691a      	ldr	r2, [r3, #16]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	619a      	str	r2, [r3, #24]
      break;
 8004826:	e064      	b.n	80048f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68b9      	ldr	r1, [r7, #8]
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fa6e 	bl	8004d10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699a      	ldr	r2, [r3, #24]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	6999      	ldr	r1, [r3, #24]
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	021a      	lsls	r2, r3, #8
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	619a      	str	r2, [r3, #24]
      break;
 8004868:	e043      	b.n	80048f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fac3 	bl	8004dfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0208 	orr.w	r2, r2, #8
 8004884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0204 	bic.w	r2, r2, #4
 8004894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69d9      	ldr	r1, [r3, #28]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	61da      	str	r2, [r3, #28]
      break;
 80048a8:	e023      	b.n	80048f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68b9      	ldr	r1, [r7, #8]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 fb17 	bl	8004ee4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	69da      	ldr	r2, [r3, #28]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69da      	ldr	r2, [r3, #28]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	69d9      	ldr	r1, [r3, #28]
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	021a      	lsls	r2, r3, #8
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	61da      	str	r2, [r3, #28]
      break;
 80048ea:	e002      	b.n	80048f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	75fb      	strb	r3, [r7, #23]
      break;
 80048f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800490e:	2300      	movs	r3, #0
 8004910:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_TIM_ConfigClockSource+0x1c>
 800491c:	2302      	movs	r3, #2
 800491e:	e0b4      	b.n	8004a8a <HAL_TIM_ConfigClockSource+0x186>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800493e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004946:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004958:	d03e      	beq.n	80049d8 <HAL_TIM_ConfigClockSource+0xd4>
 800495a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800495e:	f200 8087 	bhi.w	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004966:	f000 8086 	beq.w	8004a76 <HAL_TIM_ConfigClockSource+0x172>
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496e:	d87f      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004970:	2b70      	cmp	r3, #112	@ 0x70
 8004972:	d01a      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0xa6>
 8004974:	2b70      	cmp	r3, #112	@ 0x70
 8004976:	d87b      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004978:	2b60      	cmp	r3, #96	@ 0x60
 800497a:	d050      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x11a>
 800497c:	2b60      	cmp	r3, #96	@ 0x60
 800497e:	d877      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004980:	2b50      	cmp	r3, #80	@ 0x50
 8004982:	d03c      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0xfa>
 8004984:	2b50      	cmp	r3, #80	@ 0x50
 8004986:	d873      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004988:	2b40      	cmp	r3, #64	@ 0x40
 800498a:	d058      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x13a>
 800498c:	2b40      	cmp	r3, #64	@ 0x40
 800498e:	d86f      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004990:	2b30      	cmp	r3, #48	@ 0x30
 8004992:	d064      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x15a>
 8004994:	2b30      	cmp	r3, #48	@ 0x30
 8004996:	d86b      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 8004998:	2b20      	cmp	r3, #32
 800499a:	d060      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x15a>
 800499c:	2b20      	cmp	r3, #32
 800499e:	d867      	bhi.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d05c      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x15a>
 80049a4:	2b10      	cmp	r3, #16
 80049a6:	d05a      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x15a>
 80049a8:	e062      	b.n	8004a70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049ba:	f000 fb63 	bl	8005084 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80049cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	609a      	str	r2, [r3, #8]
      break;
 80049d6:	e04f      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049e8:	f000 fb4c 	bl	8005084 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049fa:	609a      	str	r2, [r3, #8]
      break;
 80049fc:	e03c      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f000 fac0 	bl	8004f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2150      	movs	r1, #80	@ 0x50
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fb19 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 8004a1c:	e02c      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	f000 fadf 	bl	8004fee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2160      	movs	r1, #96	@ 0x60
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fb09 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 8004a3c:	e01c      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f000 faa0 	bl	8004f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2140      	movs	r1, #64	@ 0x40
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 faf9 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 8004a5c:	e00c      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4619      	mov	r1, r3
 8004a68:	4610      	mov	r0, r2
 8004a6a:	f000 faf0 	bl	800504e <TIM_ITRx_SetConfig>
      break;
 8004a6e:	e003      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	73fb      	strb	r3, [r7, #15]
      break;
 8004a74:	e000      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a43      	ldr	r2, [pc, #268]	@ (8004c04 <TIM_Base_SetConfig+0x120>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d013      	beq.n	8004b24 <TIM_Base_SetConfig+0x40>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b02:	d00f      	beq.n	8004b24 <TIM_Base_SetConfig+0x40>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a40      	ldr	r2, [pc, #256]	@ (8004c08 <TIM_Base_SetConfig+0x124>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d00b      	beq.n	8004b24 <TIM_Base_SetConfig+0x40>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a3f      	ldr	r2, [pc, #252]	@ (8004c0c <TIM_Base_SetConfig+0x128>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d007      	beq.n	8004b24 <TIM_Base_SetConfig+0x40>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a3e      	ldr	r2, [pc, #248]	@ (8004c10 <TIM_Base_SetConfig+0x12c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d003      	beq.n	8004b24 <TIM_Base_SetConfig+0x40>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a3d      	ldr	r2, [pc, #244]	@ (8004c14 <TIM_Base_SetConfig+0x130>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d108      	bne.n	8004b36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a32      	ldr	r2, [pc, #200]	@ (8004c04 <TIM_Base_SetConfig+0x120>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d02b      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b44:	d027      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a2f      	ldr	r2, [pc, #188]	@ (8004c08 <TIM_Base_SetConfig+0x124>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d023      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a2e      	ldr	r2, [pc, #184]	@ (8004c0c <TIM_Base_SetConfig+0x128>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d01f      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a2d      	ldr	r2, [pc, #180]	@ (8004c10 <TIM_Base_SetConfig+0x12c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d01b      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a2c      	ldr	r2, [pc, #176]	@ (8004c14 <TIM_Base_SetConfig+0x130>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d017      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a2b      	ldr	r2, [pc, #172]	@ (8004c18 <TIM_Base_SetConfig+0x134>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d013      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a2a      	ldr	r2, [pc, #168]	@ (8004c1c <TIM_Base_SetConfig+0x138>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d00f      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a29      	ldr	r2, [pc, #164]	@ (8004c20 <TIM_Base_SetConfig+0x13c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d00b      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a28      	ldr	r2, [pc, #160]	@ (8004c24 <TIM_Base_SetConfig+0x140>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d007      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a27      	ldr	r2, [pc, #156]	@ (8004c28 <TIM_Base_SetConfig+0x144>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d003      	beq.n	8004b96 <TIM_Base_SetConfig+0xb2>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a26      	ldr	r2, [pc, #152]	@ (8004c2c <TIM_Base_SetConfig+0x148>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d108      	bne.n	8004ba8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8004c04 <TIM_Base_SetConfig+0x120>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d003      	beq.n	8004bd6 <TIM_Base_SetConfig+0xf2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a10      	ldr	r2, [pc, #64]	@ (8004c14 <TIM_Base_SetConfig+0x130>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d103      	bne.n	8004bde <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f043 0204 	orr.w	r2, r3, #4
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	601a      	str	r2, [r3, #0]
}
 8004bf6:	bf00      	nop
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40014400 	.word	0x40014400
 8004c20:	40014800 	.word	0x40014800
 8004c24:	40001800 	.word	0x40001800
 8004c28:	40001c00 	.word	0x40001c00
 8004c2c:	40002000 	.word	0x40002000

08004c30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f023 0201 	bic.w	r2, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0303 	bic.w	r3, r3, #3
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f023 0302 	bic.w	r3, r3, #2
 8004c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a20      	ldr	r2, [pc, #128]	@ (8004d08 <TIM_OC1_SetConfig+0xd8>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d003      	beq.n	8004c94 <TIM_OC1_SetConfig+0x64>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8004d0c <TIM_OC1_SetConfig+0xdc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d10c      	bne.n	8004cae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	f023 0308 	bic.w	r3, r3, #8
 8004c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f023 0304 	bic.w	r3, r3, #4
 8004cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a15      	ldr	r2, [pc, #84]	@ (8004d08 <TIM_OC1_SetConfig+0xd8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d003      	beq.n	8004cbe <TIM_OC1_SetConfig+0x8e>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a14      	ldr	r2, [pc, #80]	@ (8004d0c <TIM_OC1_SetConfig+0xdc>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d111      	bne.n	8004ce2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	621a      	str	r2, [r3, #32]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	40010000 	.word	0x40010000
 8004d0c:	40010400 	.word	0x40010400

08004d10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	f023 0210 	bic.w	r2, r3, #16
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f023 0320 	bic.w	r3, r3, #32
 8004d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a22      	ldr	r2, [pc, #136]	@ (8004df4 <TIM_OC2_SetConfig+0xe4>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d003      	beq.n	8004d78 <TIM_OC2_SetConfig+0x68>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a21      	ldr	r2, [pc, #132]	@ (8004df8 <TIM_OC2_SetConfig+0xe8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d10d      	bne.n	8004d94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	011b      	lsls	r3, r3, #4
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a17      	ldr	r2, [pc, #92]	@ (8004df4 <TIM_OC2_SetConfig+0xe4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d003      	beq.n	8004da4 <TIM_OC2_SetConfig+0x94>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a16      	ldr	r2, [pc, #88]	@ (8004df8 <TIM_OC2_SetConfig+0xe8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d113      	bne.n	8004dcc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004daa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004db2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40010000 	.word	0x40010000
 8004df8:	40010400 	.word	0x40010400

08004dfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	021b      	lsls	r3, r3, #8
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a21      	ldr	r2, [pc, #132]	@ (8004edc <TIM_OC3_SetConfig+0xe0>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d003      	beq.n	8004e62 <TIM_OC3_SetConfig+0x66>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a20      	ldr	r2, [pc, #128]	@ (8004ee0 <TIM_OC3_SetConfig+0xe4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d10d      	bne.n	8004e7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	021b      	lsls	r3, r3, #8
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a16      	ldr	r2, [pc, #88]	@ (8004edc <TIM_OC3_SetConfig+0xe0>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d003      	beq.n	8004e8e <TIM_OC3_SetConfig+0x92>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a15      	ldr	r2, [pc, #84]	@ (8004ee0 <TIM_OC3_SetConfig+0xe4>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d113      	bne.n	8004eb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	621a      	str	r2, [r3, #32]
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	40010000 	.word	0x40010000
 8004ee0:	40010400 	.word	0x40010400

08004ee4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	021b      	lsls	r3, r3, #8
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	031b      	lsls	r3, r3, #12
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a12      	ldr	r2, [pc, #72]	@ (8004f88 <TIM_OC4_SetConfig+0xa4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d003      	beq.n	8004f4c <TIM_OC4_SetConfig+0x68>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a11      	ldr	r2, [pc, #68]	@ (8004f8c <TIM_OC4_SetConfig+0xa8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d109      	bne.n	8004f60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	019b      	lsls	r3, r3, #6
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	621a      	str	r2, [r3, #32]
}
 8004f7a:	bf00      	nop
 8004f7c:	371c      	adds	r7, #28
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40010000 	.word	0x40010000
 8004f8c:	40010400 	.word	0x40010400

08004f90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	f023 0201 	bic.w	r2, r3, #1
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	011b      	lsls	r3, r3, #4
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f023 030a 	bic.w	r3, r3, #10
 8004fcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	621a      	str	r2, [r3, #32]
}
 8004fe2:	bf00      	nop
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b087      	sub	sp, #28
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f023 0210 	bic.w	r2, r3, #16
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005018:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	031b      	lsls	r3, r3, #12
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800502a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	011b      	lsls	r3, r3, #4
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800504e:	b480      	push	{r7}
 8005050:	b085      	sub	sp, #20
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005064:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	f043 0307 	orr.w	r3, r3, #7
 8005070:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	609a      	str	r2, [r3, #8]
}
 8005078:	bf00      	nop
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
 8005090:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800509e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	021a      	lsls	r2, r3, #8
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	431a      	orrs	r2, r3
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	609a      	str	r2, [r3, #8]
}
 80050b8:	bf00      	nop
 80050ba:	371c      	adds	r7, #28
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f003 031f 	and.w	r3, r3, #31
 80050d6:	2201      	movs	r2, #1
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1a      	ldr	r2, [r3, #32]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	43db      	mvns	r3, r3
 80050e6:	401a      	ands	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a1a      	ldr	r2, [r3, #32]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 031f 	and.w	r3, r3, #31
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	fa01 f303 	lsl.w	r3, r1, r3
 80050fc:	431a      	orrs	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	621a      	str	r2, [r3, #32]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
	...

08005110 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005120:	2b01      	cmp	r3, #1
 8005122:	d101      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005124:	2302      	movs	r3, #2
 8005126:	e05a      	b.n	80051de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a21      	ldr	r2, [pc, #132]	@ (80051ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d022      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005174:	d01d      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a1d      	ldr	r2, [pc, #116]	@ (80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d018      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a1b      	ldr	r2, [pc, #108]	@ (80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a1a      	ldr	r2, [pc, #104]	@ (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00e      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a18      	ldr	r2, [pc, #96]	@ (80051fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d009      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a15      	ldr	r2, [pc, #84]	@ (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d10c      	bne.n	80051cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40000400 	.word	0x40000400
 80051f4:	40000800 	.word	0x40000800
 80051f8:	40000c00 	.word	0x40000c00
 80051fc:	40010400 	.word	0x40010400
 8005200:	40014000 	.word	0x40014000
 8005204:	40001800 	.word	0x40001800

08005208 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005220:	2302      	movs	r3, #2
 8005222:	e03d      	b.n	80052a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	4313      	orrs	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <getEncoderDevice>:
#define AS5600_ANGLE 0x0E
#define AS5600_STATUS 0x0B
#define AS5600_AGC 0x1A

RobottoI2CDevice getEncoderDevice(Wheel wheel)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	4603      	mov	r3, r0
 80052dc:	71fb      	strb	r3, [r7, #7]
	if (WHEEL_LEFT == wheel)
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <getEncoderDevice+0x14>
	{
		return ROBOTTO_DEVICE_LEFT_ENCODER;
 80052e4:	2300      	movs	r3, #0
 80052e6:	e000      	b.n	80052ea <getEncoderDevice+0x16>
	}
	else
	{
		return ROBOTTO_DEVICE_RIGHT_ENCODER;
 80052e8:	2301      	movs	r3, #1
	}
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
	...

080052f8 <readAngleRad>:

RobottoErrorCode readAngleRad(Wheel wheel, float* out)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af02      	add	r7, sp, #8
 80052fe:	4603      	mov	r3, r0
 8005300:	6039      	str	r1, [r7, #0]
 8005302:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[2];
	if (ROBOTTO_OK != ReadI2C(getEncoderDevice(wheel), I2C_AS5600_ADDRESS, AS5600_ANGLE, buffer, 2))
 8005304:	79fb      	ldrb	r3, [r7, #7]
 8005306:	4618      	mov	r0, r3
 8005308:	f7ff ffe4 	bl	80052d4 <getEncoderDevice>
 800530c:	4603      	mov	r3, r0
 800530e:	4618      	mov	r0, r3
 8005310:	f107 030c 	add.w	r3, r7, #12
 8005314:	2202      	movs	r2, #2
 8005316:	9200      	str	r2, [sp, #0]
 8005318:	220e      	movs	r2, #14
 800531a:	2136      	movs	r1, #54	@ 0x36
 800531c:	f7fb fe12 	bl	8000f44 <ReadI2C>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d001      	beq.n	800532a <readAngleRad+0x32>
	{
		return ROBOTTO_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e03f      	b.n	80053aa <readAngleRad+0xb2>
	}

	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 800532a:	7b3b      	ldrb	r3, [r7, #12]
 800532c:	b21b      	sxth	r3, r3
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	b21b      	sxth	r3, r3
 8005332:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005336:	b21a      	sxth	r2, r3
 8005338:	7b7b      	ldrb	r3, [r7, #13]
 800533a:	b21b      	sxth	r3, r3
 800533c:	4313      	orrs	r3, r2
 800533e:	b21b      	sxth	r3, r3
 8005340:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * M_TWOPI) / 4096.0f;
 8005342:	89fb      	ldrh	r3, [r7, #14]
 8005344:	4618      	mov	r0, r3
 8005346:	f7fb f8ff 	bl	8000548 <__aeabi_i2d>
 800534a:	a31b      	add	r3, pc, #108	@ (adr r3, 80053b8 <readAngleRad+0xc0>)
 800534c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005350:	f7fb f964 	bl	800061c <__aeabi_dmul>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	4610      	mov	r0, r2
 800535a:	4619      	mov	r1, r3
 800535c:	f04f 0200 	mov.w	r2, #0
 8005360:	4b17      	ldr	r3, [pc, #92]	@ (80053c0 <readAngleRad+0xc8>)
 8005362:	f7fb fa85 	bl	8000870 <__aeabi_ddiv>
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	4610      	mov	r0, r2
 800536c:	4619      	mov	r1, r3
 800536e:	f7fb fbef 	bl	8000b50 <__aeabi_d2f>
 8005372:	4602      	mov	r2, r0
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	601a      	str	r2, [r3, #0]


	if (WHEEL_LEFT == wheel)  // left wheel forward direction is counterclockwise compared to it's encoder
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d114      	bne.n	80053a8 <readAngleRad+0xb0>
	{
		*out = M_TWOPI - *out;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f7fb f8f2 	bl	800056c <__aeabi_f2d>
 8005388:	4602      	mov	r2, r0
 800538a:	460b      	mov	r3, r1
 800538c:	a10a      	add	r1, pc, #40	@ (adr r1, 80053b8 <readAngleRad+0xc0>)
 800538e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005392:	f7fa ff8b 	bl	80002ac <__aeabi_dsub>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4610      	mov	r0, r2
 800539c:	4619      	mov	r1, r3
 800539e:	f7fb fbd7 	bl	8000b50 <__aeabi_d2f>
 80053a2:	4602      	mov	r2, r0
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	601a      	str	r2, [r3, #0]
	}


	return ROBOTTO_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	f3af 8000 	nop.w
 80053b8:	54442d18 	.word	0x54442d18
 80053bc:	401921fb 	.word	0x401921fb
 80053c0:	40b00000 	.word	0x40b00000

080053c4 <readFullEncoder>:


RobottoErrorCode readFullEncoder(Wheel wheel, EncoderStatus* out)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af02      	add	r7, sp, #8
 80053ca:	4603      	mov	r3, r0
 80053cc:	6039      	str	r1, [r7, #0]
 80053ce:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	73bb      	strb	r3, [r7, #14]
	uint8_t automatic_gain_control = 0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	737b      	strb	r3, [r7, #13]
	float angle = 0.0f;
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	60bb      	str	r3, [r7, #8]

	RobottoI2CDevice device = getEncoderDevice(wheel);
 80053de:	79fb      	ldrb	r3, [r7, #7]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff ff77 	bl	80052d4 <getEncoderDevice>
 80053e6:	4603      	mov	r3, r0
 80053e8:	73fb      	strb	r3, [r7, #15]

	if (ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_STATUS, &status, 1) != ROBOTTO_OK
 80053ea:	f107 030e 	add.w	r3, r7, #14
 80053ee:	7bf8      	ldrb	r0, [r7, #15]
 80053f0:	2201      	movs	r2, #1
 80053f2:	9200      	str	r2, [sp, #0]
 80053f4:	220b      	movs	r2, #11
 80053f6:	2136      	movs	r1, #54	@ 0x36
 80053f8:	f7fb fda4 	bl	8000f44 <ReadI2C>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d115      	bne.n	800542e <readFullEncoder+0x6a>
		|| ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_AGC, &automatic_gain_control, 1) != ROBOTTO_OK
 8005402:	f107 030d 	add.w	r3, r7, #13
 8005406:	7bf8      	ldrb	r0, [r7, #15]
 8005408:	2201      	movs	r2, #1
 800540a:	9200      	str	r2, [sp, #0]
 800540c:	221a      	movs	r2, #26
 800540e:	2136      	movs	r1, #54	@ 0x36
 8005410:	f7fb fd98 	bl	8000f44 <ReadI2C>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d109      	bne.n	800542e <readFullEncoder+0x6a>
		|| readAngleRad(wheel, &angle) != ROBOTTO_OK)
 800541a:	f107 0208 	add.w	r2, r7, #8
 800541e:	79fb      	ldrb	r3, [r7, #7]
 8005420:	4611      	mov	r1, r2
 8005422:	4618      	mov	r0, r3
 8005424:	f7ff ff68 	bl	80052f8 <readAngleRad>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <readFullEncoder+0x6e>
	{
		return ROBOTTO_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e02b      	b.n	800548a <readFullEncoder+0xc6>
	}

	out->too_strong = (status >> 3) & 0x01;
 8005432:	7bbb      	ldrb	r3, [r7, #14]
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	b2db      	uxtb	r3, r3
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	b2da      	uxtb	r2, r3
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 8005442:	7bbb      	ldrb	r3, [r7, #14]
 8005444:	091b      	lsrs	r3, r3, #4
 8005446:	b2db      	uxtb	r3, r3
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	b2da      	uxtb	r2, r3
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 8005452:	7bbb      	ldrb	r3, [r7, #14]
 8005454:	095b      	lsrs	r3, r3, #5
 8005456:	b2db      	uxtb	r3, r3
 8005458:	f003 0301 	and.w	r3, r3, #1
 800545c:	b2da      	uxtb	r2, r3
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 8005462:	7b7b      	ldrb	r3, [r7, #13]
 8005464:	ee07 3a90 	vmov	s15, r3
 8005468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800546c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005494 <readFullEncoder+0xd0>
 8005470:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005474:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8005498 <readFullEncoder+0xd4>
 8005478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	609a      	str	r2, [r3, #8]

	return ROBOTTO_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	42c80000 	.word	0x42c80000
 8005498:	43000000 	.word	0x43000000

0800549c <verifyIMUCommunication>:
#define ACCELEROMETER_SCALE 2 * 9.80665

#define BLOCK_TIME (TickType_t)2

RobottoErrorCode verifyIMUCommunication()
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af02      	add	r7, sp, #8
	uint8_t whoami = 0;
 80054a2:	2300      	movs	r3, #0
 80054a4:	71fb      	strb	r3, [r7, #7]

	if(ROBOTTO_OK != ReadI2C(ROBOTTO_DEVICE_IMU, I2C_MPU6500_ADDRESS, MPU6500_WHOAMI, &whoami, 1))
 80054a6:	1dfb      	adds	r3, r7, #7
 80054a8:	2201      	movs	r2, #1
 80054aa:	9200      	str	r2, [sp, #0]
 80054ac:	2275      	movs	r2, #117	@ 0x75
 80054ae:	2168      	movs	r1, #104	@ 0x68
 80054b0:	2002      	movs	r0, #2
 80054b2:	f7fb fd47 	bl	8000f44 <ReadI2C>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <verifyIMUCommunication+0x24>
	{
		return ROBOTTO_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e00a      	b.n	80054d6 <verifyIMUCommunication+0x3a>
	}

	if(whoami != 0x70)
 80054c0:	79fb      	ldrb	r3, [r7, #7]
 80054c2:	2b70      	cmp	r3, #112	@ 0x70
 80054c4:	d006      	beq.n	80054d4 <verifyIMUCommunication+0x38>
	{
		SEGGER_SYSVIEW_ErrorfTarget("ERROR - whoami %u\n", &whoami);
 80054c6:	1dfb      	adds	r3, r7, #7
 80054c8:	4619      	mov	r1, r3
 80054ca:	4805      	ldr	r0, [pc, #20]	@ (80054e0 <verifyIMUCommunication+0x44>)
 80054cc:	f006 fd9c 	bl	800c008 <SEGGER_SYSVIEW_ErrorfTarget>
		return ROBOTTO_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e000      	b.n	80054d6 <verifyIMUCommunication+0x3a>
	}
	return ROBOTTO_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3708      	adds	r7, #8
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	0800c5bc 	.word	0x0800c5bc

080054e4 <toFloat>:

float toFloat(uint8_t high, uint8_t low, float max_scale)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	4603      	mov	r3, r0
 80054ec:	460a      	mov	r2, r1
 80054ee:	ed87 0a00 	vstr	s0, [r7]
 80054f2:	71fb      	strb	r3, [r7, #7]
 80054f4:	4613      	mov	r3, r2
 80054f6:	71bb      	strb	r3, [r7, #6]
    int16_t tmp = (int16_t)((int16_t)high << 8 | (uint16_t)low);
 80054f8:	79fb      	ldrb	r3, [r7, #7]
 80054fa:	b21b      	sxth	r3, r3
 80054fc:	021b      	lsls	r3, r3, #8
 80054fe:	b21a      	sxth	r2, r3
 8005500:	79bb      	ldrb	r3, [r7, #6]
 8005502:	b21b      	sxth	r3, r3
 8005504:	4313      	orrs	r3, r2
 8005506:	81fb      	strh	r3, [r7, #14]
    return ((float)tmp) / 32768.0f * max_scale;
 8005508:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800550c:	ee07 3a90 	vmov	s15, r3
 8005510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005514:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8005534 <toFloat+0x50>
 8005518:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800551c:	edd7 7a00 	vldr	s15, [r7]
 8005520:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005524:	eeb0 0a67 	vmov.f32	s0, s15
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	47000000 	.word	0x47000000

08005538 <readIMUData>:

RobottoErrorCode readIMUData(ImuData* out)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af02      	add	r7, sp, #8
 800553e:	6078      	str	r0, [r7, #4]
	uint8_t rawImu[14];

	if(ROBOTTO_OK != ReadI2C(ROBOTTO_DEVICE_IMU, I2C_MPU6500_ADDRESS, MPU6500_ACCEL_XOUT_H, rawImu, 14))
 8005540:	f107 0308 	add.w	r3, r7, #8
 8005544:	220e      	movs	r2, #14
 8005546:	9200      	str	r2, [sp, #0]
 8005548:	223b      	movs	r2, #59	@ 0x3b
 800554a:	2168      	movs	r1, #104	@ 0x68
 800554c:	2002      	movs	r0, #2
 800554e:	f7fb fcf9 	bl	8000f44 <ReadI2C>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <readIMUData+0x24>
	{
		return ROBOTTO_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e04e      	b.n	80055fa <readIMUData+0xc2>
	}

    out->acc_x = toFloat(rawImu[0], rawImu[1], ACCELEROMETER_SCALE);
 800555c:	7a3b      	ldrb	r3, [r7, #8]
 800555e:	7a7a      	ldrb	r2, [r7, #9]
 8005560:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8005604 <readIMUData+0xcc>
 8005564:	4611      	mov	r1, r2
 8005566:	4618      	mov	r0, r3
 8005568:	f7ff ffbc 	bl	80054e4 <toFloat>
 800556c:	eef0 7a40 	vmov.f32	s15, s0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	edc3 7a00 	vstr	s15, [r3]
    out->acc_y = toFloat(rawImu[2], rawImu[3], ACCELEROMETER_SCALE);
 8005576:	7abb      	ldrb	r3, [r7, #10]
 8005578:	7afa      	ldrb	r2, [r7, #11]
 800557a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8005604 <readIMUData+0xcc>
 800557e:	4611      	mov	r1, r2
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff ffaf 	bl	80054e4 <toFloat>
 8005586:	eef0 7a40 	vmov.f32	s15, s0
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	edc3 7a01 	vstr	s15, [r3, #4]
    out->acc_z = toFloat(rawImu[4], rawImu[5], ACCELEROMETER_SCALE);
 8005590:	7b3b      	ldrb	r3, [r7, #12]
 8005592:	7b7a      	ldrb	r2, [r7, #13]
 8005594:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 8005604 <readIMUData+0xcc>
 8005598:	4611      	mov	r1, r2
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff ffa2 	bl	80054e4 <toFloat>
 80055a0:	eef0 7a40 	vmov.f32	s15, s0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	edc3 7a02 	vstr	s15, [r3, #8]

    out->gyro_x = toFloat(rawImu[8], rawImu[9], GYRO_SCALE);
 80055aa:	7c3b      	ldrb	r3, [r7, #16]
 80055ac:	7c7a      	ldrb	r2, [r7, #17]
 80055ae:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8005608 <readIMUData+0xd0>
 80055b2:	4611      	mov	r1, r2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff ff95 	bl	80054e4 <toFloat>
 80055ba:	eef0 7a40 	vmov.f32	s15, s0
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	edc3 7a03 	vstr	s15, [r3, #12]
    out->gyro_y = toFloat(rawImu[10], rawImu[11], GYRO_SCALE);
 80055c4:	7cbb      	ldrb	r3, [r7, #18]
 80055c6:	7cfa      	ldrb	r2, [r7, #19]
 80055c8:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8005608 <readIMUData+0xd0>
 80055cc:	4611      	mov	r1, r2
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff ff88 	bl	80054e4 <toFloat>
 80055d4:	eef0 7a40 	vmov.f32	s15, s0
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	edc3 7a04 	vstr	s15, [r3, #16]
    out->gyro_z = toFloat(rawImu[12], rawImu[13], GYRO_SCALE);
 80055de:	7d3b      	ldrb	r3, [r7, #20]
 80055e0:	7d7a      	ldrb	r2, [r7, #21]
 80055e2:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8005608 <readIMUData+0xd0>
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff ff7b 	bl	80054e4 <toFloat>
 80055ee:	eef0 7a40 	vmov.f32	s15, s0
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	edc3 7a05 	vstr	s15, [r3, #20]
    return ROBOTTO_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	419ce80a 	.word	0x419ce80a
 8005608:	437a0000 	.word	0x437a0000

0800560c <initializeMotorDriver>:
#define MIN_PWM 300
#define MAX_PWM 499


void initializeMotorDriver()
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
	setMotorDutyCycle(WHEEL_RIGHT, 0);
 8005610:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8005638 <initializeMotorDriver+0x2c>
 8005614:	2000      	movs	r0, #0
 8005616:	f000 f859 	bl	80056cc <setMotorDutyCycle>
	setMotorDutyCycle(WHEEL_LEFT, 0);
 800561a:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8005638 <initializeMotorDriver+0x2c>
 800561e:	2001      	movs	r0, #1
 8005620:	f000 f854 	bl	80056cc <setMotorDutyCycle>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8005624:	2100      	movs	r1, #0
 8005626:	4805      	ldr	r0, [pc, #20]	@ (800563c <initializeMotorDriver+0x30>)
 8005628:	f7fe fef2 	bl	8004410 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800562c:	2104      	movs	r1, #4
 800562e:	4803      	ldr	r0, [pc, #12]	@ (800563c <initializeMotorDriver+0x30>)
 8005630:	f7fe feee 	bl	8004410 <HAL_TIM_PWM_Start>
}
 8005634:	bf00      	nop
 8005636:	bd80      	pop	{r7, pc}
 8005638:	00000000 	.word	0x00000000
 800563c:	20000164 	.word	0x20000164

08005640 <setWheelDirection>:

void setWheelDirection(Wheel wheel, WheelDirection direction)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	4603      	mov	r3, r0
 8005648:	460a      	mov	r2, r1
 800564a:	71fb      	strb	r3, [r7, #7]
 800564c:	4613      	mov	r3, r2
 800564e:	71bb      	strb	r3, [r7, #6]
	if(WHEEL_RIGHT == wheel)
 8005650:	79fb      	ldrb	r3, [r7, #7]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d118      	bne.n	8005688 <setWheelDirection+0x48>
	{
		if(WHEEL_FORWARD == direction)
 8005656:	79bb      	ldrb	r3, [r7, #6]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10a      	bne.n	8005672 <setWheelDirection+0x32>
		{
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 1);
 800565c:	2201      	movs	r2, #1
 800565e:	2104      	movs	r1, #4
 8005660:	4819      	ldr	r0, [pc, #100]	@ (80056c8 <setWheelDirection+0x88>)
 8005662:	f7fd f9a3 	bl	80029ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 0);
 8005666:	2200      	movs	r2, #0
 8005668:	2108      	movs	r1, #8
 800566a:	4817      	ldr	r0, [pc, #92]	@ (80056c8 <setWheelDirection+0x88>)
 800566c:	f7fd f99e 	bl	80029ac <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
		}
	}
}
 8005670:	e025      	b.n	80056be <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 0);
 8005672:	2200      	movs	r2, #0
 8005674:	2104      	movs	r1, #4
 8005676:	4814      	ldr	r0, [pc, #80]	@ (80056c8 <setWheelDirection+0x88>)
 8005678:	f7fd f998 	bl	80029ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 1);
 800567c:	2201      	movs	r2, #1
 800567e:	2108      	movs	r1, #8
 8005680:	4811      	ldr	r0, [pc, #68]	@ (80056c8 <setWheelDirection+0x88>)
 8005682:	f7fd f993 	bl	80029ac <HAL_GPIO_WritePin>
}
 8005686:	e01a      	b.n	80056be <setWheelDirection+0x7e>
	else if(WHEEL_LEFT == wheel)
 8005688:	79fb      	ldrb	r3, [r7, #7]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d117      	bne.n	80056be <setWheelDirection+0x7e>
		if(WHEEL_FORWARD == direction)
 800568e:	79bb      	ldrb	r3, [r7, #6]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <setWheelDirection+0x6a>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 1);
 8005694:	2201      	movs	r2, #1
 8005696:	2101      	movs	r1, #1
 8005698:	480b      	ldr	r0, [pc, #44]	@ (80056c8 <setWheelDirection+0x88>)
 800569a:	f7fd f987 	bl	80029ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 0);
 800569e:	2200      	movs	r2, #0
 80056a0:	2102      	movs	r1, #2
 80056a2:	4809      	ldr	r0, [pc, #36]	@ (80056c8 <setWheelDirection+0x88>)
 80056a4:	f7fd f982 	bl	80029ac <HAL_GPIO_WritePin>
}
 80056a8:	e009      	b.n	80056be <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
 80056aa:	2200      	movs	r2, #0
 80056ac:	2101      	movs	r1, #1
 80056ae:	4806      	ldr	r0, [pc, #24]	@ (80056c8 <setWheelDirection+0x88>)
 80056b0:	f7fd f97c 	bl	80029ac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
 80056b4:	2201      	movs	r2, #1
 80056b6:	2102      	movs	r1, #2
 80056b8:	4803      	ldr	r0, [pc, #12]	@ (80056c8 <setWheelDirection+0x88>)
 80056ba:	f7fd f977 	bl	80029ac <HAL_GPIO_WritePin>
}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	40020800 	.word	0x40020800

080056cc <setMotorDutyCycle>:

void setMotorDutyCycle(Wheel wheel, float normalized_duty_cycle)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	ed87 0a00 	vstr	s0, [r7]
 80056d8:	71fb      	strb	r3, [r7, #7]
	if (normalized_duty_cycle > 1.0f) normalized_duty_cycle = 1.0f;
 80056da:	edd7 7a00 	vldr	s15, [r7]
 80056de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ea:	dd02      	ble.n	80056f2 <setMotorDutyCycle+0x26>
 80056ec:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80056f0:	603b      	str	r3, [r7, #0]
	if (normalized_duty_cycle < -1.0f) normalized_duty_cycle = -1.0f;
 80056f2:	edd7 7a00 	vldr	s15, [r7]
 80056f6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80056fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80056fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005702:	d501      	bpl.n	8005708 <setMotorDutyCycle+0x3c>
 8005704:	4b18      	ldr	r3, [pc, #96]	@ (8005768 <setMotorDutyCycle+0x9c>)
 8005706:	603b      	str	r3, [r7, #0]

	WheelDirection direction = WHEEL_FORWARD;
 8005708:	2300      	movs	r3, #0
 800570a:	73fb      	strb	r3, [r7, #15]
	if(normalized_duty_cycle < 0.0f)
 800570c:	edd7 7a00 	vldr	s15, [r7]
 8005710:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005718:	d501      	bpl.n	800571e <setMotorDutyCycle+0x52>
	{
		direction = WHEEL_BACKWARD;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
	}
	setWheelDirection(wheel, direction);
 800571e:	7bfa      	ldrb	r2, [r7, #15]
 8005720:	79fb      	ldrb	r3, [r7, #7]
 8005722:	4611      	mov	r1, r2
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff ff8b 	bl	8005640 <setWheelDirection>

	unsigned int motor_pwm = (unsigned int)((float)MAX_PWM * fabsf(normalized_duty_cycle));
 800572a:	edd7 7a00 	vldr	s15, [r7]
 800572e:	eef0 7ae7 	vabs.f32	s15, s15
 8005732:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800576c <setMotorDutyCycle+0xa0>
 8005736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800573a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800573e:	ee17 3a90 	vmov	r3, s15
 8005742:	60bb      	str	r3, [r7, #8]

	if(WHEEL_LEFT == wheel)
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d103      	bne.n	8005752 <setMotorDutyCycle+0x86>
	{
		TIM1->CCR2 = motor_pwm;
 800574a:	4a09      	ldr	r2, [pc, #36]	@ (8005770 <setMotorDutyCycle+0xa4>)
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	6393      	str	r3, [r2, #56]	@ 0x38
	}
	else if(WHEEL_RIGHT == wheel)
	{
		TIM1->CCR1 = motor_pwm;
	}
}
 8005750:	e005      	b.n	800575e <setMotorDutyCycle+0x92>
	else if(WHEEL_RIGHT == wheel)
 8005752:	79fb      	ldrb	r3, [r7, #7]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d102      	bne.n	800575e <setMotorDutyCycle+0x92>
		TIM1->CCR1 = motor_pwm;
 8005758:	4a05      	ldr	r2, [pc, #20]	@ (8005770 <setMotorDutyCycle+0xa4>)
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800575e:	bf00      	nop
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	bf800000 	.word	0xbf800000
 800576c:	43f98000 	.word	0x43f98000
 8005770:	40010000 	.word	0x40010000
 8005774:	00000000 	.word	0x00000000

08005778 <updateWheelStatusEstimation>:
#define SMOOTHING_FACTOR 0.3



bool updateWheelStatusEstimation(WheelStatus* wheel_status, float angle, TickType_t tick)
{
 8005778:	b5b0      	push	{r4, r5, r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	ed87 0a02 	vstr	s0, [r7, #8]
 8005784:	6079      	str	r1, [r7, #4]
    if (!wheel_status->initialized) {
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	7d1b      	ldrb	r3, [r3, #20]
 800578a:	f083 0301 	eor.w	r3, r3, #1
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b00      	cmp	r3, #0
 8005792:	d012      	beq.n	80057ba <updateWheelStatusEstimation+0x42>
    	wheel_status->last_angle = angle;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	601a      	str	r2, [r3, #0]
    	wheel_status->filtered_speed = 0.0f;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	609a      	str	r2, [r3, #8]
    	wheel_status->delta_angle = 0.0f;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f04f 0200 	mov.w	r2, #0
 80057a8:	60da      	str	r2, [r3, #12]
    	wheel_status->last_tick = tick;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	611a      	str	r2, [r3, #16]
    	wheel_status->initialized = true;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2201      	movs	r2, #1
 80057b4:	751a      	strb	r2, [r3, #20]

    	return false;
 80057b6:	2300      	movs	r3, #0
 80057b8:	e097      	b.n	80058ea <updateWheelStatusEstimation+0x172>
    }

    TickType_t delta_tick = tick - wheel_status->last_tick;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	617b      	str	r3, [r7, #20]
    if (delta_tick == 0)
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <updateWheelStatusEstimation+0x56>
        return false;
 80057ca:	2300      	movs	r3, #0
 80057cc:	e08d      	b.n	80058ea <updateWheelStatusEstimation+0x172>

    wheel_status->delta_angle = angle - wheel_status->last_angle;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	edd3 7a00 	vldr	s15, [r3]
 80057d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80057d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	edc3 7a03 	vstr	s15, [r3, #12]

    // Handle wrap-around (02PI)
    if (wheel_status->delta_angle > M_PI)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7fa fec0 	bl	800056c <__aeabi_f2d>
 80057ec:	a347      	add	r3, pc, #284	@ (adr r3, 800590c <updateWheelStatusEstimation+0x194>)
 80057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f2:	f7fb f9a3 	bl	8000b3c <__aeabi_dcmpgt>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d013      	beq.n	8005824 <updateWheelStatusEstimation+0xac>
    	wheel_status->delta_angle -= M_TWOPI;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	4618      	mov	r0, r3
 8005802:	f7fa feb3 	bl	800056c <__aeabi_f2d>
 8005806:	a343      	add	r3, pc, #268	@ (adr r3, 8005914 <updateWheelStatusEstimation+0x19c>)
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	f7fa fd4e 	bl	80002ac <__aeabi_dsub>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	4610      	mov	r0, r2
 8005816:	4619      	mov	r1, r3
 8005818:	f7fb f99a 	bl	8000b50 <__aeabi_d2f>
 800581c:	4602      	mov	r2, r0
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	60da      	str	r2, [r3, #12]
 8005822:	e01f      	b.n	8005864 <updateWheelStatusEstimation+0xec>
    else if (wheel_status->delta_angle < -M_PI)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4618      	mov	r0, r3
 800582a:	f7fa fe9f 	bl	800056c <__aeabi_f2d>
 800582e:	a33b      	add	r3, pc, #236	@ (adr r3, 800591c <updateWheelStatusEstimation+0x1a4>)
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	f7fb f964 	bl	8000b00 <__aeabi_dcmplt>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d012      	beq.n	8005864 <updateWheelStatusEstimation+0xec>
    	wheel_status->delta_angle += M_TWOPI;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	4618      	mov	r0, r3
 8005844:	f7fa fe92 	bl	800056c <__aeabi_f2d>
 8005848:	a332      	add	r3, pc, #200	@ (adr r3, 8005914 <updateWheelStatusEstimation+0x19c>)
 800584a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584e:	f7fa fd2f 	bl	80002b0 <__adddf3>
 8005852:	4602      	mov	r2, r0
 8005854:	460b      	mov	r3, r1
 8005856:	4610      	mov	r0, r2
 8005858:	4619      	mov	r1, r3
 800585a:	f7fb f979 	bl	8000b50 <__aeabi_d2f>
 800585e:	4602      	mov	r2, r0
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	60da      	str	r2, [r3, #12]

    // Convert tick difference to seconds
    float delta_time = delta_tick * (portTICK_PERIOD_MS / 1000.0f);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	ee07 3a90 	vmov	s15, r3
 800586a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005908 <updateWheelStatusEstimation+0x190>
 8005872:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005876:	edc7 7a04 	vstr	s15, [r7, #16]
    wheel_status->last_speed = wheel_status->delta_angle / delta_time;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	edd3 6a03 	vldr	s13, [r3, #12]
 8005880:	ed97 7a04 	vldr	s14, [r7, #16]
 8005884:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	edc3 7a01 	vstr	s15, [r3, #4]
    wheel_status->filtered_speed = SMOOTHING_FACTOR * wheel_status->last_speed + (1-SMOOTHING_FACTOR) * wheel_status->filtered_speed;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	4618      	mov	r0, r3
 8005894:	f7fa fe6a 	bl	800056c <__aeabi_f2d>
 8005898:	a317      	add	r3, pc, #92	@ (adr r3, 80058f8 <updateWheelStatusEstimation+0x180>)
 800589a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589e:	f7fa febd 	bl	800061c <__aeabi_dmul>
 80058a2:	4602      	mov	r2, r0
 80058a4:	460b      	mov	r3, r1
 80058a6:	4614      	mov	r4, r2
 80058a8:	461d      	mov	r5, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f7fa fe5c 	bl	800056c <__aeabi_f2d>
 80058b4:	a312      	add	r3, pc, #72	@ (adr r3, 8005900 <updateWheelStatusEstimation+0x188>)
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	f7fa feaf 	bl	800061c <__aeabi_dmul>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4620      	mov	r0, r4
 80058c4:	4629      	mov	r1, r5
 80058c6:	f7fa fcf3 	bl	80002b0 <__adddf3>
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4610      	mov	r0, r2
 80058d0:	4619      	mov	r1, r3
 80058d2:	f7fb f93d 	bl	8000b50 <__aeabi_d2f>
 80058d6:	4602      	mov	r2, r0
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	609a      	str	r2, [r3, #8]
	wheel_status->last_angle = angle;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	601a      	str	r2, [r3, #0]
	wheel_status->last_tick = tick;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	611a      	str	r2, [r3, #16]
    return true;
 80058e8:	2301      	movs	r3, #1
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bdb0      	pop	{r4, r5, r7, pc}
 80058f2:	bf00      	nop
 80058f4:	f3af 8000 	nop.w
 80058f8:	33333333 	.word	0x33333333
 80058fc:	3fd33333 	.word	0x3fd33333
 8005900:	66666666 	.word	0x66666666
 8005904:	3fe66666 	.word	0x3fe66666
 8005908:	3a83126f 	.word	0x3a83126f
 800590c:	54442d18 	.word	0x54442d18
 8005910:	400921fb 	.word	0x400921fb
 8005914:	54442d18 	.word	0x54442d18
 8005918:	401921fb 	.word	0x401921fb
 800591c:	54442d18 	.word	0x54442d18
 8005920:	c00921fb 	.word	0xc00921fb

08005924 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f103 0208 	add.w	r2, r3, #8
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800593c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f103 0208 	add.w	r2, r3, #8
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f103 0208 	add.w	r2, r3, #8
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8005958:	f240 1019 	movw	r0, #281	@ 0x119
 800595c:	f005 fffc 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8005976:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 800597a:	f005 ffed 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800599c:	d103      	bne.n	80059a6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e00c      	b.n	80059c0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	3308      	adds	r3, #8
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	e002      	b.n	80059b4 <vListInsert+0x2e>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d2f6      	bcs.n	80059ae <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 80059ec:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 80059f0:	f005 ffb2 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6892      	ldr	r2, [r2, #8]
 8005a12:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6852      	ldr	r2, [r2, #4]
 8005a1c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d103      	bne.n	8005a30 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	1e5a      	subs	r2, r3, #1
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4619      	mov	r1, r3
 8005a46:	f240 101d 	movw	r0, #285	@ 0x11d
 8005a4a:	f005 ffc1 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
	...

08005a5c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8005a66:	2301      	movs	r3, #1
 8005a68:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10b      	bne.n	8005a8c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8005a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
 8005a8a:	e7fd      	b.n	8005a88 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d05d      	beq.n	8005b4e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d059      	beq.n	8005b4e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	fba3 2302 	umull	r2, r3, r3, r2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d000      	beq.n	8005aae <xQueueGenericReset+0x52>
 8005aac:	2101      	movs	r1, #1
 8005aae:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d14c      	bne.n	8005b4e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8005ab4:	f003 f916 	bl	8008ce4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac0:	6939      	ldr	r1, [r7, #16]
 8005ac2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ac4:	fb01 f303 	mul.w	r3, r1, r3
 8005ac8:	441a      	add	r2, r3
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	6939      	ldr	r1, [r7, #16]
 8005ae8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005aea:	fb01 f303 	mul.w	r3, r1, r3
 8005aee:	441a      	add	r2, r3
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	22ff      	movs	r2, #255	@ 0xff
 8005af8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	22ff      	movs	r2, #255	@ 0xff
 8005b00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d114      	bne.n	8005b34 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01a      	beq.n	8005b48 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	3310      	adds	r3, #16
 8005b16:	4618      	mov	r0, r3
 8005b18:	f001 fdea 	bl	80076f0 <xTaskRemoveFromEventList>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d012      	beq.n	8005b48 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005b22:	4b18      	ldr	r3, [pc, #96]	@ (8005b84 <xQueueGenericReset+0x128>)
 8005b24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	e009      	b.n	8005b48 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	3310      	adds	r3, #16
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7ff fef3 	bl	8005924 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	3324      	adds	r3, #36	@ 0x24
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7ff feee 	bl	8005924 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005b48:	f003 f8fe 	bl	8008d48 <vPortExitCritical>
 8005b4c:	e001      	b.n	8005b52 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10b      	bne.n	8005b70 <xQueueGenericReset+0x114>
    __asm volatile
 8005b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5c:	f383 8811 	msr	BASEPRI, r3
 8005b60:	f3bf 8f6f 	isb	sy
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	60bb      	str	r3, [r7, #8]
}
 8005b6a:	bf00      	nop
 8005b6c:	bf00      	nop
 8005b6e:	e7fd      	b.n	8005b6c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	4619      	mov	r1, r3
 8005b74:	2096      	movs	r0, #150	@ 0x96
 8005b76:	f005 ff2b 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8005b7a:	697b      	ldr	r3, [r7, #20]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	e000ed04 	.word	0xe000ed04

08005b88 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b08c      	sub	sp, #48	@ 0x30
 8005b8c:	af02      	add	r7, sp, #8
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8005b96:	2300      	movs	r3, #0
 8005b98:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10b      	bne.n	8005bb8 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba4:	f383 8811 	msr	BASEPRI, r3
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	623b      	str	r3, [r7, #32]
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d031      	beq.n	8005c22 <xQueueGenericCreateStatic+0x9a>
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d02e      	beq.n	8005c22 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d002      	beq.n	8005bd0 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d028      	beq.n	8005c22 <xQueueGenericCreateStatic+0x9a>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d102      	bne.n	8005bdc <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d122      	bne.n	8005c22 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005bdc:	2350      	movs	r3, #80	@ 0x50
 8005bde:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	2b50      	cmp	r3, #80	@ 0x50
 8005be4:	d00b      	beq.n	8005bfe <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8005be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	61fb      	str	r3, [r7, #28]
}
 8005bf8:	bf00      	nop
 8005bfa:	bf00      	nop
 8005bfc:	e7fd      	b.n	8005bfa <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8005bfe:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c0c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	4613      	mov	r3, r2
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f87a 	bl	8005d14 <prvInitialiseNewQueue>
 8005c20:	e00e      	b.n	8005c40 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10b      	bne.n	8005c40 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	61bb      	str	r3, [r7, #24]
}
 8005c3a:	bf00      	nop
 8005c3c:	bf00      	nop
 8005c3e:	e7fd      	b.n	8005c3c <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	4618      	mov	r0, r3
 8005c44:	f006 f8d6 	bl	800bdf4 <SEGGER_SYSVIEW_ShrinkId>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	2097      	movs	r0, #151	@ 0x97
 8005c4e:	f005 febf 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005c54:	4618      	mov	r0, r3
 8005c56:	3728      	adds	r7, #40	@ 0x28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08a      	sub	sp, #40	@ 0x28
 8005c60:	af02      	add	r7, sp, #8
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	4613      	mov	r3, r2
 8005c68:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d032      	beq.n	8005cda <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005c74:	2100      	movs	r1, #0
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d000      	beq.n	8005c84 <xQueueGenericCreate+0x28>
 8005c82:	2101      	movs	r1, #1
 8005c84:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d127      	bne.n	8005cda <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005c92:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005c96:	d820      	bhi.n	8005cda <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	fb02 f303 	mul.w	r3, r2, r3
 8005ca0:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	3350      	adds	r3, #80	@ 0x50
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f003 f94a 	bl	8008f40 <pvPortMalloc>
 8005cac:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d021      	beq.n	8005cf8 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	3350      	adds	r3, #80	@ 0x50
 8005cbc:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cc6:	79fa      	ldrb	r2, [r7, #7]
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	68b9      	ldr	r1, [r7, #8]
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 f81e 	bl	8005d14 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005cd8:	e00e      	b.n	8005cf8 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10b      	bne.n	8005cf8 <xQueueGenericCreate+0x9c>
    __asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	613b      	str	r3, [r7, #16]
}
 8005cf2:	bf00      	nop
 8005cf4:	bf00      	nop
 8005cf6:	e7fd      	b.n	8005cf4 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f006 f87a 	bl	800bdf4 <SEGGER_SYSVIEW_ShrinkId>
 8005d00:	4603      	mov	r3, r0
 8005d02:	4619      	mov	r1, r3
 8005d04:	2098      	movs	r0, #152	@ 0x98
 8005d06:	f005 fe63 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8005d0a:	69fb      	ldr	r3, [r7, #28]
    }
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3720      	adds	r7, #32
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
 8005d20:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d103      	bne.n	8005d30 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	601a      	str	r2, [r3, #0]
 8005d2e:	e002      	b.n	8005d36 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d42:	2101      	movs	r1, #1
 8005d44:	69b8      	ldr	r0, [r7, #24]
 8005d46:	f7ff fe89 	bl	8005a5c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	78fa      	ldrb	r2, [r7, #3]
 8005d4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005d52:	bf00      	nop
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b082      	sub	sp, #8
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d00e      	beq.n	8005d86 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	2100      	movs	r1, #0
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f825 	bl	8005dd0 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b086      	sub	sp, #24
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	4603      	mov	r3, r0
 8005d96:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005da0:	79fb      	ldrb	r3, [r7, #7]
 8005da2:	461a      	mov	r2, r3
 8005da4:	6939      	ldr	r1, [r7, #16]
 8005da6:	6978      	ldr	r0, [r7, #20]
 8005da8:	f7ff ff58 	bl	8005c5c <xQueueGenericCreate>
 8005dac:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f7ff ffd3 	bl	8005d5a <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f006 f81c 	bl	800bdf4 <SEGGER_SYSVIEW_ShrinkId>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	2099      	movs	r0, #153	@ 0x99
 8005dc2:	f005 fe05 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xNewQueue;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
    }
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b08e      	sub	sp, #56	@ 0x38
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
 8005ddc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005dde:	2300      	movs	r3, #0
 8005de0:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10b      	bne.n	8005e04 <xQueueGenericSend+0x34>
    __asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d103      	bne.n	8005e12 <xQueueGenericSend+0x42>
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <xQueueGenericSend+0x46>
 8005e12:	2301      	movs	r3, #1
 8005e14:	e000      	b.n	8005e18 <xQueueGenericSend+0x48>
 8005e16:	2300      	movs	r3, #0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10b      	bne.n	8005e34 <xQueueGenericSend+0x64>
    __asm volatile
 8005e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e20:	f383 8811 	msr	BASEPRI, r3
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	f3bf 8f4f 	dsb	sy
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e2e:	bf00      	nop
 8005e30:	bf00      	nop
 8005e32:	e7fd      	b.n	8005e30 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d103      	bne.n	8005e42 <xQueueGenericSend+0x72>
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d101      	bne.n	8005e46 <xQueueGenericSend+0x76>
 8005e42:	2301      	movs	r3, #1
 8005e44:	e000      	b.n	8005e48 <xQueueGenericSend+0x78>
 8005e46:	2300      	movs	r3, #0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10b      	bne.n	8005e64 <xQueueGenericSend+0x94>
    __asm volatile
 8005e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	623b      	str	r3, [r7, #32]
}
 8005e5e:	bf00      	nop
 8005e60:	bf00      	nop
 8005e62:	e7fd      	b.n	8005e60 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e64:	f001 fe8e 	bl	8007b84 <xTaskGetSchedulerState>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d102      	bne.n	8005e74 <xQueueGenericSend+0xa4>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <xQueueGenericSend+0xa8>
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <xQueueGenericSend+0xaa>
 8005e78:	2300      	movs	r3, #0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10b      	bne.n	8005e96 <xQueueGenericSend+0xc6>
    __asm volatile
 8005e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e82:	f383 8811 	msr	BASEPRI, r3
 8005e86:	f3bf 8f6f 	isb	sy
 8005e8a:	f3bf 8f4f 	dsb	sy
 8005e8e:	61fb      	str	r3, [r7, #28]
}
 8005e90:	bf00      	nop
 8005e92:	bf00      	nop
 8005e94:	e7fd      	b.n	8005e92 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005e96:	f002 ff25 	bl	8008ce4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d302      	bcc.n	8005eac <xQueueGenericSend+0xdc>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d12d      	bne.n	8005f08 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	68b9      	ldr	r1, [r7, #8]
 8005eb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005eb2:	f000 fb9f 	bl	80065f4 <prvCopyDataToQueue>
 8005eb6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d010      	beq.n	8005ee2 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec2:	3324      	adds	r3, #36	@ 0x24
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f001 fc13 	bl	80076f0 <xTaskRemoveFromEventList>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d013      	beq.n	8005ef8 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005ed0:	4b45      	ldr	r3, [pc, #276]	@ (8005fe8 <xQueueGenericSend+0x218>)
 8005ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	e00a      	b.n	8005ef8 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d007      	beq.n	8005ef8 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005ee8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fe8 <xQueueGenericSend+0x218>)
 8005eea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005ef8:	f002 ff26 	bl	8008d48 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 8005efc:	2101      	movs	r1, #1
 8005efe:	20a1      	movs	r0, #161	@ 0xa1
 8005f00:	f005 fd66 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e06b      	b.n	8005fe0 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d107      	bne.n	8005f1e <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005f0e:	f002 ff1b 	bl	8008d48 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8005f12:	2100      	movs	r1, #0
 8005f14:	20a1      	movs	r0, #161	@ 0xa1
 8005f16:	f005 fd5b 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	e060      	b.n	8005fe0 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d106      	bne.n	8005f32 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005f24:	f107 0314 	add.w	r3, r7, #20
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 fcc3 	bl	80078b4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005f32:	f002 ff09 	bl	8008d48 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005f36:	f001 f897 	bl	8007068 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005f3a:	f002 fed3 	bl	8008ce4 <vPortEnterCritical>
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f44:	b25b      	sxtb	r3, r3
 8005f46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f4a:	d103      	bne.n	8005f54 <xQueueGenericSend+0x184>
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f5a:	b25b      	sxtb	r3, r3
 8005f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f60:	d103      	bne.n	8005f6a <xQueueGenericSend+0x19a>
 8005f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f6a:	f002 feed 	bl	8008d48 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f6e:	1d3a      	adds	r2, r7, #4
 8005f70:	f107 0314 	add.w	r3, r7, #20
 8005f74:	4611      	mov	r1, r2
 8005f76:	4618      	mov	r0, r3
 8005f78:	f001 fcb4 	bl	80078e4 <xTaskCheckForTimeOut>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d124      	bne.n	8005fcc <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f84:	f000 fc2e 	bl	80067e4 <prvIsQueueFull>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d018      	beq.n	8005fc0 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f90:	3310      	adds	r3, #16
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	4611      	mov	r1, r2
 8005f96:	4618      	mov	r0, r3
 8005f98:	f001 fb38 	bl	800760c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005f9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f9e:	f000 fbb9 	bl	8006714 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8005fa2:	f001 f86f 	bl	8007084 <xTaskResumeAll>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f47f af74 	bne.w	8005e96 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8005fae:	4b0e      	ldr	r3, [pc, #56]	@ (8005fe8 <xQueueGenericSend+0x218>)
 8005fb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	f3bf 8f4f 	dsb	sy
 8005fba:	f3bf 8f6f 	isb	sy
 8005fbe:	e76a      	b.n	8005e96 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8005fc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fc2:	f000 fba7 	bl	8006714 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005fc6:	f001 f85d 	bl	8007084 <xTaskResumeAll>
 8005fca:	e764      	b.n	8005e96 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005fcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fce:	f000 fba1 	bl	8006714 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005fd2:	f001 f857 	bl	8007084 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	20a1      	movs	r0, #161	@ 0xa1
 8005fda:	f005 fcf9 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 8005fde:	2300      	movs	r3, #0
        }
    }
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3738      	adds	r7, #56	@ 0x38
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	e000ed04 	.word	0xe000ed04

08005fec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b08c      	sub	sp, #48	@ 0x30
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10b      	bne.n	800601e <xQueueReceive+0x32>
    __asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	623b      	str	r3, [r7, #32]
}
 8006018:	bf00      	nop
 800601a:	bf00      	nop
 800601c:	e7fd      	b.n	800601a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d103      	bne.n	800602c <xQueueReceive+0x40>
 8006024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <xQueueReceive+0x44>
 800602c:	2301      	movs	r3, #1
 800602e:	e000      	b.n	8006032 <xQueueReceive+0x46>
 8006030:	2300      	movs	r3, #0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <xQueueReceive+0x62>
    __asm volatile
 8006036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603a:	f383 8811 	msr	BASEPRI, r3
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	61fb      	str	r3, [r7, #28]
}
 8006048:	bf00      	nop
 800604a:	bf00      	nop
 800604c:	e7fd      	b.n	800604a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800604e:	f001 fd99 	bl	8007b84 <xTaskGetSchedulerState>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d102      	bne.n	800605e <xQueueReceive+0x72>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <xQueueReceive+0x76>
 800605e:	2301      	movs	r3, #1
 8006060:	e000      	b.n	8006064 <xQueueReceive+0x78>
 8006062:	2300      	movs	r3, #0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10b      	bne.n	8006080 <xQueueReceive+0x94>
    __asm volatile
 8006068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606c:	f383 8811 	msr	BASEPRI, r3
 8006070:	f3bf 8f6f 	isb	sy
 8006074:	f3bf 8f4f 	dsb	sy
 8006078:	61bb      	str	r3, [r7, #24]
}
 800607a:	bf00      	nop
 800607c:	bf00      	nop
 800607e:	e7fd      	b.n	800607c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006080:	f002 fe30 	bl	8008ce4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006088:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800608a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608c:	2b00      	cmp	r3, #0
 800608e:	d023      	beq.n	80060d8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006090:	68b9      	ldr	r1, [r7, #8]
 8006092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006094:	f000 fb18 	bl	80066c8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8006098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609a:	1e5a      	subs	r2, r3, #1
 800609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00f      	beq.n	80060c8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060aa:	3310      	adds	r3, #16
 80060ac:	4618      	mov	r0, r3
 80060ae:	f001 fb1f 	bl	80076f0 <xTaskRemoveFromEventList>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d007      	beq.n	80060c8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80060b8:	4b42      	ldr	r3, [pc, #264]	@ (80061c4 <xQueueReceive+0x1d8>)
 80060ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80060c8:	f002 fe3e 	bl	8008d48 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80060cc:	2101      	movs	r1, #1
 80060ce:	20a4      	movs	r0, #164	@ 0xa4
 80060d0:	f005 fc7e 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e071      	b.n	80061bc <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d107      	bne.n	80060ee <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80060de:	f002 fe33 	bl	8008d48 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80060e2:	2100      	movs	r1, #0
 80060e4:	20a4      	movs	r0, #164	@ 0xa4
 80060e6:	f005 fc73 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80060ea:	2300      	movs	r3, #0
 80060ec:	e066      	b.n	80061bc <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80060ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d106      	bne.n	8006102 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80060f4:	f107 0310 	add.w	r3, r7, #16
 80060f8:	4618      	mov	r0, r3
 80060fa:	f001 fbdb 	bl	80078b4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80060fe:	2301      	movs	r3, #1
 8006100:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006102:	f002 fe21 	bl	8008d48 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006106:	f000 ffaf 	bl	8007068 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800610a:	f002 fdeb 	bl	8008ce4 <vPortEnterCritical>
 800610e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006110:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006114:	b25b      	sxtb	r3, r3
 8006116:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800611a:	d103      	bne.n	8006124 <xQueueReceive+0x138>
 800611c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006126:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800612a:	b25b      	sxtb	r3, r3
 800612c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006130:	d103      	bne.n	800613a <xQueueReceive+0x14e>
 8006132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800613a:	f002 fe05 	bl	8008d48 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800613e:	1d3a      	adds	r2, r7, #4
 8006140:	f107 0310 	add.w	r3, r7, #16
 8006144:	4611      	mov	r1, r2
 8006146:	4618      	mov	r0, r3
 8006148:	f001 fbcc 	bl	80078e4 <xTaskCheckForTimeOut>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d123      	bne.n	800619a <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006152:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006154:	f000 fb30 	bl	80067b8 <prvIsQueueEmpty>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d017      	beq.n	800618e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800615e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006160:	3324      	adds	r3, #36	@ 0x24
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	4611      	mov	r1, r2
 8006166:	4618      	mov	r0, r3
 8006168:	f001 fa50 	bl	800760c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800616c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800616e:	f000 fad1 	bl	8006714 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006172:	f000 ff87 	bl	8007084 <xTaskResumeAll>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d181      	bne.n	8006080 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800617c:	4b11      	ldr	r3, [pc, #68]	@ (80061c4 <xQueueReceive+0x1d8>)
 800617e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	f3bf 8f6f 	isb	sy
 800618c:	e778      	b.n	8006080 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800618e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006190:	f000 fac0 	bl	8006714 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006194:	f000 ff76 	bl	8007084 <xTaskResumeAll>
 8006198:	e772      	b.n	8006080 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800619a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800619c:	f000 faba 	bl	8006714 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80061a0:	f000 ff70 	bl	8007084 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061a6:	f000 fb07 	bl	80067b8 <prvIsQueueEmpty>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f43f af67 	beq.w	8006080 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80061b2:	2100      	movs	r1, #0
 80061b4:	20a4      	movs	r0, #164	@ 0xa4
 80061b6:	f005 fc0b 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80061ba:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3730      	adds	r7, #48	@ 0x30
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	e000ed04 	.word	0xe000ed04

080061c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08c      	sub	sp, #48	@ 0x30
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80061d2:	2300      	movs	r3, #0
 80061d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80061da:	2300      	movs	r3, #0
 80061dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10b      	bne.n	80061fc <xQueueSemaphoreTake+0x34>
    __asm volatile
 80061e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	61bb      	str	r3, [r7, #24]
}
 80061f6:	bf00      	nop
 80061f8:	bf00      	nop
 80061fa:	e7fd      	b.n	80061f8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80061fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00b      	beq.n	800621c <xQueueSemaphoreTake+0x54>
    __asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	617b      	str	r3, [r7, #20]
}
 8006216:	bf00      	nop
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800621c:	f001 fcb2 	bl	8007b84 <xTaskGetSchedulerState>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d102      	bne.n	800622c <xQueueSemaphoreTake+0x64>
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d101      	bne.n	8006230 <xQueueSemaphoreTake+0x68>
 800622c:	2301      	movs	r3, #1
 800622e:	e000      	b.n	8006232 <xQueueSemaphoreTake+0x6a>
 8006230:	2300      	movs	r3, #0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10b      	bne.n	800624e <xQueueSemaphoreTake+0x86>
    __asm volatile
 8006236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	613b      	str	r3, [r7, #16]
}
 8006248:	bf00      	nop
 800624a:	bf00      	nop
 800624c:	e7fd      	b.n	800624a <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800624e:	f002 fd49 	bl	8008ce4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006256:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d028      	beq.n	80062b0 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	1e5a      	subs	r2, r3, #1
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d104      	bne.n	8006278 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800626e:	f001 fea1 	bl	8007fb4 <pvTaskIncrementMutexHeldCount>
 8006272:	4602      	mov	r2, r0
 8006274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006276:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00f      	beq.n	80062a0 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006282:	3310      	adds	r3, #16
 8006284:	4618      	mov	r0, r3
 8006286:	f001 fa33 	bl	80076f0 <xTaskRemoveFromEventList>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d007      	beq.n	80062a0 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006290:	4b52      	ldr	r3, [pc, #328]	@ (80063dc <xQueueSemaphoreTake+0x214>)
 8006292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80062a0:	f002 fd52 	bl	8008d48 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 80062a4:	2101      	movs	r1, #1
 80062a6:	20a5      	movs	r0, #165	@ 0xa5
 80062a8:	f005 fb92 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e091      	b.n	80063d4 <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d107      	bne.n	80062c6 <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80062b6:	f002 fd47 	bl	8008d48 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80062ba:	2100      	movs	r1, #0
 80062bc:	20a5      	movs	r0, #165	@ 0xa5
 80062be:	f005 fb87 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80062c2:	2300      	movs	r3, #0
 80062c4:	e086      	b.n	80063d4 <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 80062c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d106      	bne.n	80062da <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80062cc:	f107 0308 	add.w	r3, r7, #8
 80062d0:	4618      	mov	r0, r3
 80062d2:	f001 faef 	bl	80078b4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80062d6:	2301      	movs	r3, #1
 80062d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80062da:	f002 fd35 	bl	8008d48 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80062de:	f000 fec3 	bl	8007068 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80062e2:	f002 fcff 	bl	8008ce4 <vPortEnterCritical>
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062ec:	b25b      	sxtb	r3, r3
 80062ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062f2:	d103      	bne.n	80062fc <xQueueSemaphoreTake+0x134>
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006302:	b25b      	sxtb	r3, r3
 8006304:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006308:	d103      	bne.n	8006312 <xQueueSemaphoreTake+0x14a>
 800630a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006312:	f002 fd19 	bl	8008d48 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006316:	463a      	mov	r2, r7
 8006318:	f107 0308 	add.w	r3, r7, #8
 800631c:	4611      	mov	r1, r2
 800631e:	4618      	mov	r0, r3
 8006320:	f001 fae0 	bl	80078e4 <xTaskCheckForTimeOut>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d132      	bne.n	8006390 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800632a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800632c:	f000 fa44 	bl	80067b8 <prvIsQueueEmpty>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d026      	beq.n	8006384 <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d109      	bne.n	8006352 <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 800633e:	f002 fcd1 	bl	8008ce4 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	4618      	mov	r0, r3
 8006348:	f001 fc3e 	bl	8007bc8 <xTaskPriorityInherit>
 800634c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 800634e:	f002 fcfb 	bl	8008d48 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	3324      	adds	r3, #36	@ 0x24
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f001 f956 	bl	800760c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006360:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006362:	f000 f9d7 	bl	8006714 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006366:	f000 fe8d 	bl	8007084 <xTaskResumeAll>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	f47f af6e 	bne.w	800624e <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8006372:	4b1a      	ldr	r3, [pc, #104]	@ (80063dc <xQueueSemaphoreTake+0x214>)
 8006374:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	e764      	b.n	800624e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8006384:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006386:	f000 f9c5 	bl	8006714 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800638a:	f000 fe7b 	bl	8007084 <xTaskResumeAll>
 800638e:	e75e      	b.n	800624e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8006390:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006392:	f000 f9bf 	bl	8006714 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006396:	f000 fe75 	bl	8007084 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800639a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800639c:	f000 fa0c 	bl	80067b8 <prvIsQueueEmpty>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f43f af53 	beq.w	800624e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80063a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00d      	beq.n	80063ca <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 80063ae:	f002 fc99 	bl	8008ce4 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80063b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80063b4:	f000 f906 	bl	80065c4 <prvGetDisinheritPriorityAfterTimeout>
 80063b8:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	69f9      	ldr	r1, [r7, #28]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f001 fd41 	bl	8007e48 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 80063c6:	f002 fcbf 	bl	8008d48 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80063ca:	2100      	movs	r1, #0
 80063cc:	20a5      	movs	r0, #165	@ 0xa5
 80063ce:	f005 faff 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80063d2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3730      	adds	r7, #48	@ 0x30
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	e000ed04 	.word	0xe000ed04

080063e0 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08e      	sub	sp, #56	@ 0x38
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80063ec:	2300      	movs	r3, #0
 80063ee:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueuePeek( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80063f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10b      	bne.n	8006412 <xQueuePeek+0x32>
    __asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	e7fd      	b.n	800640e <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d103      	bne.n	8006420 <xQueuePeek+0x40>
 8006418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800641a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641c:	2b00      	cmp	r3, #0
 800641e:	d101      	bne.n	8006424 <xQueuePeek+0x44>
 8006420:	2301      	movs	r3, #1
 8006422:	e000      	b.n	8006426 <xQueuePeek+0x46>
 8006424:	2300      	movs	r3, #0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d10b      	bne.n	8006442 <xQueuePeek+0x62>
    __asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	623b      	str	r3, [r7, #32]
}
 800643c:	bf00      	nop
 800643e:	bf00      	nop
 8006440:	e7fd      	b.n	800643e <xQueuePeek+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006442:	f001 fb9f 	bl	8007b84 <xTaskGetSchedulerState>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d102      	bne.n	8006452 <xQueuePeek+0x72>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d101      	bne.n	8006456 <xQueuePeek+0x76>
 8006452:	2301      	movs	r3, #1
 8006454:	e000      	b.n	8006458 <xQueuePeek+0x78>
 8006456:	2300      	movs	r3, #0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10b      	bne.n	8006474 <xQueuePeek+0x94>
    __asm volatile
 800645c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	61fb      	str	r3, [r7, #28]
}
 800646e:	bf00      	nop
 8006470:	bf00      	nop
 8006472:	e7fd      	b.n	8006470 <xQueuePeek+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006474:	f002 fc36 	bl	8008ce4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800647e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006480:	2b00      	cmp	r3, #0
 8006482:	d025      	beq.n	80064d0 <xQueuePeek+0xf0>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8006484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	62bb      	str	r3, [r7, #40]	@ 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800648a:	68b9      	ldr	r1, [r7, #8]
 800648c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800648e:	f000 f91b 	bl	80066c8 <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8006492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006494:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006496:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00f      	beq.n	80064c0 <xQueuePeek+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a2:	3324      	adds	r3, #36	@ 0x24
 80064a4:	4618      	mov	r0, r3
 80064a6:	f001 f923 	bl	80076f0 <xTaskRemoveFromEventList>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d007      	beq.n	80064c0 <xQueuePeek+0xe0>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 80064b0:	4b43      	ldr	r3, [pc, #268]	@ (80065c0 <xQueuePeek+0x1e0>)
 80064b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	f3bf 8f4f 	dsb	sy
 80064bc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80064c0:	f002 fc42 	bl	8008d48 <vPortExitCritical>

                traceRETURN_xQueuePeek( pdPASS );
 80064c4:	2101      	movs	r1, #1
 80064c6:	20a6      	movs	r0, #166	@ 0xa6
 80064c8:	f005 fa82 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e072      	b.n	80065b6 <xQueuePeek+0x1d6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d107      	bne.n	80064e6 <xQueuePeek+0x106>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80064d6:	f002 fc37 	bl	8008d48 <vPortExitCritical>

                    traceQUEUE_PEEK_FAILED( pxQueue );
                    traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 80064da:	2100      	movs	r1, #0
 80064dc:	20a6      	movs	r0, #166	@ 0xa6
 80064de:	f005 fa77 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80064e2:	2300      	movs	r3, #0
 80064e4:	e067      	b.n	80065b6 <xQueuePeek+0x1d6>
                }
                else if( xEntryTimeSet == pdFALSE )
 80064e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d106      	bne.n	80064fa <xQueuePeek+0x11a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80064ec:	f107 0314 	add.w	r3, r7, #20
 80064f0:	4618      	mov	r0, r3
 80064f2:	f001 f9df 	bl	80078b4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80064f6:	2301      	movs	r3, #1
 80064f8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80064fa:	f002 fc25 	bl	8008d48 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 80064fe:	f000 fdb3 	bl	8007068 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006502:	f002 fbef 	bl	8008ce4 <vPortEnterCritical>
 8006506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006508:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800650c:	b25b      	sxtb	r3, r3
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006512:	d103      	bne.n	800651c <xQueuePeek+0x13c>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006528:	d103      	bne.n	8006532 <xQueuePeek+0x152>
 800652a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006532:	f002 fc09 	bl	8008d48 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006536:	1d3a      	adds	r2, r7, #4
 8006538:	f107 0314 	add.w	r3, r7, #20
 800653c:	4611      	mov	r1, r2
 800653e:	4618      	mov	r0, r3
 8006540:	f001 f9d0 	bl	80078e4 <xTaskCheckForTimeOut>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d124      	bne.n	8006594 <xQueuePeek+0x1b4>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800654a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800654c:	f000 f934 	bl	80067b8 <prvIsQueueEmpty>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d018      	beq.n	8006588 <xQueuePeek+0x1a8>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006558:	3324      	adds	r3, #36	@ 0x24
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4611      	mov	r1, r2
 800655e:	4618      	mov	r0, r3
 8006560:	f001 f854 	bl	800760c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006566:	f000 f8d5 	bl	8006714 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800656a:	f000 fd8b 	bl	8007084 <xTaskResumeAll>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	f47f af7f 	bne.w	8006474 <xQueuePeek+0x94>
                {
                    taskYIELD_WITHIN_API();
 8006576:	4b12      	ldr	r3, [pc, #72]	@ (80065c0 <xQueuePeek+0x1e0>)
 8006578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	f3bf 8f4f 	dsb	sy
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	e775      	b.n	8006474 <xQueuePeek+0x94>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8006588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800658a:	f000 f8c3 	bl	8006714 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800658e:	f000 fd79 	bl	8007084 <xTaskResumeAll>
 8006592:	e76f      	b.n	8006474 <xQueuePeek+0x94>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 8006594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006596:	f000 f8bd 	bl	8006714 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800659a:	f000 fd73 	bl	8007084 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800659e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065a0:	f000 f90a 	bl	80067b8 <prvIsQueueEmpty>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f43f af64 	beq.w	8006474 <xQueuePeek+0x94>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 80065ac:	2100      	movs	r1, #0
 80065ae:	20a6      	movs	r0, #166	@ 0xa6
 80065b0:	f005 fa0e 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80065b4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3738      	adds	r7, #56	@ 0x38
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	e000ed04 	.word	0xe000ed04

080065c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d006      	beq.n	80065e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f1c3 0308 	rsb	r3, r3, #8
 80065de:	60fb      	str	r3, [r7, #12]
 80065e0:	e001      	b.n	80065e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80065e2:	2300      	movs	r3, #0
 80065e4:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 80065e6:	68fb      	ldr	r3, [r7, #12]
    }
 80065e8:	4618      	mov	r0, r3
 80065ea:	3714      	adds	r7, #20
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006600:	2300      	movs	r3, #0
 8006602:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006608:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10d      	bne.n	800662e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d14d      	bne.n	80066b6 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	4618      	mov	r0, r3
 8006620:	f001 fb6e 	bl	8007d00 <xTaskPriorityDisinherit>
 8006624:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	609a      	str	r2, [r3, #8]
 800662c:	e043      	b.n	80066b6 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d119      	bne.n	8006668 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6858      	ldr	r0, [r3, #4]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663c:	461a      	mov	r2, r3
 800663e:	68b9      	ldr	r1, [r7, #8]
 8006640:	f005 fdee 	bl	800c220 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664c:	441a      	add	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	429a      	cmp	r2, r3
 800665c:	d32b      	bcc.n	80066b6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	605a      	str	r2, [r3, #4]
 8006666:	e026      	b.n	80066b6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	68d8      	ldr	r0, [r3, #12]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006670:	461a      	mov	r2, r3
 8006672:	68b9      	ldr	r1, [r7, #8]
 8006674:	f005 fdd4 	bl	800c220 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	68da      	ldr	r2, [r3, #12]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006680:	425b      	negs	r3, r3
 8006682:	441a      	add	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	429a      	cmp	r2, r3
 8006692:	d207      	bcs.n	80066a4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	425b      	negs	r3, r3
 800669e:	441a      	add	r2, r3
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d105      	bne.n	80066b6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	3b01      	subs	r3, #1
 80066b4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	1c5a      	adds	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80066be:	697b      	ldr	r3, [r7, #20]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d018      	beq.n	800670c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68da      	ldr	r2, [r3, #12]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e2:	441a      	add	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	68da      	ldr	r2, [r3, #12]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d303      	bcc.n	80066fc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	68d9      	ldr	r1, [r3, #12]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006704:	461a      	mov	r2, r3
 8006706:	6838      	ldr	r0, [r7, #0]
 8006708:	f005 fd8a 	bl	800c220 <memcpy>
    }
}
 800670c:	bf00      	nop
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800671c:	f002 fae2 	bl	8008ce4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006726:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006728:	e011      	b.n	800674e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672e:	2b00      	cmp	r3, #0
 8006730:	d012      	beq.n	8006758 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	3324      	adds	r3, #36	@ 0x24
 8006736:	4618      	mov	r0, r3
 8006738:	f000 ffda 	bl	80076f0 <xTaskRemoveFromEventList>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006742:	f001 f93b 	bl	80079bc <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	3b01      	subs	r3, #1
 800674a:	b2db      	uxtb	r3, r3
 800674c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800674e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006752:	2b00      	cmp	r3, #0
 8006754:	dce9      	bgt.n	800672a <prvUnlockQueue+0x16>
 8006756:	e000      	b.n	800675a <prvUnlockQueue+0x46>
                    break;
 8006758:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	22ff      	movs	r2, #255	@ 0xff
 800675e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006762:	f002 faf1 	bl	8008d48 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006766:	f002 fabd 	bl	8008ce4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006770:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006772:	e011      	b.n	8006798 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d012      	beq.n	80067a2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	3310      	adds	r3, #16
 8006780:	4618      	mov	r0, r3
 8006782:	f000 ffb5 	bl	80076f0 <xTaskRemoveFromEventList>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800678c:	f001 f916 	bl	80079bc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006790:	7bbb      	ldrb	r3, [r7, #14]
 8006792:	3b01      	subs	r3, #1
 8006794:	b2db      	uxtb	r3, r3
 8006796:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800679c:	2b00      	cmp	r3, #0
 800679e:	dce9      	bgt.n	8006774 <prvUnlockQueue+0x60>
 80067a0:	e000      	b.n	80067a4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80067a2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	22ff      	movs	r2, #255	@ 0xff
 80067a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80067ac:	f002 facc 	bl	8008d48 <vPortExitCritical>
}
 80067b0:	bf00      	nop
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80067c0:	f002 fa90 	bl	8008ce4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d102      	bne.n	80067d2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80067cc:	2301      	movs	r3, #1
 80067ce:	60fb      	str	r3, [r7, #12]
 80067d0:	e001      	b.n	80067d6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80067d6:	f002 fab7 	bl	8008d48 <vPortExitCritical>

    return xReturn;
 80067da:	68fb      	ldr	r3, [r7, #12]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80067ec:	f002 fa7a 	bl	8008ce4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d102      	bne.n	8006802 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80067fc:	2301      	movs	r3, #1
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	e001      	b.n	8006806 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006802:	2300      	movs	r3, #0
 8006804:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006806:	f002 fa9f 	bl	8008d48 <vPortExitCritical>

    return xReturn;
 800680a:	68fb      	ldr	r3, [r7, #12]
}
 800680c:	4618      	mov	r0, r3
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d10b      	bne.n	8006840 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	60fb      	str	r3, [r7, #12]
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d024      	beq.n	8006890 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	e01e      	b.n	800688a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800684c:	4a18      	ldr	r2, [pc, #96]	@ (80068b0 <vQueueAddToRegistry+0x9c>)
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	00db      	lsls	r3, r3, #3
 8006852:	4413      	add	r3, r2
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	429a      	cmp	r2, r3
 800685a:	d105      	bne.n	8006868 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	00db      	lsls	r3, r3, #3
 8006860:	4a13      	ldr	r2, [pc, #76]	@ (80068b0 <vQueueAddToRegistry+0x9c>)
 8006862:	4413      	add	r3, r2
 8006864:	613b      	str	r3, [r7, #16]
                    break;
 8006866:	e013      	b.n	8006890 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d10a      	bne.n	8006884 <vQueueAddToRegistry+0x70>
 800686e:	4a10      	ldr	r2, [pc, #64]	@ (80068b0 <vQueueAddToRegistry+0x9c>)
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d104      	bne.n	8006884 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	00db      	lsls	r3, r3, #3
 800687e:	4a0c      	ldr	r2, [pc, #48]	@ (80068b0 <vQueueAddToRegistry+0x9c>)
 8006880:	4413      	add	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	3301      	adds	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2b07      	cmp	r3, #7
 800688e:	d9dd      	bls.n	800684c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d005      	beq.n	80068a2 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 80068a2:	20b6      	movs	r0, #182	@ 0xb6
 80068a4:	f005 f858 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80068a8:	bf00      	nop
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	200002b0 	.word	0x200002b0

080068b4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80068c4:	f002 fa0e 	bl	8008ce4 <vPortEnterCritical>
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068ce:	b25b      	sxtb	r3, r3
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068d4:	d103      	bne.n	80068de <vQueueWaitForMessageRestricted+0x2a>
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068e4:	b25b      	sxtb	r3, r3
 80068e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068ea:	d103      	bne.n	80068f4 <vQueueWaitForMessageRestricted+0x40>
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068f4:	f002 fa28 	bl	8008d48 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d106      	bne.n	800690e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	3324      	adds	r3, #36	@ 0x24
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	68b9      	ldr	r1, [r7, #8]
 8006908:	4618      	mov	r0, r3
 800690a:	f000 fea7 	bl	800765c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800690e:	6978      	ldr	r0, [r7, #20]
 8006910:	f7ff ff00 	bl	8006714 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8006914:	20b9      	movs	r0, #185	@ 0xb9
 8006916:	f005 f81f 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800691a:	bf00      	nop
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8006922:	b580      	push	{r7, lr}
 8006924:	b08e      	sub	sp, #56	@ 0x38
 8006926:	af04      	add	r7, sp, #16
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
 800692e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8006930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006932:	2b00      	cmp	r3, #0
 8006934:	d10b      	bne.n	800694e <prvCreateStaticTask+0x2c>
    __asm volatile
 8006936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693a:	f383 8811 	msr	BASEPRI, r3
 800693e:	f3bf 8f6f 	isb	sy
 8006942:	f3bf 8f4f 	dsb	sy
 8006946:	623b      	str	r3, [r7, #32]
}
 8006948:	bf00      	nop
 800694a:	bf00      	nop
 800694c:	e7fd      	b.n	800694a <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 800694e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10b      	bne.n	800696c <prvCreateStaticTask+0x4a>
    __asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006958:	f383 8811 	msr	BASEPRI, r3
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	61fb      	str	r3, [r7, #28]
}
 8006966:	bf00      	nop
 8006968:	bf00      	nop
 800696a:	e7fd      	b.n	8006968 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 800696c:	23a8      	movs	r3, #168	@ 0xa8
 800696e:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	2ba8      	cmp	r3, #168	@ 0xa8
 8006974:	d00b      	beq.n	800698e <prvCreateStaticTask+0x6c>
    __asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	61bb      	str	r3, [r7, #24]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800698e:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006992:	2b00      	cmp	r3, #0
 8006994:	d01f      	beq.n	80069d6 <prvCreateStaticTask+0xb4>
 8006996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01c      	beq.n	80069d6 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800699c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699e:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80069a0:	22a8      	movs	r2, #168	@ 0xa8
 80069a2:	2100      	movs	r1, #0
 80069a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80069a6:	f005 fbaf 	bl	800c108 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069ae:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80069b8:	2300      	movs	r3, #0
 80069ba:	9303      	str	r3, [sp, #12]
 80069bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069be:	9302      	str	r3, [sp, #8]
 80069c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069c2:	9301      	str	r3, [sp, #4]
 80069c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	68b9      	ldr	r1, [r7, #8]
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 f89e 	bl	8006b10 <prvInitialiseNewTask>
 80069d4:	e001      	b.n	80069da <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 80069d6:	2300      	movs	r3, #0
 80069d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 80069da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80069dc:	4618      	mov	r0, r3
 80069de:	3728      	adds	r7, #40	@ 0x28
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b08a      	sub	sp, #40	@ 0x28
 80069e8:	af04      	add	r7, sp, #16
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
 80069f0:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 80069f2:	2300      	movs	r3, #0
 80069f4:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 80069f6:	f107 0310 	add.w	r3, r7, #16
 80069fa:	9303      	str	r3, [sp, #12]
 80069fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fe:	9302      	str	r3, [sp, #8]
 8006a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a02:	9301      	str	r3, [sp, #4]
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	68b9      	ldr	r1, [r7, #8]
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f7ff ff87 	bl	8006922 <prvCreateStaticTask>
 8006a14:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d002      	beq.n	8006a22 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006a1c:	6978      	ldr	r0, [r7, #20]
 8006a1e:	f000 f91d 	bl	8006c5c <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f005 f9e5 	bl	800bdf4 <SEGGER_SYSVIEW_ShrinkId>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	20bf      	movs	r0, #191	@ 0xbf
 8006a30:	f004 ffce 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006a34:	693b      	ldr	r3, [r7, #16]
    }
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b08a      	sub	sp, #40	@ 0x28
 8006a42:	af04      	add	r7, sp, #16
 8006a44:	60f8      	str	r0, [r7, #12]
 8006a46:	60b9      	str	r1, [r7, #8]
 8006a48:	607a      	str	r2, [r7, #4]
 8006a4a:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4618      	mov	r0, r3
 8006a52:	f002 fa75 	bl	8008f40 <pvPortMalloc>
 8006a56:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d013      	beq.n	8006a86 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8006a5e:	20a8      	movs	r0, #168	@ 0xa8
 8006a60:	f002 fa6e 	bl	8008f40 <pvPortMalloc>
 8006a64:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d008      	beq.n	8006a7e <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006a6c:	22a8      	movs	r2, #168	@ 0xa8
 8006a6e:	2100      	movs	r1, #0
 8006a70:	6978      	ldr	r0, [r7, #20]
 8006a72:	f005 fb49 	bl	800c108 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a7c:	e005      	b.n	8006a8a <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006a7e:	6938      	ldr	r0, [r7, #16]
 8006a80:	f002 fb90 	bl	80091a4 <vPortFree>
 8006a84:	e001      	b.n	8006a8a <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006a86:	2300      	movs	r3, #0
 8006a88:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d011      	beq.n	8006ab4 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9303      	str	r3, [sp, #12]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	9302      	str	r3, [sp, #8]
 8006aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	68b9      	ldr	r1, [r7, #8]
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 f82e 	bl	8006b10 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8006ab4:	697b      	ldr	r3, [r7, #20]
    }
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3718      	adds	r7, #24
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b088      	sub	sp, #32
 8006ac2:	af02      	add	r7, sp, #8
 8006ac4:	60f8      	str	r0, [r7, #12]
 8006ac6:	60b9      	str	r1, [r7, #8]
 8006ac8:	607a      	str	r2, [r7, #4]
 8006aca:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8006acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ace:	9301      	str	r3, [sp, #4]
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	68b9      	ldr	r1, [r7, #8]
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f7ff ffaf 	bl	8006a3e <prvCreateTask>
 8006ae0:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d005      	beq.n	8006af4 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006ae8:	6938      	ldr	r0, [r7, #16]
 8006aea:	f000 f8b7 	bl	8006c5c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006aee:	2301      	movs	r3, #1
 8006af0:	617b      	str	r3, [r7, #20]
 8006af2:	e002      	b.n	8006afa <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006af4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006af8:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	4619      	mov	r1, r3
 8006afe:	20c2      	movs	r0, #194	@ 0xc2
 8006b00:	f004 ff66 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006b04:	697b      	ldr	r3, [r7, #20]
    }
 8006b06:	4618      	mov	r0, r3
 8006b08:	3718      	adds	r7, #24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
 8006b1c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8006b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	461a      	mov	r2, r3
 8006b28:	21a5      	movs	r1, #165	@ 0xa5
 8006b2a:	f005 faed 	bl	800c108 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4413      	add	r3, r2
 8006b3e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	f023 0307 	bic.w	r3, r3, #7
 8006b46:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	f003 0307 	and.w	r3, r3, #7
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00b      	beq.n	8006b6a <prvInitialiseNewTask+0x5a>
    __asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	617b      	str	r3, [r7, #20]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d01e      	beq.n	8006bae <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b70:	2300      	movs	r3, #0
 8006b72:	61fb      	str	r3, [r7, #28]
 8006b74:	e012      	b.n	8006b9c <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	7819      	ldrb	r1, [r3, #0]
 8006b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	4413      	add	r3, r2
 8006b84:	3334      	adds	r3, #52	@ 0x34
 8006b86:	460a      	mov	r2, r1
 8006b88:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006b8a:	68ba      	ldr	r2, [r7, #8]
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	4413      	add	r3, r2
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d006      	beq.n	8006ba4 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	61fb      	str	r3, [r7, #28]
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	2b0f      	cmp	r3, #15
 8006ba0:	d9e9      	bls.n	8006b76 <prvInitialiseNewTask+0x66>
 8006ba2:	e000      	b.n	8006ba6 <prvInitialiseNewTask+0x96>
            {
                break;
 8006ba4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb0:	2b07      	cmp	r3, #7
 8006bb2:	d90b      	bls.n	8006bcc <prvInitialiseNewTask+0xbc>
    __asm volatile
 8006bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb8:	f383 8811 	msr	BASEPRI, r3
 8006bbc:	f3bf 8f6f 	isb	sy
 8006bc0:	f3bf 8f4f 	dsb	sy
 8006bc4:	613b      	str	r3, [r7, #16]
}
 8006bc6:	bf00      	nop
 8006bc8:	bf00      	nop
 8006bca:	e7fd      	b.n	8006bc8 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bce:	2b07      	cmp	r3, #7
 8006bd0:	d901      	bls.n	8006bd6 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bd2:	2307      	movs	r3, #7
 8006bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bda:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006be0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	3304      	adds	r3, #4
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7fe febe 	bl	8005968 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	3318      	adds	r3, #24
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7fe feb9 	bl	8005968 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bfa:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfe:	f1c3 0208 	rsb	r2, r3, #8
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0e:	3354      	adds	r3, #84	@ 0x54
 8006c10:	224c      	movs	r2, #76	@ 0x4c
 8006c12:	2100      	movs	r1, #0
 8006c14:	4618      	mov	r0, r3
 8006c16:	f005 fa77 	bl	800c108 <memset>
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8006c50 <prvInitialiseNewTask+0x140>)
 8006c1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c22:	4a0c      	ldr	r2, [pc, #48]	@ (8006c54 <prvInitialiseNewTask+0x144>)
 8006c24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	4a0b      	ldr	r2, [pc, #44]	@ (8006c58 <prvInitialiseNewTask+0x148>)
 8006c2a:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c2c:	683a      	ldr	r2, [r7, #0]
 8006c2e:	68f9      	ldr	r1, [r7, #12]
 8006c30:	69b8      	ldr	r0, [r7, #24]
 8006c32:	f001 fed7 	bl	80089e4 <pxPortInitialiseStack>
 8006c36:	4602      	mov	r2, r0
 8006c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3a:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c46:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006c48:	bf00      	nop
 8006c4a:	3720      	adds	r7, #32
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	20005320 	.word	0x20005320
 8006c54:	20005388 	.word	0x20005388
 8006c58:	200053f0 	.word	0x200053f0

08006c5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8006c5c:	b5b0      	push	{r4, r5, r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af02      	add	r7, sp, #8
 8006c62:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8006c64:	f002 f83e 	bl	8008ce4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8006c68:	4b51      	ldr	r3, [pc, #324]	@ (8006db0 <prvAddNewTaskToReadyList+0x154>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	4a50      	ldr	r2, [pc, #320]	@ (8006db0 <prvAddNewTaskToReadyList+0x154>)
 8006c70:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8006c72:	4b50      	ldr	r3, [pc, #320]	@ (8006db4 <prvAddNewTaskToReadyList+0x158>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d109      	bne.n	8006c8e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8006c7a:	4a4e      	ldr	r2, [pc, #312]	@ (8006db4 <prvAddNewTaskToReadyList+0x158>)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c80:	4b4b      	ldr	r3, [pc, #300]	@ (8006db0 <prvAddNewTaskToReadyList+0x154>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d110      	bne.n	8006caa <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8006c88:	f000 febc 	bl	8007a04 <prvInitialiseTaskLists>
 8006c8c:	e00d      	b.n	8006caa <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8006c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8006db8 <prvAddNewTaskToReadyList+0x15c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d109      	bne.n	8006caa <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c96:	4b47      	ldr	r3, [pc, #284]	@ (8006db4 <prvAddNewTaskToReadyList+0x158>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d802      	bhi.n	8006caa <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8006ca4:	4a43      	ldr	r2, [pc, #268]	@ (8006db4 <prvAddNewTaskToReadyList+0x158>)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8006caa:	4b44      	ldr	r3, [pc, #272]	@ (8006dbc <prvAddNewTaskToReadyList+0x160>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	4a42      	ldr	r2, [pc, #264]	@ (8006dbc <prvAddNewTaskToReadyList+0x160>)
 8006cb2:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006cb4:	4b41      	ldr	r3, [pc, #260]	@ (8006dbc <prvAddNewTaskToReadyList+0x160>)
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d016      	beq.n	8006cf0 <prvAddNewTaskToReadyList+0x94>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f004 fef7 	bl	800bab8 <SEGGER_SYSVIEW_OnTaskCreate>
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cda:	461d      	mov	r5, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	461c      	mov	r4, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce6:	1ae3      	subs	r3, r4, r3
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	462b      	mov	r3, r5
 8006cec:	f003 fb0c 	bl	800a308 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f004 ff64 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cfc:	4b30      	ldr	r3, [pc, #192]	@ (8006dc0 <prvAddNewTaskToReadyList+0x164>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d903      	bls.n	8006d0c <prvAddNewTaskToReadyList+0xb0>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d08:	4a2d      	ldr	r2, [pc, #180]	@ (8006dc0 <prvAddNewTaskToReadyList+0x164>)
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d10:	492c      	ldr	r1, [pc, #176]	@ (8006dc4 <prvAddNewTaskToReadyList+0x168>)
 8006d12:	4613      	mov	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4413      	add	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	440b      	add	r3, r1
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	60fb      	str	r3, [r7, #12]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	609a      	str	r2, [r3, #8]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	60da      	str	r2, [r3, #12]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	3204      	adds	r2, #4
 8006d38:	605a      	str	r2, [r3, #4]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	1d1a      	adds	r2, r3, #4
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	609a      	str	r2, [r3, #8]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4a1d      	ldr	r2, [pc, #116]	@ (8006dc4 <prvAddNewTaskToReadyList+0x168>)
 8006d50:	441a      	add	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	615a      	str	r2, [r3, #20]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d5a:	491a      	ldr	r1, [pc, #104]	@ (8006dc4 <prvAddNewTaskToReadyList+0x168>)
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	440b      	add	r3, r1
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d6c:	1c59      	adds	r1, r3, #1
 8006d6e:	4815      	ldr	r0, [pc, #84]	@ (8006dc4 <prvAddNewTaskToReadyList+0x168>)
 8006d70:	4613      	mov	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	4403      	add	r3, r0
 8006d7a:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8006d7c:	f001 ffe4 	bl	8008d48 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8006d80:	4b0d      	ldr	r3, [pc, #52]	@ (8006db8 <prvAddNewTaskToReadyList+0x15c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00e      	beq.n	8006da6 <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006d88:	4b0a      	ldr	r3, [pc, #40]	@ (8006db4 <prvAddNewTaskToReadyList+0x158>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d207      	bcs.n	8006da6 <prvAddNewTaskToReadyList+0x14a>
 8006d96:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc8 <prvAddNewTaskToReadyList+0x16c>)
 8006d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d9c:	601a      	str	r2, [r3, #0]
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006da6:	bf00      	nop
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bdb0      	pop	{r4, r5, r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000404 	.word	0x20000404
 8006db4:	200002f0 	.word	0x200002f0
 8006db8:	20000410 	.word	0x20000410
 8006dbc:	20000420 	.word	0x20000420
 8006dc0:	2000040c 	.word	0x2000040c
 8006dc4:	200002f4 	.word	0x200002f4
 8006dc8:	e000ed04 	.word	0xe000ed04

08006dcc <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08a      	sub	sp, #40	@ 0x28
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10b      	bne.n	8006df8 <xTaskDelayUntil+0x2c>
    __asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	617b      	str	r3, [r7, #20]
}
 8006df2:	bf00      	nop
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10b      	bne.n	8006e16 <xTaskDelayUntil+0x4a>
    __asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	613b      	str	r3, [r7, #16]
}
 8006e10:	bf00      	nop
 8006e12:	bf00      	nop
 8006e14:	e7fd      	b.n	8006e12 <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8006e16:	f000 f927 	bl	8007068 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8006e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ecc <xTaskDelayUntil+0x100>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 8006e20:	4b2b      	ldr	r3, [pc, #172]	@ (8006ed0 <xTaskDelayUntil+0x104>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d00b      	beq.n	8006e40 <xTaskDelayUntil+0x74>
    __asm volatile
 8006e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	60fb      	str	r3, [r7, #12]
}
 8006e3a:	bf00      	nop
 8006e3c:	bf00      	nop
 8006e3e:	e7fd      	b.n	8006e3c <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	4413      	add	r3, r2
 8006e48:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	6a3a      	ldr	r2, [r7, #32]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d20b      	bcs.n	8006e6c <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	69fa      	ldr	r2, [r7, #28]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d211      	bcs.n	8006e82 <xTaskDelayUntil+0xb6>
 8006e5e:	69fa      	ldr	r2, [r7, #28]
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d90d      	bls.n	8006e82 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8006e66:	2301      	movs	r3, #1
 8006e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e6a:	e00a      	b.n	8006e82 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	69fa      	ldr	r2, [r7, #28]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d303      	bcc.n	8006e7e <xTaskDelayUntil+0xb2>
 8006e76:	69fa      	ldr	r2, [r7, #28]
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d901      	bls.n	8006e82 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	69fa      	ldr	r2, [r7, #28]
 8006e86:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d006      	beq.n	8006e9c <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006e8e:	69fa      	ldr	r2, [r7, #28]
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2100      	movs	r1, #0
 8006e96:	4618      	mov	r0, r3
 8006e98:	f001 fa3c 	bl	8008314 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8006e9c:	f000 f8f2 	bl	8007084 <xTaskResumeAll>
 8006ea0:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d107      	bne.n	8006eb8 <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8006ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed4 <xTaskDelayUntil+0x108>)
 8006eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eae:	601a      	str	r2, [r3, #0]
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eba:	4619      	mov	r1, r3
 8006ebc:	20c4      	movs	r0, #196	@ 0xc4
 8006ebe:	f004 fd87 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3728      	adds	r7, #40	@ 0x28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	20000408 	.word	0x20000408
 8006ed0:	2000042c 	.word	0x2000042c
 8006ed4:	e000ed04 	.word	0xe000ed04

08006ed8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b090      	sub	sp, #64	@ 0x40
 8006edc:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eea:	e013      	b.n	8006f14 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8006eec:	4a2b      	ldr	r2, [pc, #172]	@ (8006f9c <prvCreateIdleTasks+0xc4>)
 8006eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef0:	4413      	add	r3, r2
 8006ef2:	7819      	ldrb	r1, [r3, #0]
 8006ef4:	f107 0210 	add.w	r2, r7, #16
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efa:	4413      	add	r3, r2
 8006efc:	460a      	mov	r2, r1
 8006efe:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8006f00:	f107 0210 	add.w	r2, r7, #16
 8006f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f06:	4413      	add	r3, r2
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d006      	beq.n	8006f1c <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f10:	3301      	adds	r3, #1
 8006f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f16:	2b0f      	cmp	r3, #15
 8006f18:	dde8      	ble.n	8006eec <prvCreateIdleTasks+0x14>
 8006f1a:	e000      	b.n	8006f1e <prvCreateIdleTasks+0x46>
        {
            break;
 8006f1c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006f1e:	2300      	movs	r3, #0
 8006f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f22:	e031      	b.n	8006f88 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8006f24:	4b1e      	ldr	r3, [pc, #120]	@ (8006fa0 <prvCreateIdleTasks+0xc8>)
 8006f26:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8006f30:	1d3a      	adds	r2, r7, #4
 8006f32:	f107 0108 	add.w	r1, r7, #8
 8006f36:	f107 030c 	add.w	r3, r7, #12
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f001 fa66 	bl	800840c <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	f107 0110 	add.w	r1, r7, #16
 8006f4a:	9202      	str	r2, [sp, #8]
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	2300      	movs	r3, #0
 8006f50:	9300      	str	r3, [sp, #0]
 8006f52:	2300      	movs	r3, #0
 8006f54:	4602      	mov	r2, r0
 8006f56:	6a38      	ldr	r0, [r7, #32]
 8006f58:	f7ff fd44 	bl	80069e4 <xTaskCreateStatic>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	4911      	ldr	r1, [pc, #68]	@ (8006fa4 <prvCreateIdleTasks+0xcc>)
 8006f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8006f66:	4a0f      	ldr	r2, [pc, #60]	@ (8006fa4 <prvCreateIdleTasks+0xcc>)
 8006f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8006f72:	2301      	movs	r3, #1
 8006f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f76:	e001      	b.n	8006f7c <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d006      	beq.n	8006f90 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f84:	3301      	adds	r3, #1
 8006f86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	ddca      	ble.n	8006f24 <prvCreateIdleTasks+0x4c>
 8006f8e:	e000      	b.n	8006f92 <prvCreateIdleTasks+0xba>
        {
            break;
 8006f90:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8006f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3730      	adds	r7, #48	@ 0x30
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	0800c5d0 	.word	0x0800c5d0
 8006fa0:	080079d5 	.word	0x080079d5
 8006fa4:	20000428 	.word	0x20000428

08006fa8 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006fae:	f7ff ff93 	bl	8006ed8 <prvCreateIdleTasks>
 8006fb2:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d102      	bne.n	8006fc0 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8006fba:	f001 fa5b 	bl	8008474 <xTimerCreateTimerTask>
 8006fbe:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d129      	bne.n	800701a <vTaskStartScheduler+0x72>
    __asm volatile
 8006fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	60bb      	str	r3, [r7, #8]
}
 8006fd8:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8006fda:	4b1c      	ldr	r3, [pc, #112]	@ (800704c <vTaskStartScheduler+0xa4>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	3354      	adds	r3, #84	@ 0x54
 8006fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8007050 <vTaskStartScheduler+0xa8>)
 8006fe2:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8007054 <vTaskStartScheduler+0xac>)
 8006fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fea:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006fec:	4b1a      	ldr	r3, [pc, #104]	@ (8007058 <vTaskStartScheduler+0xb0>)
 8006fee:	2201      	movs	r2, #1
 8006ff0:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800705c <vTaskStartScheduler+0xb4>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8006ff8:	4b19      	ldr	r3, [pc, #100]	@ (8007060 <vTaskStartScheduler+0xb8>)
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	4b13      	ldr	r3, [pc, #76]	@ (800704c <vTaskStartScheduler+0xa4>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	429a      	cmp	r2, r3
 8007002:	d102      	bne.n	800700a <vTaskStartScheduler+0x62>
 8007004:	f004 fd3c 	bl	800ba80 <SEGGER_SYSVIEW_OnIdle>
 8007008:	e004      	b.n	8007014 <vTaskStartScheduler+0x6c>
 800700a:	4b10      	ldr	r3, [pc, #64]	@ (800704c <vTaskStartScheduler+0xa4>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4618      	mov	r0, r3
 8007010:	f004 fd94 	bl	800bb3c <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8007014:	f001 fd76 	bl	8008b04 <xPortStartScheduler>
 8007018:	e00f      	b.n	800703a <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007020:	d10b      	bne.n	800703a <vTaskStartScheduler+0x92>
    __asm volatile
 8007022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007026:	f383 8811 	msr	BASEPRI, r3
 800702a:	f3bf 8f6f 	isb	sy
 800702e:	f3bf 8f4f 	dsb	sy
 8007032:	607b      	str	r3, [r7, #4]
}
 8007034:	bf00      	nop
 8007036:	bf00      	nop
 8007038:	e7fd      	b.n	8007036 <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800703a:	4b0a      	ldr	r3, [pc, #40]	@ (8007064 <vTaskStartScheduler+0xbc>)
 800703c:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800703e:	20cd      	movs	r0, #205	@ 0xcd
 8007040:	f004 fc8a 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007044:	bf00      	nop
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	200002f0 	.word	0x200002f0
 8007050:	20000048 	.word	0x20000048
 8007054:	20000424 	.word	0x20000424
 8007058:	20000410 	.word	0x20000410
 800705c:	20000408 	.word	0x20000408
 8007060:	20000428 	.word	0x20000428
 8007064:	0800c6b8 	.word	0x0800c6b8

08007068 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800706c:	4b04      	ldr	r3, [pc, #16]	@ (8007080 <vTaskSuspendAll+0x18>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3301      	adds	r3, #1
 8007072:	4a03      	ldr	r2, [pc, #12]	@ (8007080 <vTaskSuspendAll+0x18>)
 8007074:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8007076:	20cf      	movs	r0, #207	@ 0xcf
 8007078:	f004 fc6e 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 800707c:	bf00      	nop
 800707e:	bd80      	pop	{r7, pc}
 8007080:	2000042c 	.word	0x2000042c

08007084 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b088      	sub	sp, #32
 8007088:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800708a:	2300      	movs	r3, #0
 800708c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800708e:	2300      	movs	r3, #0
 8007090:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8007092:	f001 fe27 	bl	8008ce4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8007096:	2300      	movs	r3, #0
 8007098:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800709a:	4b7a      	ldr	r3, [pc, #488]	@ (8007284 <xTaskResumeAll+0x200>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10b      	bne.n	80070ba <xTaskResumeAll+0x36>
    __asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	603b      	str	r3, [r7, #0]
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	e7fd      	b.n	80070b6 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80070ba:	4b72      	ldr	r3, [pc, #456]	@ (8007284 <xTaskResumeAll+0x200>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3b01      	subs	r3, #1
 80070c0:	4a70      	ldr	r2, [pc, #448]	@ (8007284 <xTaskResumeAll+0x200>)
 80070c2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80070c4:	4b6f      	ldr	r3, [pc, #444]	@ (8007284 <xTaskResumeAll+0x200>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f040 80cf 	bne.w	800726c <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070ce:	4b6e      	ldr	r3, [pc, #440]	@ (8007288 <xTaskResumeAll+0x204>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 80ca 	beq.w	800726c <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070d8:	e093      	b.n	8007202 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80070da:	4b6c      	ldr	r3, [pc, #432]	@ (800728c <xTaskResumeAll+0x208>)
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e6:	60fb      	str	r3, [r7, #12]
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	69fa      	ldr	r2, [r7, #28]
 80070ee:	6a12      	ldr	r2, [r2, #32]
 80070f0:	609a      	str	r2, [r3, #8]
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	69fa      	ldr	r2, [r7, #28]
 80070f8:	69d2      	ldr	r2, [r2, #28]
 80070fa:	605a      	str	r2, [r3, #4]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	3318      	adds	r3, #24
 8007104:	429a      	cmp	r2, r3
 8007106:	d103      	bne.n	8007110 <xTaskResumeAll+0x8c>
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	6a1a      	ldr	r2, [r3, #32]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	605a      	str	r2, [r3, #4]
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	2200      	movs	r2, #0
 8007114:	629a      	str	r2, [r3, #40]	@ 0x28
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	1e5a      	subs	r2, r3, #1
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	695b      	ldr	r3, [r3, #20]
 8007124:	60bb      	str	r3, [r7, #8]
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	69fa      	ldr	r2, [r7, #28]
 800712c:	68d2      	ldr	r2, [r2, #12]
 800712e:	609a      	str	r2, [r3, #8]
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	69fa      	ldr	r2, [r7, #28]
 8007136:	6892      	ldr	r2, [r2, #8]
 8007138:	605a      	str	r2, [r3, #4]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	3304      	adds	r3, #4
 8007142:	429a      	cmp	r2, r3
 8007144:	d103      	bne.n	800714e <xTaskResumeAll+0xca>
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	68da      	ldr	r2, [r3, #12]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	605a      	str	r2, [r3, #4]
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	2200      	movs	r2, #0
 8007152:	615a      	str	r2, [r3, #20]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	1e5a      	subs	r2, r3, #1
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	4618      	mov	r0, r3
 8007162:	f004 fd2d 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800716a:	4b49      	ldr	r3, [pc, #292]	@ (8007290 <xTaskResumeAll+0x20c>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d903      	bls.n	800717a <xTaskResumeAll+0xf6>
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007176:	4a46      	ldr	r2, [pc, #280]	@ (8007290 <xTaskResumeAll+0x20c>)
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800717e:	4945      	ldr	r1, [pc, #276]	@ (8007294 <xTaskResumeAll+0x210>)
 8007180:	4613      	mov	r3, r2
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	440b      	add	r3, r1
 800718a:	3304      	adds	r3, #4
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	607b      	str	r3, [r7, #4]
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	609a      	str	r2, [r3, #8]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	60da      	str	r2, [r3, #12]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	69fa      	ldr	r2, [r7, #28]
 80071a4:	3204      	adds	r2, #4
 80071a6:	605a      	str	r2, [r3, #4]
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	1d1a      	adds	r2, r3, #4
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	609a      	str	r2, [r3, #8]
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071b4:	4613      	mov	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4a35      	ldr	r2, [pc, #212]	@ (8007294 <xTaskResumeAll+0x210>)
 80071be:	441a      	add	r2, r3
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	615a      	str	r2, [r3, #20]
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c8:	4932      	ldr	r1, [pc, #200]	@ (8007294 <xTaskResumeAll+0x210>)
 80071ca:	4613      	mov	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	4413      	add	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	440b      	add	r3, r1
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80071da:	1c59      	adds	r1, r3, #1
 80071dc:	482d      	ldr	r0, [pc, #180]	@ (8007294 <xTaskResumeAll+0x210>)
 80071de:	4613      	mov	r3, r2
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	4403      	add	r3, r0
 80071e8:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007298 <xTaskResumeAll+0x214>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d904      	bls.n	8007202 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80071f8:	4a28      	ldr	r2, [pc, #160]	@ (800729c <xTaskResumeAll+0x218>)
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	2101      	movs	r1, #1
 80071fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007202:	4b22      	ldr	r3, [pc, #136]	@ (800728c <xTaskResumeAll+0x208>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	f47f af67 	bne.w	80070da <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8007212:	f000 fc9b 	bl	8007b4c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007216:	4b22      	ldr	r3, [pc, #136]	@ (80072a0 <xTaskResumeAll+0x21c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d012      	beq.n	8007248 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8007222:	f000 f869 	bl	80072f8 <xTaskIncrementTick>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d004      	beq.n	8007236 <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800722c:	4a1b      	ldr	r2, [pc, #108]	@ (800729c <xTaskResumeAll+0x218>)
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	2101      	movs	r1, #1
 8007232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	3b01      	subs	r3, #1
 800723a:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d1ef      	bne.n	8007222 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 8007242:	4b17      	ldr	r3, [pc, #92]	@ (80072a0 <xTaskResumeAll+0x21c>)
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8007248:	4a14      	ldr	r2, [pc, #80]	@ (800729c <xTaskResumeAll+0x218>)
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00b      	beq.n	800726c <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8007254:	2301      	movs	r3, #1
 8007256:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8007258:	4b0f      	ldr	r3, [pc, #60]	@ (8007298 <xTaskResumeAll+0x214>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4b11      	ldr	r3, [pc, #68]	@ (80072a4 <xTaskResumeAll+0x220>)
 800725e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007262:	601a      	str	r2, [r3, #0]
 8007264:	f3bf 8f4f 	dsb	sy
 8007268:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800726c:	f001 fd6c 	bl	8008d48 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	4619      	mov	r1, r3
 8007274:	20d0      	movs	r0, #208	@ 0xd0
 8007276:	f004 fbab 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800727a:	69bb      	ldr	r3, [r7, #24]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3720      	adds	r7, #32
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	2000042c 	.word	0x2000042c
 8007288:	20000404 	.word	0x20000404
 800728c:	200003c4 	.word	0x200003c4
 8007290:	2000040c 	.word	0x2000040c
 8007294:	200002f4 	.word	0x200002f4
 8007298:	200002f0 	.word	0x200002f0
 800729c:	20000418 	.word	0x20000418
 80072a0:	20000414 	.word	0x20000414
 80072a4:	e000ed04 	.word	0xe000ed04

080072a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b082      	sub	sp, #8
 80072ac:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80072ae:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <xTaskGetTickCount+0x20>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 80072b4:	6879      	ldr	r1, [r7, #4]
 80072b6:	20d1      	movs	r0, #209	@ 0xd1
 80072b8:	f004 fb8a 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 80072bc:	687b      	ldr	r3, [r7, #4]
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3708      	adds	r7, #8
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20000408 	.word	0x20000408

080072cc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072d2:	f001 fdf3 	bl	8008ebc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80072d6:	2300      	movs	r3, #0
 80072d8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80072da:	4b06      	ldr	r3, [pc, #24]	@ (80072f4 <xTaskGetTickCountFromISR+0x28>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	20d2      	movs	r0, #210	@ 0xd2
 80072e4:	f004 fb74 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80072e8:	683b      	ldr	r3, [r7, #0]
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3708      	adds	r7, #8
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	20000408 	.word	0x20000408

080072f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b08a      	sub	sp, #40	@ 0x28
 80072fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80072fe:	2300      	movs	r3, #0
 8007300:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007302:	4b7d      	ldr	r3, [pc, #500]	@ (80074f8 <xTaskIncrementTick+0x200>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	f040 80e6 	bne.w	80074d8 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800730c:	4b7b      	ldr	r3, [pc, #492]	@ (80074fc <xTaskIncrementTick+0x204>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3301      	adds	r3, #1
 8007312:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007314:	4a79      	ldr	r2, [pc, #484]	@ (80074fc <xTaskIncrementTick+0x204>)
 8007316:	6a3b      	ldr	r3, [r7, #32]
 8007318:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800731a:	6a3b      	ldr	r3, [r7, #32]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d121      	bne.n	8007364 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8007320:	4b77      	ldr	r3, [pc, #476]	@ (8007500 <xTaskIncrementTick+0x208>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00b      	beq.n	8007342 <xTaskIncrementTick+0x4a>
    __asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	607b      	str	r3, [r7, #4]
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	e7fd      	b.n	800733e <xTaskIncrementTick+0x46>
 8007342:	4b6f      	ldr	r3, [pc, #444]	@ (8007500 <xTaskIncrementTick+0x208>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	61fb      	str	r3, [r7, #28]
 8007348:	4b6e      	ldr	r3, [pc, #440]	@ (8007504 <xTaskIncrementTick+0x20c>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a6c      	ldr	r2, [pc, #432]	@ (8007500 <xTaskIncrementTick+0x208>)
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	4a6c      	ldr	r2, [pc, #432]	@ (8007504 <xTaskIncrementTick+0x20c>)
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	4b6c      	ldr	r3, [pc, #432]	@ (8007508 <xTaskIncrementTick+0x210>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	3301      	adds	r3, #1
 800735c:	4a6a      	ldr	r2, [pc, #424]	@ (8007508 <xTaskIncrementTick+0x210>)
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	f000 fbf4 	bl	8007b4c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007364:	4b69      	ldr	r3, [pc, #420]	@ (800750c <xTaskIncrementTick+0x214>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6a3a      	ldr	r2, [r7, #32]
 800736a:	429a      	cmp	r2, r3
 800736c:	f0c0 80ad 	bcc.w	80074ca <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007370:	4b63      	ldr	r3, [pc, #396]	@ (8007500 <xTaskIncrementTick+0x208>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d104      	bne.n	8007384 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800737a:	4b64      	ldr	r3, [pc, #400]	@ (800750c <xTaskIncrementTick+0x214>)
 800737c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007380:	601a      	str	r2, [r3, #0]
                    break;
 8007382:	e0a2      	b.n	80074ca <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007384:	4b5e      	ldr	r3, [pc, #376]	@ (8007500 <xTaskIncrementTick+0x208>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8007394:	6a3a      	ldr	r2, [r7, #32]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	429a      	cmp	r2, r3
 800739a:	d203      	bcs.n	80073a4 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800739c:	4a5b      	ldr	r2, [pc, #364]	@ (800750c <xTaskIncrementTick+0x214>)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	6013      	str	r3, [r2, #0]
                        break;
 80073a2:	e092      	b.n	80074ca <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	695b      	ldr	r3, [r3, #20]
 80073a8:	613b      	str	r3, [r7, #16]
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	69ba      	ldr	r2, [r7, #24]
 80073b0:	68d2      	ldr	r2, [r2, #12]
 80073b2:	609a      	str	r2, [r3, #8]
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	69ba      	ldr	r2, [r7, #24]
 80073ba:	6892      	ldr	r2, [r2, #8]
 80073bc:	605a      	str	r2, [r3, #4]
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	685a      	ldr	r2, [r3, #4]
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	3304      	adds	r3, #4
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d103      	bne.n	80073d2 <xTaskIncrementTick+0xda>
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	68da      	ldr	r2, [r3, #12]
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	605a      	str	r2, [r3, #4]
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	2200      	movs	r2, #0
 80073d6:	615a      	str	r2, [r3, #20]
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	1e5a      	subs	r2, r3, #1
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d01e      	beq.n	8007428 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	69db      	ldr	r3, [r3, #28]
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	6a12      	ldr	r2, [r2, #32]
 80073f8:	609a      	str	r2, [r3, #8]
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	69ba      	ldr	r2, [r7, #24]
 8007400:	69d2      	ldr	r2, [r2, #28]
 8007402:	605a      	str	r2, [r3, #4]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	3318      	adds	r3, #24
 800740c:	429a      	cmp	r2, r3
 800740e:	d103      	bne.n	8007418 <xTaskIncrementTick+0x120>
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	6a1a      	ldr	r2, [r3, #32]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	605a      	str	r2, [r3, #4]
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	2200      	movs	r2, #0
 800741c:	629a      	str	r2, [r3, #40]	@ 0x28
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	1e5a      	subs	r2, r3, #1
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	4618      	mov	r0, r3
 800742c:	f004 fbc8 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007434:	4b36      	ldr	r3, [pc, #216]	@ (8007510 <xTaskIncrementTick+0x218>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	429a      	cmp	r2, r3
 800743a:	d903      	bls.n	8007444 <xTaskIncrementTick+0x14c>
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007440:	4a33      	ldr	r2, [pc, #204]	@ (8007510 <xTaskIncrementTick+0x218>)
 8007442:	6013      	str	r3, [r2, #0]
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007448:	4932      	ldr	r1, [pc, #200]	@ (8007514 <xTaskIncrementTick+0x21c>)
 800744a:	4613      	mov	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	4413      	add	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	440b      	add	r3, r1
 8007454:	3304      	adds	r3, #4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	60bb      	str	r3, [r7, #8]
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	68ba      	ldr	r2, [r7, #8]
 800745e:	609a      	str	r2, [r3, #8]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	689a      	ldr	r2, [r3, #8]
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	60da      	str	r2, [r3, #12]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	3204      	adds	r2, #4
 8007470:	605a      	str	r2, [r3, #4]
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	1d1a      	adds	r2, r3, #4
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	609a      	str	r2, [r3, #8]
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747e:	4613      	mov	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	4a23      	ldr	r2, [pc, #140]	@ (8007514 <xTaskIncrementTick+0x21c>)
 8007488:	441a      	add	r2, r3
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	615a      	str	r2, [r3, #20]
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007492:	4920      	ldr	r1, [pc, #128]	@ (8007514 <xTaskIncrementTick+0x21c>)
 8007494:	4613      	mov	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	440b      	add	r3, r1
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	69ba      	ldr	r2, [r7, #24]
 80074a2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80074a4:	1c59      	adds	r1, r3, #1
 80074a6:	481b      	ldr	r0, [pc, #108]	@ (8007514 <xTaskIncrementTick+0x21c>)
 80074a8:	4613      	mov	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	4413      	add	r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4403      	add	r3, r0
 80074b2:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074b8:	4b17      	ldr	r3, [pc, #92]	@ (8007518 <xTaskIncrementTick+0x220>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074be:	429a      	cmp	r2, r3
 80074c0:	f67f af56 	bls.w	8007370 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80074c4:	2301      	movs	r3, #1
 80074c6:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074c8:	e752      	b.n	8007370 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80074ca:	4b14      	ldr	r3, [pc, #80]	@ (800751c <xTaskIncrementTick+0x224>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d007      	beq.n	80074e2 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 80074d2:	2301      	movs	r3, #1
 80074d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80074d6:	e004      	b.n	80074e2 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80074d8:	4b11      	ldr	r3, [pc, #68]	@ (8007520 <xTaskIncrementTick+0x228>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3301      	adds	r3, #1
 80074de:	4a10      	ldr	r2, [pc, #64]	@ (8007520 <xTaskIncrementTick+0x228>)
 80074e0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80074e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e4:	4619      	mov	r1, r3
 80074e6:	20db      	movs	r0, #219	@ 0xdb
 80074e8:	f004 fa72 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80074ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3728      	adds	r7, #40	@ 0x28
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	2000042c 	.word	0x2000042c
 80074fc:	20000408 	.word	0x20000408
 8007500:	200003bc 	.word	0x200003bc
 8007504:	200003c0 	.word	0x200003c0
 8007508:	2000041c 	.word	0x2000041c
 800750c:	20000424 	.word	0x20000424
 8007510:	2000040c 	.word	0x2000040c
 8007514:	200002f4 	.word	0x200002f4
 8007518:	200002f0 	.word	0x200002f0
 800751c:	20000418 	.word	0x20000418
 8007520:	20000414 	.word	0x20000414

08007524 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800752a:	4b31      	ldr	r3, [pc, #196]	@ (80075f0 <vTaskSwitchContext+0xcc>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007532:	4b30      	ldr	r3, [pc, #192]	@ (80075f4 <vTaskSwitchContext+0xd0>)
 8007534:	2201      	movs	r2, #1
 8007536:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8007538:	e056      	b.n	80075e8 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 800753a:	4b2e      	ldr	r3, [pc, #184]	@ (80075f4 <vTaskSwitchContext+0xd0>)
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8007540:	4b2d      	ldr	r3, [pc, #180]	@ (80075f8 <vTaskSwitchContext+0xd4>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	60fb      	str	r3, [r7, #12]
 8007546:	e011      	b.n	800756c <vTaskSwitchContext+0x48>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10b      	bne.n	8007566 <vTaskSwitchContext+0x42>
    __asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	607b      	str	r3, [r7, #4]
}
 8007560:	bf00      	nop
 8007562:	bf00      	nop
 8007564:	e7fd      	b.n	8007562 <vTaskSwitchContext+0x3e>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	3b01      	subs	r3, #1
 800756a:	60fb      	str	r3, [r7, #12]
 800756c:	4923      	ldr	r1, [pc, #140]	@ (80075fc <vTaskSwitchContext+0xd8>)
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	4613      	mov	r3, r2
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	4413      	add	r3, r2
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	440b      	add	r3, r1
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d0e3      	beq.n	8007548 <vTaskSwitchContext+0x24>
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4613      	mov	r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4a1c      	ldr	r2, [pc, #112]	@ (80075fc <vTaskSwitchContext+0xd8>)
 800758c:	4413      	add	r3, r2
 800758e:	60bb      	str	r3, [r7, #8]
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	605a      	str	r2, [r3, #4]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	685a      	ldr	r2, [r3, #4]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	3308      	adds	r3, #8
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d103      	bne.n	80075ae <vTaskSwitchContext+0x8a>
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	68da      	ldr	r2, [r3, #12]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	605a      	str	r2, [r3, #4]
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	4a12      	ldr	r2, [pc, #72]	@ (8007600 <vTaskSwitchContext+0xdc>)
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	4a0f      	ldr	r2, [pc, #60]	@ (80075f8 <vTaskSwitchContext+0xd4>)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 80075be:	4b11      	ldr	r3, [pc, #68]	@ (8007604 <vTaskSwitchContext+0xe0>)
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007600 <vTaskSwitchContext+0xdc>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d102      	bne.n	80075d0 <vTaskSwitchContext+0xac>
 80075ca:	f004 fa59 	bl	800ba80 <SEGGER_SYSVIEW_OnIdle>
 80075ce:	e004      	b.n	80075da <vTaskSwitchContext+0xb6>
 80075d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007600 <vTaskSwitchContext+0xdc>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f004 fab1 	bl	800bb3c <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80075da:	4b09      	ldr	r3, [pc, #36]	@ (8007600 <vTaskSwitchContext+0xdc>)
 80075dc:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 80075de:	4b08      	ldr	r3, [pc, #32]	@ (8007600 <vTaskSwitchContext+0xdc>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3354      	adds	r3, #84	@ 0x54
 80075e4:	4a08      	ldr	r2, [pc, #32]	@ (8007608 <vTaskSwitchContext+0xe4>)
 80075e6:	6013      	str	r3, [r2, #0]
    }
 80075e8:	bf00      	nop
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	2000042c 	.word	0x2000042c
 80075f4:	20000418 	.word	0x20000418
 80075f8:	2000040c 	.word	0x2000040c
 80075fc:	200002f4 	.word	0x200002f4
 8007600:	200002f0 	.word	0x200002f0
 8007604:	20000428 	.word	0x20000428
 8007608:	20000048 	.word	0x20000048

0800760c <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10b      	bne.n	8007634 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007620:	f383 8811 	msr	BASEPRI, r3
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	60fb      	str	r3, [r7, #12]
}
 800762e:	bf00      	nop
 8007630:	bf00      	nop
 8007632:	e7fd      	b.n	8007630 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007634:	4b08      	ldr	r3, [pc, #32]	@ (8007658 <vTaskPlaceOnEventList+0x4c>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3318      	adds	r3, #24
 800763a:	4619      	mov	r1, r3
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7fe f9a2 	bl	8005986 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007642:	2101      	movs	r1, #1
 8007644:	6838      	ldr	r0, [r7, #0]
 8007646:	f000 fe65 	bl	8008314 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800764a:	20e1      	movs	r0, #225	@ 0xe1
 800764c:	f004 f984 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007650:	bf00      	nop
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	200002f0 	.word	0x200002f0

0800765c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10b      	bne.n	8007686 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	613b      	str	r3, [r7, #16]
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	e7fd      	b.n	8007682 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	4b17      	ldr	r3, [pc, #92]	@ (80076ec <vTaskPlaceOnEventListRestricted+0x90>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	61da      	str	r2, [r3, #28]
 8007694:	4b15      	ldr	r3, [pc, #84]	@ (80076ec <vTaskPlaceOnEventListRestricted+0x90>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	6892      	ldr	r2, [r2, #8]
 800769c:	621a      	str	r2, [r3, #32]
 800769e:	4b13      	ldr	r3, [pc, #76]	@ (80076ec <vTaskPlaceOnEventListRestricted+0x90>)
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	3218      	adds	r2, #24
 80076a8:	605a      	str	r2, [r3, #4]
 80076aa:	4b10      	ldr	r3, [pc, #64]	@ (80076ec <vTaskPlaceOnEventListRestricted+0x90>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f103 0218 	add.w	r2, r3, #24
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	609a      	str	r2, [r3, #8]
 80076b6:	4b0d      	ldr	r3, [pc, #52]	@ (80076ec <vTaskPlaceOnEventListRestricted+0x90>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	1c5a      	adds	r2, r3, #1
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d002      	beq.n	80076d4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80076ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076d2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	68b8      	ldr	r0, [r7, #8]
 80076d8:	f000 fe1c 	bl	8008314 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 80076dc:	20e3      	movs	r0, #227	@ 0xe3
 80076de:	f004 f93b 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80076e2:	bf00      	nop
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	200002f0 	.word	0x200002f0

080076f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b08a      	sub	sp, #40	@ 0x28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d10b      	bne.n	800771e <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8007706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	60fb      	str	r3, [r7, #12]
}
 8007718:	bf00      	nop
 800771a:	bf00      	nop
 800771c:	e7fd      	b.n	800771a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800771e:	6a3b      	ldr	r3, [r7, #32]
 8007720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007722:	61fb      	str	r3, [r7, #28]
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	6a3a      	ldr	r2, [r7, #32]
 800772a:	6a12      	ldr	r2, [r2, #32]
 800772c:	609a      	str	r2, [r3, #8]
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	6a3a      	ldr	r2, [r7, #32]
 8007734:	69d2      	ldr	r2, [r2, #28]
 8007736:	605a      	str	r2, [r3, #4]
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	6a3b      	ldr	r3, [r7, #32]
 800773e:	3318      	adds	r3, #24
 8007740:	429a      	cmp	r2, r3
 8007742:	d103      	bne.n	800774c <xTaskRemoveFromEventList+0x5c>
 8007744:	6a3b      	ldr	r3, [r7, #32]
 8007746:	6a1a      	ldr	r2, [r3, #32]
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	605a      	str	r2, [r3, #4]
 800774c:	6a3b      	ldr	r3, [r7, #32]
 800774e:	2200      	movs	r2, #0
 8007750:	629a      	str	r2, [r3, #40]	@ 0x28
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	1e5a      	subs	r2, r3, #1
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800775c:	4b4f      	ldr	r3, [pc, #316]	@ (800789c <xTaskRemoveFromEventList+0x1ac>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d165      	bne.n	8007830 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	617b      	str	r3, [r7, #20]
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	6a3a      	ldr	r2, [r7, #32]
 8007770:	68d2      	ldr	r2, [r2, #12]
 8007772:	609a      	str	r2, [r3, #8]
 8007774:	6a3b      	ldr	r3, [r7, #32]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	6a3a      	ldr	r2, [r7, #32]
 800777a:	6892      	ldr	r2, [r2, #8]
 800777c:	605a      	str	r2, [r3, #4]
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	685a      	ldr	r2, [r3, #4]
 8007782:	6a3b      	ldr	r3, [r7, #32]
 8007784:	3304      	adds	r3, #4
 8007786:	429a      	cmp	r2, r3
 8007788:	d103      	bne.n	8007792 <xTaskRemoveFromEventList+0xa2>
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	68da      	ldr	r2, [r3, #12]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	605a      	str	r2, [r3, #4]
 8007792:	6a3b      	ldr	r3, [r7, #32]
 8007794:	2200      	movs	r2, #0
 8007796:	615a      	str	r2, [r3, #20]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	1e5a      	subs	r2, r3, #1
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80077a2:	6a3b      	ldr	r3, [r7, #32]
 80077a4:	4618      	mov	r0, r3
 80077a6:	f004 fa0b 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077ae:	4b3c      	ldr	r3, [pc, #240]	@ (80078a0 <xTaskRemoveFromEventList+0x1b0>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d903      	bls.n	80077be <xTaskRemoveFromEventList+0xce>
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ba:	4a39      	ldr	r2, [pc, #228]	@ (80078a0 <xTaskRemoveFromEventList+0x1b0>)
 80077bc:	6013      	str	r3, [r2, #0]
 80077be:	6a3b      	ldr	r3, [r7, #32]
 80077c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c2:	4938      	ldr	r1, [pc, #224]	@ (80078a4 <xTaskRemoveFromEventList+0x1b4>)
 80077c4:	4613      	mov	r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4413      	add	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	440b      	add	r3, r1
 80077ce:	3304      	adds	r3, #4
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	613b      	str	r3, [r7, #16]
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	609a      	str	r2, [r3, #8]
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	689a      	ldr	r2, [r3, #8]
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	60da      	str	r2, [r3, #12]
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	6a3a      	ldr	r2, [r7, #32]
 80077e8:	3204      	adds	r2, #4
 80077ea:	605a      	str	r2, [r3, #4]
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	1d1a      	adds	r2, r3, #4
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	609a      	str	r2, [r3, #8]
 80077f4:	6a3b      	ldr	r3, [r7, #32]
 80077f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f8:	4613      	mov	r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4413      	add	r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	4a28      	ldr	r2, [pc, #160]	@ (80078a4 <xTaskRemoveFromEventList+0x1b4>)
 8007802:	441a      	add	r2, r3
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	615a      	str	r2, [r3, #20]
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800780c:	4925      	ldr	r1, [pc, #148]	@ (80078a4 <xTaskRemoveFromEventList+0x1b4>)
 800780e:	4613      	mov	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4413      	add	r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	440b      	add	r3, r1
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	6a3a      	ldr	r2, [r7, #32]
 800781c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800781e:	1c59      	adds	r1, r3, #1
 8007820:	4820      	ldr	r0, [pc, #128]	@ (80078a4 <xTaskRemoveFromEventList+0x1b4>)
 8007822:	4613      	mov	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4403      	add	r3, r0
 800782c:	6019      	str	r1, [r3, #0]
 800782e:	e01b      	b.n	8007868 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007830:	4b1d      	ldr	r3, [pc, #116]	@ (80078a8 <xTaskRemoveFromEventList+0x1b8>)
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	61bb      	str	r3, [r7, #24]
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	69ba      	ldr	r2, [r7, #24]
 800783a:	61da      	str	r2, [r3, #28]
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	6a3b      	ldr	r3, [r7, #32]
 8007842:	621a      	str	r2, [r3, #32]
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	6a3a      	ldr	r2, [r7, #32]
 800784a:	3218      	adds	r2, #24
 800784c:	605a      	str	r2, [r3, #4]
 800784e:	6a3b      	ldr	r3, [r7, #32]
 8007850:	f103 0218 	add.w	r2, r3, #24
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	609a      	str	r2, [r3, #8]
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	4a13      	ldr	r2, [pc, #76]	@ (80078a8 <xTaskRemoveFromEventList+0x1b8>)
 800785c:	629a      	str	r2, [r3, #40]	@ 0x28
 800785e:	4b12      	ldr	r3, [pc, #72]	@ (80078a8 <xTaskRemoveFromEventList+0x1b8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	4a10      	ldr	r2, [pc, #64]	@ (80078a8 <xTaskRemoveFromEventList+0x1b8>)
 8007866:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800786c:	4b0f      	ldr	r3, [pc, #60]	@ (80078ac <xTaskRemoveFromEventList+0x1bc>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007872:	429a      	cmp	r2, r3
 8007874:	d905      	bls.n	8007882 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8007876:	2301      	movs	r3, #1
 8007878:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800787a:	4b0d      	ldr	r3, [pc, #52]	@ (80078b0 <xTaskRemoveFromEventList+0x1c0>)
 800787c:	2201      	movs	r2, #1
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	e001      	b.n	8007886 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8007882:	2300      	movs	r3, #0
 8007884:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8007886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007888:	4619      	mov	r1, r3
 800788a:	20e4      	movs	r0, #228	@ 0xe4
 800788c:	f004 f8a0 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007892:	4618      	mov	r0, r3
 8007894:	3728      	adds	r7, #40	@ 0x28
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	2000042c 	.word	0x2000042c
 80078a0:	2000040c 	.word	0x2000040c
 80078a4:	200002f4 	.word	0x200002f4
 80078a8:	200003c4 	.word	0x200003c4
 80078ac:	200002f0 	.word	0x200002f0
 80078b0:	20000418 	.word	0x20000418

080078b4 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80078bc:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <vTaskInternalSetTimeOutState+0x28>)
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80078c4:	4b06      	ldr	r3, [pc, #24]	@ (80078e0 <vTaskInternalSetTimeOutState+0x2c>)
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 80078cc:	20e7      	movs	r0, #231	@ 0xe7
 80078ce:	f004 f843 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 80078d2:	bf00      	nop
 80078d4:	3708      	adds	r7, #8
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	2000041c 	.word	0x2000041c
 80078e0:	20000408 	.word	0x20000408

080078e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b088      	sub	sp, #32
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10b      	bne.n	800790c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80078f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f8:	f383 8811 	msr	BASEPRI, r3
 80078fc:	f3bf 8f6f 	isb	sy
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	613b      	str	r3, [r7, #16]
}
 8007906:	bf00      	nop
 8007908:	bf00      	nop
 800790a:	e7fd      	b.n	8007908 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d10b      	bne.n	800792a <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8007912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007916:	f383 8811 	msr	BASEPRI, r3
 800791a:	f3bf 8f6f 	isb	sy
 800791e:	f3bf 8f4f 	dsb	sy
 8007922:	60fb      	str	r3, [r7, #12]
}
 8007924:	bf00      	nop
 8007926:	bf00      	nop
 8007928:	e7fd      	b.n	8007926 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800792a:	f001 f9db 	bl	8008ce4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800792e:	4b21      	ldr	r3, [pc, #132]	@ (80079b4 <xTaskCheckForTimeOut+0xd0>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	69ba      	ldr	r2, [r7, #24]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007946:	d102      	bne.n	800794e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007948:	2300      	movs	r3, #0
 800794a:	61fb      	str	r3, [r7, #28]
 800794c:	e026      	b.n	800799c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	4b19      	ldr	r3, [pc, #100]	@ (80079b8 <xTaskCheckForTimeOut+0xd4>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	429a      	cmp	r2, r3
 8007958:	d00a      	beq.n	8007970 <xTaskCheckForTimeOut+0x8c>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	69ba      	ldr	r2, [r7, #24]
 8007960:	429a      	cmp	r2, r3
 8007962:	d305      	bcc.n	8007970 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007964:	2301      	movs	r3, #1
 8007966:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2200      	movs	r2, #0
 800796c:	601a      	str	r2, [r3, #0]
 800796e:	e015      	b.n	800799c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	429a      	cmp	r2, r3
 8007978:	d20b      	bcs.n	8007992 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	1ad2      	subs	r2, r2, r3
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f7ff ff94 	bl	80078b4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800798c:	2300      	movs	r3, #0
 800798e:	61fb      	str	r3, [r7, #28]
 8007990:	e004      	b.n	800799c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	2200      	movs	r2, #0
 8007996:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007998:	2301      	movs	r3, #1
 800799a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800799c:	f001 f9d4 	bl	8008d48 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	4619      	mov	r1, r3
 80079a4:	20e8      	movs	r0, #232	@ 0xe8
 80079a6:	f004 f813 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80079aa:	69fb      	ldr	r3, [r7, #28]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3720      	adds	r7, #32
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	20000408 	.word	0x20000408
 80079b8:	2000041c 	.word	0x2000041c

080079bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80079c0:	4b03      	ldr	r3, [pc, #12]	@ (80079d0 <vTaskMissedYield+0x14>)
 80079c2:	2201      	movs	r2, #1
 80079c4:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 80079c6:	20e9      	movs	r0, #233	@ 0xe9
 80079c8:	f003 ffc6 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
}
 80079cc:	bf00      	nop
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	20000418 	.word	0x20000418

080079d4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b082      	sub	sp, #8
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80079dc:	f000 f852 	bl	8007a84 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80079e0:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <prvIdleTask+0x28>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d9f9      	bls.n	80079dc <prvIdleTask+0x8>
            {
                taskYIELD();
 80079e8:	4b05      	ldr	r3, [pc, #20]	@ (8007a00 <prvIdleTask+0x2c>)
 80079ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80079f8:	e7f0      	b.n	80079dc <prvIdleTask+0x8>
 80079fa:	bf00      	nop
 80079fc:	200002f4 	.word	0x200002f4
 8007a00:	e000ed04 	.word	0xe000ed04

08007a04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	607b      	str	r3, [r7, #4]
 8007a0e:	e00c      	b.n	8007a2a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	4613      	mov	r3, r2
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4413      	add	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4a12      	ldr	r2, [pc, #72]	@ (8007a64 <prvInitialiseTaskLists+0x60>)
 8007a1c:	4413      	add	r3, r2
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fd ff80 	bl	8005924 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	3301      	adds	r3, #1
 8007a28:	607b      	str	r3, [r7, #4]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b07      	cmp	r3, #7
 8007a2e:	d9ef      	bls.n	8007a10 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007a30:	480d      	ldr	r0, [pc, #52]	@ (8007a68 <prvInitialiseTaskLists+0x64>)
 8007a32:	f7fd ff77 	bl	8005924 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007a36:	480d      	ldr	r0, [pc, #52]	@ (8007a6c <prvInitialiseTaskLists+0x68>)
 8007a38:	f7fd ff74 	bl	8005924 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007a3c:	480c      	ldr	r0, [pc, #48]	@ (8007a70 <prvInitialiseTaskLists+0x6c>)
 8007a3e:	f7fd ff71 	bl	8005924 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007a42:	480c      	ldr	r0, [pc, #48]	@ (8007a74 <prvInitialiseTaskLists+0x70>)
 8007a44:	f7fd ff6e 	bl	8005924 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007a48:	480b      	ldr	r0, [pc, #44]	@ (8007a78 <prvInitialiseTaskLists+0x74>)
 8007a4a:	f7fd ff6b 	bl	8005924 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <prvInitialiseTaskLists+0x78>)
 8007a50:	4a05      	ldr	r2, [pc, #20]	@ (8007a68 <prvInitialiseTaskLists+0x64>)
 8007a52:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a54:	4b0a      	ldr	r3, [pc, #40]	@ (8007a80 <prvInitialiseTaskLists+0x7c>)
 8007a56:	4a05      	ldr	r2, [pc, #20]	@ (8007a6c <prvInitialiseTaskLists+0x68>)
 8007a58:	601a      	str	r2, [r3, #0]
}
 8007a5a:	bf00      	nop
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	200002f4 	.word	0x200002f4
 8007a68:	20000394 	.word	0x20000394
 8007a6c:	200003a8 	.word	0x200003a8
 8007a70:	200003c4 	.word	0x200003c4
 8007a74:	200003d8 	.word	0x200003d8
 8007a78:	200003f0 	.word	0x200003f0
 8007a7c:	200003bc 	.word	0x200003bc
 8007a80:	200003c0 	.word	0x200003c0

08007a84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a8a:	e019      	b.n	8007ac0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8007a8c:	f001 f92a 	bl	8008ce4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007a90:	4b10      	ldr	r3, [pc, #64]	@ (8007ad4 <prvCheckTasksWaitingTermination+0x50>)
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f7fd ffad 	bl	80059fc <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8007aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad8 <prvCheckTasksWaitingTermination+0x54>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8007ad8 <prvCheckTasksWaitingTermination+0x54>)
 8007aaa:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8007aac:	4b0b      	ldr	r3, [pc, #44]	@ (8007adc <prvCheckTasksWaitingTermination+0x58>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8007adc <prvCheckTasksWaitingTermination+0x58>)
 8007ab4:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8007ab6:	f001 f947 	bl	8008d48 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f810 	bl	8007ae0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ac0:	4b06      	ldr	r3, [pc, #24]	@ (8007adc <prvCheckTasksWaitingTermination+0x58>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1e1      	bne.n	8007a8c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	200003d8 	.word	0x200003d8
 8007ad8:	20000404 	.word	0x20000404
 8007adc:	200003ec 	.word	0x200003ec

08007ae0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	3354      	adds	r3, #84	@ 0x54
 8007aec:	4618      	mov	r0, r3
 8007aee:	f004 fb13 	bl	800c118 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d108      	bne.n	8007b0e <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b00:	4618      	mov	r0, r3
 8007b02:	f001 fb4f 	bl	80091a4 <vPortFree>
                vPortFree( pxTCB );
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f001 fb4c 	bl	80091a4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007b0c:	e019      	b.n	8007b42 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d103      	bne.n	8007b20 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f001 fb43 	bl	80091a4 <vPortFree>
    }
 8007b1e:	e010      	b.n	8007b42 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b26:	2b02      	cmp	r3, #2
 8007b28:	d00b      	beq.n	8007b42 <prvDeleteTCB+0x62>
    __asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	60fb      	str	r3, [r7, #12]
}
 8007b3c:	bf00      	nop
 8007b3e:	bf00      	nop
 8007b40:	e7fd      	b.n	8007b3e <prvDeleteTCB+0x5e>
    }
 8007b42:	bf00      	nop
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
	...

08007b4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b50:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <prvResetNextTaskUnblockTime+0x30>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d104      	bne.n	8007b64 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007b5a:	4b09      	ldr	r3, [pc, #36]	@ (8007b80 <prvResetNextTaskUnblockTime+0x34>)
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b60:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007b62:	e005      	b.n	8007b70 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007b64:	4b05      	ldr	r3, [pc, #20]	@ (8007b7c <prvResetNextTaskUnblockTime+0x30>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a04      	ldr	r2, [pc, #16]	@ (8007b80 <prvResetNextTaskUnblockTime+0x34>)
 8007b6e:	6013      	str	r3, [r2, #0]
}
 8007b70:	bf00      	nop
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	200003bc 	.word	0x200003bc
 8007b80:	20000424 	.word	0x20000424

08007b84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8007b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bc0 <xTaskGetSchedulerState+0x3c>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d102      	bne.n	8007b98 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007b92:	2301      	movs	r3, #1
 8007b94:	607b      	str	r3, [r7, #4]
 8007b96:	e008      	b.n	8007baa <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007b98:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc4 <xTaskGetSchedulerState+0x40>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d102      	bne.n	8007ba6 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	607b      	str	r3, [r7, #4]
 8007ba4:	e001      	b.n	8007baa <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4619      	mov	r1, r3
 8007bae:	20f5      	movs	r0, #245	@ 0xf5
 8007bb0:	f003 ff0e 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007bb4:	687b      	ldr	r3, [r7, #4]
    }
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	20000410 	.word	0x20000410
 8007bc4:	2000042c 	.word	0x2000042c

08007bc8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d07f      	beq.n	8007cde <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be2:	4b44      	ldr	r3, [pc, #272]	@ (8007cf4 <xTaskPriorityInherit+0x12c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d26f      	bcs.n	8007ccc <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	db06      	blt.n	8007c02 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8007bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8007cf4 <xTaskPriorityInherit+0x12c>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfa:	f1c3 0208 	rsb	r2, r3, #8
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	6959      	ldr	r1, [r3, #20]
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4a39      	ldr	r2, [pc, #228]	@ (8007cf8 <xTaskPriorityInherit+0x130>)
 8007c14:	4413      	add	r3, r2
 8007c16:	4299      	cmp	r1, r3
 8007c18:	d150      	bne.n	8007cbc <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fd feec 	bl	80059fc <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c24:	4b33      	ldr	r3, [pc, #204]	@ (8007cf4 <xTaskPriorityInherit+0x12c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	4618      	mov	r0, r3
 8007c32:	f003 ffc5 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3a:	4b30      	ldr	r3, [pc, #192]	@ (8007cfc <xTaskPriorityInherit+0x134>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d903      	bls.n	8007c4a <xTaskPriorityInherit+0x82>
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c46:	4a2d      	ldr	r2, [pc, #180]	@ (8007cfc <xTaskPriorityInherit+0x134>)
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4e:	492a      	ldr	r1, [pc, #168]	@ (8007cf8 <xTaskPriorityInherit+0x130>)
 8007c50:	4613      	mov	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	440b      	add	r3, r1
 8007c5a:	3304      	adds	r3, #4
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	60fb      	str	r3, [r7, #12]
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	609a      	str	r2, [r3, #8]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	689a      	ldr	r2, [r3, #8]
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	60da      	str	r2, [r3, #12]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	3204      	adds	r2, #4
 8007c76:	605a      	str	r2, [r3, #4]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	1d1a      	adds	r2, r3, #4
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	609a      	str	r2, [r3, #8]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c84:	4613      	mov	r3, r2
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	4413      	add	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8007cf8 <xTaskPriorityInherit+0x130>)
 8007c8e:	441a      	add	r2, r3
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	615a      	str	r2, [r3, #20]
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c98:	4917      	ldr	r1, [pc, #92]	@ (8007cf8 <xTaskPriorityInherit+0x130>)
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4413      	add	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007caa:	1c59      	adds	r1, r3, #1
 8007cac:	4812      	ldr	r0, [pc, #72]	@ (8007cf8 <xTaskPriorityInherit+0x130>)
 8007cae:	4613      	mov	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	4413      	add	r3, r2
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	4403      	add	r3, r0
 8007cb8:	6019      	str	r1, [r3, #0]
 8007cba:	e004      	b.n	8007cc6 <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf4 <xTaskPriorityInherit+0x12c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	617b      	str	r3, [r7, #20]
 8007cca:	e008      	b.n	8007cde <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007cd0:	4b08      	ldr	r3, [pc, #32]	@ (8007cf4 <xTaskPriorityInherit+0x12c>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d201      	bcs.n	8007cde <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	20f6      	movs	r0, #246	@ 0xf6
 8007ce4:	f003 fe74 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007ce8:	697b      	ldr	r3, [r7, #20]
    }
 8007cea:	4618      	mov	r0, r3
 8007cec:	3718      	adds	r7, #24
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	200002f0 	.word	0x200002f0
 8007cf8:	200002f4 	.word	0x200002f4
 8007cfc:	2000040c 	.word	0x2000040c

08007d00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b088      	sub	sp, #32
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 8087 	beq.w	8007e26 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007d18:	4b48      	ldr	r3, [pc, #288]	@ (8007e3c <xTaskPriorityDisinherit+0x13c>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	69ba      	ldr	r2, [r7, #24]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d00b      	beq.n	8007d3a <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d26:	f383 8811 	msr	BASEPRI, r3
 8007d2a:	f3bf 8f6f 	isb	sy
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	613b      	str	r3, [r7, #16]
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	e7fd      	b.n	8007d36 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10b      	bne.n	8007d5a <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
 8007d52:	60fb      	str	r3, [r7, #12]
}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop
 8007d58:	e7fd      	b.n	8007d56 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d5e:	1e5a      	subs	r2, r3, #1
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d05a      	beq.n	8007e26 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d156      	bne.n	8007e26 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	3304      	adds	r3, #4
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7fd fe3d 	bl	80059fc <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8e:	f1c3 0208 	rsb	r2, r3, #8
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f003 ff11 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da2:	4b27      	ldr	r3, [pc, #156]	@ (8007e40 <xTaskPriorityDisinherit+0x140>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d903      	bls.n	8007db2 <xTaskPriorityDisinherit+0xb2>
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dae:	4a24      	ldr	r2, [pc, #144]	@ (8007e40 <xTaskPriorityDisinherit+0x140>)
 8007db0:	6013      	str	r3, [r2, #0]
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007db6:	4923      	ldr	r1, [pc, #140]	@ (8007e44 <xTaskPriorityDisinherit+0x144>)
 8007db8:	4613      	mov	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	440b      	add	r3, r1
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	609a      	str	r2, [r3, #8]
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	689a      	ldr	r2, [r3, #8]
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	60da      	str	r2, [r3, #12]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	69ba      	ldr	r2, [r7, #24]
 8007ddc:	3204      	adds	r2, #4
 8007dde:	605a      	str	r2, [r3, #4]
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	1d1a      	adds	r2, r3, #4
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	609a      	str	r2, [r3, #8]
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dec:	4613      	mov	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4a13      	ldr	r2, [pc, #76]	@ (8007e44 <xTaskPriorityDisinherit+0x144>)
 8007df6:	441a      	add	r2, r3
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	615a      	str	r2, [r3, #20]
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e00:	4910      	ldr	r1, [pc, #64]	@ (8007e44 <xTaskPriorityDisinherit+0x144>)
 8007e02:	4613      	mov	r3, r2
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	4413      	add	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	440b      	add	r3, r1
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e12:	1c59      	adds	r1, r3, #1
 8007e14:	480b      	ldr	r0, [pc, #44]	@ (8007e44 <xTaskPriorityDisinherit+0x144>)
 8007e16:	4613      	mov	r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	4413      	add	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4403      	add	r3, r0
 8007e20:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007e22:	2301      	movs	r3, #1
 8007e24:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	4619      	mov	r1, r3
 8007e2a:	20f7      	movs	r0, #247	@ 0xf7
 8007e2c:	f003 fdd0 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8007e30:	69fb      	ldr	r3, [r7, #28]
    }
 8007e32:	4618      	mov	r0, r3
 8007e34:	3720      	adds	r7, #32
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200002f0 	.word	0x200002f0
 8007e40:	2000040c 	.word	0x2000040c
 8007e44:	200002f4 	.word	0x200002f4

08007e48 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b08a      	sub	sp, #40	@ 0x28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e56:	2301      	movs	r3, #1
 8007e58:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 809b 	beq.w	8007f98 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10b      	bne.n	8007e82 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8007e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6e:	f383 8811 	msr	BASEPRI, r3
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	613b      	str	r3, [r7, #16]
}
 8007e7c:	bf00      	nop
 8007e7e:	bf00      	nop
 8007e80:	e7fd      	b.n	8007e7e <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d902      	bls.n	8007e92 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e90:	e002      	b.n	8007e98 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8007e92:	6a3b      	ldr	r3, [r7, #32]
 8007e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e96:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8007e98:	6a3b      	ldr	r3, [r7, #32]
 8007e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d07a      	beq.n	8007f98 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007ea2:	6a3b      	ldr	r3, [r7, #32]
 8007ea4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d175      	bne.n	8007f98 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8007eac:	4b3e      	ldr	r3, [pc, #248]	@ (8007fa8 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6a3a      	ldr	r2, [r7, #32]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d10b      	bne.n	8007ece <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60fb      	str	r3, [r7, #12]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed2:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed8:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007eda:	6a3b      	ldr	r3, [r7, #32]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	db04      	blt.n	8007eec <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee4:	f1c3 0208 	rsb	r2, r3, #8
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	6959      	ldr	r1, [r3, #20]
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4413      	add	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4a2c      	ldr	r2, [pc, #176]	@ (8007fac <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8007efc:	4413      	add	r3, r2
 8007efe:	4299      	cmp	r1, r3
 8007f00:	d14a      	bne.n	8007f98 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	3304      	adds	r3, #4
 8007f06:	4618      	mov	r0, r3
 8007f08:	f7fd fd78 	bl	80059fc <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8007f0c:	6a3b      	ldr	r3, [r7, #32]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f003 fe56 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f18:	4b25      	ldr	r3, [pc, #148]	@ (8007fb0 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d903      	bls.n	8007f28 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 8007f20:	6a3b      	ldr	r3, [r7, #32]
 8007f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f24:	4a22      	ldr	r2, [pc, #136]	@ (8007fb0 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8007f26:	6013      	str	r3, [r2, #0]
 8007f28:	6a3b      	ldr	r3, [r7, #32]
 8007f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f2c:	491f      	ldr	r1, [pc, #124]	@ (8007fac <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8007f2e:	4613      	mov	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	440b      	add	r3, r1
 8007f38:	3304      	adds	r3, #4
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	617b      	str	r3, [r7, #20]
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	609a      	str	r2, [r3, #8]
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	689a      	ldr	r2, [r3, #8]
 8007f48:	6a3b      	ldr	r3, [r7, #32]
 8007f4a:	60da      	str	r2, [r3, #12]
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	6a3a      	ldr	r2, [r7, #32]
 8007f52:	3204      	adds	r2, #4
 8007f54:	605a      	str	r2, [r3, #4]
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	1d1a      	adds	r2, r3, #4
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	609a      	str	r2, [r3, #8]
 8007f5e:	6a3b      	ldr	r3, [r7, #32]
 8007f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f62:	4613      	mov	r3, r2
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	4413      	add	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4a10      	ldr	r2, [pc, #64]	@ (8007fac <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8007f6c:	441a      	add	r2, r3
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	615a      	str	r2, [r3, #20]
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f76:	490d      	ldr	r1, [pc, #52]	@ (8007fac <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8007f78:	4613      	mov	r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	4413      	add	r3, r2
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	440b      	add	r3, r1
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6a3a      	ldr	r2, [r7, #32]
 8007f86:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007f88:	1c59      	adds	r1, r3, #1
 8007f8a:	4808      	ldr	r0, [pc, #32]	@ (8007fac <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	4413      	add	r3, r2
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4403      	add	r3, r0
 8007f96:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 8007f98:	20f8      	movs	r0, #248	@ 0xf8
 8007f9a:	f003 fcdd 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8007f9e:	bf00      	nop
 8007fa0:	3728      	adds	r7, #40	@ 0x28
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	200002f0 	.word	0x200002f0
 8007fac:	200002f4 	.word	0x200002f4
 8007fb0:	2000040c 	.word	0x2000040c

08007fb4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <pvTaskIncrementMutexHeldCount+0x38>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d004      	beq.n	8007fd0 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fca:	1c5a      	adds	r2, r3, #1
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f003 ff0e 	bl	800bdf4 <SEGGER_SYSVIEW_ShrinkId>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	4619      	mov	r1, r3
 8007fdc:	20fe      	movs	r0, #254	@ 0xfe
 8007fde:	f003 fcf7 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 8007fe2:	687b      	ldr	r3, [r7, #4]
    }
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3708      	adds	r7, #8
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	200002f0 	.word	0x200002f0

08007ff0 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b088      	sub	sp, #32
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xAlreadyYielded, xShouldBlock = pdFALSE;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	61fb      	str	r3, [r7, #28]

        traceENTER_ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <ulTaskGenericNotifyTake+0x2e>
    __asm volatile
 8008006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800800a:	f383 8811 	msr	BASEPRI, r3
 800800e:	f3bf 8f6f 	isb	sy
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	613b      	str	r3, [r7, #16]
}
 8008018:	bf00      	nop
 800801a:	bf00      	nop
 800801c:	e7fd      	b.n	800801a <ulTaskGenericNotifyTake+0x2a>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 800801e:	f7ff f823 	bl	8007068 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check if a notification
             * has occurred and set the flag to indicate that we are waiting for
             * a notification. If we do not do so, a notification sent from an ISR
             * will get lost. */
            taskENTER_CRITICAL();
 8008022:	f000 fe5f 	bl	8008ce4 <vPortEnterCritical>
            {
                /* Only block if the notification count is not already non-zero. */
                if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] == 0U )
 8008026:	4b2f      	ldr	r3, [pc, #188]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	3228      	adds	r2, #40	@ 0x28
 800802e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d10b      	bne.n	800804e <ulTaskGenericNotifyTake+0x5e>
                {
                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 8008036:	4b2b      	ldr	r3, [pc, #172]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	4413      	add	r3, r2
 800803e:	33a4      	adds	r3, #164	@ 0xa4
 8008040:	2201      	movs	r2, #1
 8008042:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d001      	beq.n	800804e <ulTaskGenericNotifyTake+0x5e>
                    {
                        xShouldBlock = pdTRUE;
 800804a:	2301      	movs	r3, #1
 800804c:	61fb      	str	r3, [r7, #28]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 800804e:	f000 fe7b 	bl	8008d48 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	2b01      	cmp	r3, #1
 8008056:	d103      	bne.n	8008060 <ulTaskGenericNotifyTake+0x70>
            {
                traceTASK_NOTIFY_TAKE_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008058:	2101      	movs	r1, #1
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f95a 	bl	8008314 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8008060:	f7ff f810 	bl	8007084 <xTaskResumeAll>
 8008064:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d10a      	bne.n	8008082 <ulTaskGenericNotifyTake+0x92>
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d107      	bne.n	8008082 <ulTaskGenericNotifyTake+0x92>
        {
            taskYIELD_WITHIN_API();
 8008072:	4b1d      	ldr	r3, [pc, #116]	@ (80080e8 <ulTaskGenericNotifyTake+0xf8>)
 8008074:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008078:	601a      	str	r2, [r3, #0]
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8008082:	f000 fe2f 	bl	8008ce4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE( uxIndexToWaitOn );
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 8008086:	4b17      	ldr	r3, [pc, #92]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	3228      	adds	r2, #40	@ 0x28
 800808e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008092:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0U )
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d012      	beq.n	80080c0 <ulTaskGenericNotifyTake+0xd0>
            {
                if( xClearCountOnExit != pdFALSE )
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d007      	beq.n	80080b0 <ulTaskGenericNotifyTake+0xc0>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ( uint32_t ) 0U;
 80080a0:	4b10      	ldr	r3, [pc, #64]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	3228      	adds	r2, #40	@ 0x28
 80080a8:	2100      	movs	r1, #0
 80080aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80080ae:	e007      	b.n	80080c0 <ulTaskGenericNotifyTake+0xd0>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ulReturn - ( uint32_t ) 1;
 80080b0:	4b0c      	ldr	r3, [pc, #48]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	697a      	ldr	r2, [r7, #20]
 80080b6:	1e51      	subs	r1, r2, #1
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	3228      	adds	r2, #40	@ 0x28
 80080bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 80080c0:	4b08      	ldr	r3, [pc, #32]	@ (80080e4 <ulTaskGenericNotifyTake+0xf4>)
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	4413      	add	r3, r2
 80080c8:	33a4      	adds	r3, #164	@ 0xa4
 80080ca:	2200      	movs	r2, #0
 80080cc:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80080ce:	f000 fe3b 	bl	8008d48 <vPortExitCritical>

        traceRETURN_ulTaskGenericNotifyTake( ulReturn );
 80080d2:	6979      	ldr	r1, [r7, #20]
 80080d4:	20ff      	movs	r0, #255	@ 0xff
 80080d6:	f003 fc7b 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return ulReturn;
 80080da:	697b      	ldr	r3, [r7, #20]
    }
 80080dc:	4618      	mov	r0, r3
 80080de:	3720      	adds	r7, #32
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	200002f0 	.word	0x200002f0
 80080e8:	e000ed04 	.word	0xe000ed04

080080ec <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b090      	sub	sp, #64	@ 0x40
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_vTaskGenericNotifyGiveFromISR( xTaskToNotify, uxIndexToNotify, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10b      	bne.n	8008116 <vTaskGenericNotifyGiveFromISR+0x2a>
    __asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00b      	beq.n	8008134 <vTaskGenericNotifyGiveFromISR+0x48>
    __asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	623b      	str	r3, [r7, #32]
}
 800812e:	bf00      	nop
 8008130:	bf00      	nop
 8008132:	e7fd      	b.n	8008130 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008134:	f000 fec2 	bl	8008ebc <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 800813c:	f3ef 8211 	mrs	r2, BASEPRI
 8008140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008144:	f383 8811 	msr	BASEPRI, r3
 8008148:	f3bf 8f6f 	isb	sy
 800814c:	f3bf 8f4f 	dsb	sy
 8008150:	61fa      	str	r2, [r7, #28]
 8008152:	61bb      	str	r3, [r7, #24]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8008154:	69fb      	ldr	r3, [r7, #28]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8008156:	63bb      	str	r3, [r7, #56]	@ 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8008158:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	4413      	add	r3, r2
 800815e:	33a4      	adds	r3, #164	@ 0xa4
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8008166:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	4413      	add	r3, r2
 800816c:	33a4      	adds	r3, #164	@ 0xa4
 800816e:	2202      	movs	r2, #2
 8008170:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8008172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	3228      	adds	r2, #40	@ 0x28
 8008178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800817c:	1c59      	adds	r1, r3, #1
 800817e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008180:	68ba      	ldr	r2, [r7, #8]
 8008182:	3228      	adds	r2, #40	@ 0x28
 8008184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008188:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800818c:	2b01      	cmp	r3, #1
 800818e:	f040 80a6 	bne.w	80082de <vTaskGenericNotifyGiveFromISR+0x1f2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00b      	beq.n	80081b2 <vTaskGenericNotifyGiveFromISR+0xc6>
    __asm volatile
 800819a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819e:	f383 8811 	msr	BASEPRI, r3
 80081a2:	f3bf 8f6f 	isb	sy
 80081a6:	f3bf 8f4f 	dsb	sy
 80081aa:	617b      	str	r3, [r7, #20]
}
 80081ac:	bf00      	nop
 80081ae:	bf00      	nop
 80081b0:	e7fd      	b.n	80081ae <vTaskGenericNotifyGiveFromISR+0xc2>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80081b2:	4b52      	ldr	r3, [pc, #328]	@ (80082fc <vTaskGenericNotifyGiveFromISR+0x210>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d165      	bne.n	8008286 <vTaskGenericNotifyGiveFromISR+0x19a>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80081ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081bc:	695b      	ldr	r3, [r3, #20]
 80081be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80081c6:	68d2      	ldr	r2, [r2, #12]
 80081c8:	609a      	str	r2, [r3, #8]
 80081ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80081d0:	6892      	ldr	r2, [r2, #8]
 80081d2:	605a      	str	r2, [r3, #4]
 80081d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081da:	3304      	adds	r3, #4
 80081dc:	429a      	cmp	r2, r3
 80081de:	d103      	bne.n	80081e8 <vTaskGenericNotifyGiveFromISR+0xfc>
 80081e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081e2:	68da      	ldr	r2, [r3, #12]
 80081e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e6:	605a      	str	r2, [r3, #4]
 80081e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ea:	2200      	movs	r2, #0
 80081ec:	615a      	str	r2, [r3, #20]
 80081ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	1e5a      	subs	r2, r3, #1
 80081f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f6:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80081f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081fa:	4618      	mov	r0, r3
 80081fc:	f003 fce0 	bl	800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008204:	4b3e      	ldr	r3, [pc, #248]	@ (8008300 <vTaskGenericNotifyGiveFromISR+0x214>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	429a      	cmp	r2, r3
 800820a:	d903      	bls.n	8008214 <vTaskGenericNotifyGiveFromISR+0x128>
 800820c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800820e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008210:	4a3b      	ldr	r2, [pc, #236]	@ (8008300 <vTaskGenericNotifyGiveFromISR+0x214>)
 8008212:	6013      	str	r3, [r2, #0]
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008218:	493a      	ldr	r1, [pc, #232]	@ (8008304 <vTaskGenericNotifyGiveFromISR+0x218>)
 800821a:	4613      	mov	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	440b      	add	r3, r1
 8008224:	3304      	adds	r3, #4
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800822a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800822c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800822e:	609a      	str	r2, [r3, #8]
 8008230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008232:	689a      	ldr	r2, [r3, #8]
 8008234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008236:	60da      	str	r2, [r3, #12]
 8008238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800823e:	3204      	adds	r2, #4
 8008240:	605a      	str	r2, [r3, #4]
 8008242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008244:	1d1a      	adds	r2, r3, #4
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	609a      	str	r2, [r3, #8]
 800824a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800824c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800824e:	4613      	mov	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4a2b      	ldr	r2, [pc, #172]	@ (8008304 <vTaskGenericNotifyGiveFromISR+0x218>)
 8008258:	441a      	add	r2, r3
 800825a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800825c:	615a      	str	r2, [r3, #20]
 800825e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008262:	4928      	ldr	r1, [pc, #160]	@ (8008304 <vTaskGenericNotifyGiveFromISR+0x218>)
 8008264:	4613      	mov	r3, r2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	440b      	add	r3, r1
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008272:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008274:	1c59      	adds	r1, r3, #1
 8008276:	4823      	ldr	r0, [pc, #140]	@ (8008304 <vTaskGenericNotifyGiveFromISR+0x218>)
 8008278:	4613      	mov	r3, r2
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	4413      	add	r3, r2
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	4403      	add	r3, r0
 8008282:	6019      	str	r1, [r3, #0]
 8008284:	e01b      	b.n	80082be <vTaskGenericNotifyGiveFromISR+0x1d2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008286:	4b20      	ldr	r3, [pc, #128]	@ (8008308 <vTaskGenericNotifyGiveFromISR+0x21c>)
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	633b      	str	r3, [r7, #48]	@ 0x30
 800828c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800828e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008290:	61da      	str	r2, [r3, #28]
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	689a      	ldr	r2, [r3, #8]
 8008296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008298:	621a      	str	r2, [r3, #32]
 800829a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80082a0:	3218      	adds	r2, #24
 80082a2:	605a      	str	r2, [r3, #4]
 80082a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082a6:	f103 0218 	add.w	r2, r3, #24
 80082aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ac:	609a      	str	r2, [r3, #8]
 80082ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b0:	4a15      	ldr	r2, [pc, #84]	@ (8008308 <vTaskGenericNotifyGiveFromISR+0x21c>)
 80082b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80082b4:	4b14      	ldr	r3, [pc, #80]	@ (8008308 <vTaskGenericNotifyGiveFromISR+0x21c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3301      	adds	r3, #1
 80082ba:	4a13      	ldr	r2, [pc, #76]	@ (8008308 <vTaskGenericNotifyGiveFromISR+0x21c>)
 80082bc:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c2:	4b12      	ldr	r3, [pc, #72]	@ (800830c <vTaskGenericNotifyGiveFromISR+0x220>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d908      	bls.n	80082de <vTaskGenericNotifyGiveFromISR+0x1f2>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d002      	beq.n	80082d8 <vTaskGenericNotifyGiveFromISR+0x1ec>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2201      	movs	r2, #1
 80082d6:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter in an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 80082d8:	4b0d      	ldr	r3, [pc, #52]	@ (8008310 <vTaskGenericNotifyGiveFromISR+0x224>)
 80082da:	2201      	movs	r2, #1
 80082dc:	601a      	str	r2, [r3, #0]
 80082de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80082e8:	bf00      	nop
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_vTaskGenericNotifyGiveFromISR();
 80082ea:	f240 1003 	movw	r0, #259	@ 0x103
 80082ee:	f003 fb33 	bl	800b958 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80082f2:	bf00      	nop
 80082f4:	3740      	adds	r7, #64	@ 0x40
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	2000042c 	.word	0x2000042c
 8008300:	2000040c 	.word	0x2000040c
 8008304:	200002f4 	.word	0x200002f4
 8008308:	200003c4 	.word	0x200003c4
 800830c:	200002f0 	.word	0x200002f0
 8008310:	20000418 	.word	0x20000418

08008314 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b088      	sub	sp, #32
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800831e:	4b35      	ldr	r3, [pc, #212]	@ (80083f4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8008324:	4b34      	ldr	r3, [pc, #208]	@ (80083f8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800832a:	4b34      	ldr	r3, [pc, #208]	@ (80083fc <prvAddCurrentTaskToDelayedList+0xe8>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008330:	4b33      	ldr	r3, [pc, #204]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3304      	adds	r3, #4
 8008336:	4618      	mov	r0, r3
 8008338:	f7fd fb60 	bl	80059fc <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008342:	d124      	bne.n	800838e <prvAddCurrentTaskToDelayedList+0x7a>
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d021      	beq.n	800838e <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800834a:	4b2e      	ldr	r3, [pc, #184]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xf0>)
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	613b      	str	r3, [r7, #16]
 8008350:	4b2b      	ldr	r3, [pc, #172]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	609a      	str	r2, [r3, #8]
 8008358:	4b29      	ldr	r3, [pc, #164]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	6892      	ldr	r2, [r2, #8]
 8008360:	60da      	str	r2, [r3, #12]
 8008362:	4b27      	ldr	r3, [pc, #156]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	3204      	adds	r2, #4
 800836c:	605a      	str	r2, [r3, #4]
 800836e:	4b24      	ldr	r3, [pc, #144]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	1d1a      	adds	r2, r3, #4
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	609a      	str	r2, [r3, #8]
 8008378:	4b21      	ldr	r3, [pc, #132]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a21      	ldr	r2, [pc, #132]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xf0>)
 800837e:	615a      	str	r2, [r3, #20]
 8008380:	4b20      	ldr	r3, [pc, #128]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	3301      	adds	r3, #1
 8008386:	4a1f      	ldr	r2, [pc, #124]	@ (8008404 <prvAddCurrentTaskToDelayedList+0xf0>)
 8008388:	6013      	str	r3, [r2, #0]
 800838a:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800838c:	e02e      	b.n	80083ec <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800838e:	69fa      	ldr	r2, [r7, #28]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	4413      	add	r3, r2
 8008394:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008396:	4b1a      	ldr	r3, [pc, #104]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d20d      	bcs.n	80083c2 <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80083a6:	4b16      	ldr	r3, [pc, #88]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2104      	movs	r1, #4
 80083ac:	4618      	mov	r0, r3
 80083ae:	f003 fc49 	bl	800bc44 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80083b2:	4b13      	ldr	r3, [pc, #76]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3304      	adds	r3, #4
 80083b8:	4619      	mov	r1, r3
 80083ba:	6978      	ldr	r0, [r7, #20]
 80083bc:	f7fd fae3 	bl	8005986 <vListInsert>
}
 80083c0:	e014      	b.n	80083ec <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 80083c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	2104      	movs	r1, #4
 80083c8:	4618      	mov	r0, r3
 80083ca:	f003 fc3b 	bl	800bc44 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80083ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008400 <prvAddCurrentTaskToDelayedList+0xec>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4619      	mov	r1, r3
 80083d6:	69b8      	ldr	r0, [r7, #24]
 80083d8:	f7fd fad5 	bl	8005986 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80083dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008408 <prvAddCurrentTaskToDelayedList+0xf4>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d202      	bcs.n	80083ec <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 80083e6:	4a08      	ldr	r2, [pc, #32]	@ (8008408 <prvAddCurrentTaskToDelayedList+0xf4>)
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6013      	str	r3, [r2, #0]
}
 80083ec:	bf00      	nop
 80083ee:	3720      	adds	r7, #32
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	20000408 	.word	0x20000408
 80083f8:	200003bc 	.word	0x200003bc
 80083fc:	200003c0 	.word	0x200003c0
 8008400:	200002f0 	.word	0x200002f0
 8008404:	200003f0 	.word	0x200003f0
 8008408:	20000424 	.word	0x20000424

0800840c <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	4a07      	ldr	r2, [pc, #28]	@ (8008438 <vApplicationGetIdleTaskMemory+0x2c>)
 800841c:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	4a06      	ldr	r2, [pc, #24]	@ (800843c <vApplicationGetIdleTaskMemory+0x30>)
 8008422:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2280      	movs	r2, #128	@ 0x80
 8008428:	601a      	str	r2, [r3, #0]
    }
 800842a:	bf00      	nop
 800842c:	3714      	adds	r7, #20
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	20000430 	.word	0x20000430
 800843c:	200004d8 	.word	0x200004d8

08008440 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4a07      	ldr	r2, [pc, #28]	@ (800846c <vApplicationGetTimerTaskMemory+0x2c>)
 8008450:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	4a06      	ldr	r2, [pc, #24]	@ (8008470 <vApplicationGetTimerTaskMemory+0x30>)
 8008456:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800845e:	601a      	str	r2, [r3, #0]
    }
 8008460:	bf00      	nop
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	200006d8 	.word	0x200006d8
 8008470:	20000780 	.word	0x20000780

08008474 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8008474:	b580      	push	{r7, lr}
 8008476:	b08a      	sub	sp, #40	@ 0x28
 8008478:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800847a:	2300      	movs	r3, #0
 800847c:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800847e:	f000 fa71 	bl	8008964 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8008482:	4b20      	ldr	r3, [pc, #128]	@ (8008504 <xTimerCreateTimerTask+0x90>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d021      	beq.n	80084ce <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800848a:	2300      	movs	r3, #0
 800848c:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800848e:	2300      	movs	r3, #0
 8008490:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8008492:	1d3a      	adds	r2, r7, #4
 8008494:	f107 0108 	add.w	r1, r7, #8
 8008498:	f107 030c 	add.w	r3, r7, #12
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff ffcf 	bl	8008440 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 80084a2:	6879      	ldr	r1, [r7, #4]
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	9202      	str	r2, [sp, #8]
 80084aa:	9301      	str	r3, [sp, #4]
 80084ac:	2302      	movs	r3, #2
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	2300      	movs	r3, #0
 80084b2:	460a      	mov	r2, r1
 80084b4:	4914      	ldr	r1, [pc, #80]	@ (8008508 <xTimerCreateTimerTask+0x94>)
 80084b6:	4815      	ldr	r0, [pc, #84]	@ (800850c <xTimerCreateTimerTask+0x98>)
 80084b8:	f7fe fa94 	bl	80069e4 <xTaskCreateStatic>
 80084bc:	4603      	mov	r3, r0
 80084be:	4a14      	ldr	r2, [pc, #80]	@ (8008510 <xTimerCreateTimerTask+0x9c>)
 80084c0:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 80084c2:	4b13      	ldr	r3, [pc, #76]	@ (8008510 <xTimerCreateTimerTask+0x9c>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 80084ca:	2301      	movs	r3, #1
 80084cc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d10b      	bne.n	80084ec <xTimerCreateTimerTask+0x78>
    __asm volatile
 80084d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	613b      	str	r3, [r7, #16]
}
 80084e6:	bf00      	nop
 80084e8:	bf00      	nop
 80084ea:	e7fd      	b.n	80084e8 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	4619      	mov	r1, r3
 80084f0:	f44f 7084 	mov.w	r0, #264	@ 0x108
 80084f4:	f003 fa6c 	bl	800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80084f8:	697b      	ldr	r3, [r7, #20]
    }
 80084fa:	4618      	mov	r0, r3
 80084fc:	3718      	adds	r7, #24
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	20000bb0 	.word	0x20000bb0
 8008508:	0800c5d8 	.word	0x0800c5d8
 800850c:	080085b9 	.word	0x080085b9
 8008510:	20000bb4 	.word	0x20000bb4

08008514 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8008520:	e008      	b.n	8008534 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	4413      	add	r3, r2
 800852a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a1b      	ldr	r3, [r3, #32]
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	699a      	ldr	r2, [r3, #24]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	18d1      	adds	r1, r2, r3
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f000 f8df 	bl	8008704 <prvInsertTimerInActiveList>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1ea      	bne.n	8008522 <prvReloadTimer+0xe>
        }
    }
 800854c:	bf00      	nop
 800854e:	bf00      	nop
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
	...

08008558 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008562:	4b14      	ldr	r3, [pc, #80]	@ (80085b4 <prvProcessExpiredTimer+0x5c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	3304      	adds	r3, #4
 8008570:	4618      	mov	r0, r3
 8008572:	f7fd fa43 	bl	80059fc <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800857c:	f003 0304 	and.w	r3, r3, #4
 8008580:	2b00      	cmp	r3, #0
 8008582:	d005      	beq.n	8008590 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8008584:	683a      	ldr	r2, [r7, #0]
 8008586:	6879      	ldr	r1, [r7, #4]
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f7ff ffc3 	bl	8008514 <prvReloadTimer>
 800858e:	e008      	b.n	80085a2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008596:	f023 0301 	bic.w	r3, r3, #1
 800859a:	b2da      	uxtb	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	4798      	blx	r3
    }
 80085aa:	bf00      	nop
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop
 80085b4:	20000ba8 	.word	0x20000ba8

080085b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085c0:	f107 0308 	add.w	r3, r7, #8
 80085c4:	4618      	mov	r0, r3
 80085c6:	f000 f859 	bl	800867c <prvGetNextExpireTime>
 80085ca:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	4619      	mov	r1, r3
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f000 f805 	bl	80085e0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80085d6:	f000 f8d7 	bl	8008788 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085da:	bf00      	nop
 80085dc:	e7f0      	b.n	80085c0 <prvTimerTask+0x8>
	...

080085e0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80085ea:	f7fe fd3d 	bl	8007068 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80085ee:	f107 0308 	add.w	r3, r7, #8
 80085f2:	4618      	mov	r0, r3
 80085f4:	f000 f866 	bl	80086c4 <prvSampleTimeNow>
 80085f8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d130      	bne.n	8008662 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10a      	bne.n	800861c <prvProcessTimerOrBlockTask+0x3c>
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	429a      	cmp	r2, r3
 800860c:	d806      	bhi.n	800861c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800860e:	f7fe fd39 	bl	8007084 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008612:	68f9      	ldr	r1, [r7, #12]
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f7ff ff9f 	bl	8008558 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800861a:	e024      	b.n	8008666 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d008      	beq.n	8008634 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008622:	4b13      	ldr	r3, [pc, #76]	@ (8008670 <prvProcessTimerOrBlockTask+0x90>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <prvProcessTimerOrBlockTask+0x50>
 800862c:	2301      	movs	r3, #1
 800862e:	e000      	b.n	8008632 <prvProcessTimerOrBlockTask+0x52>
 8008630:	2300      	movs	r3, #0
 8008632:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008634:	4b0f      	ldr	r3, [pc, #60]	@ (8008674 <prvProcessTimerOrBlockTask+0x94>)
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	4619      	mov	r1, r3
 8008642:	f7fe f937 	bl	80068b4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8008646:	f7fe fd1d 	bl	8007084 <xTaskResumeAll>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d10a      	bne.n	8008666 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8008650:	4b09      	ldr	r3, [pc, #36]	@ (8008678 <prvProcessTimerOrBlockTask+0x98>)
 8008652:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008656:	601a      	str	r2, [r3, #0]
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	f3bf 8f6f 	isb	sy
    }
 8008660:	e001      	b.n	8008666 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8008662:	f7fe fd0f 	bl	8007084 <xTaskResumeAll>
    }
 8008666:	bf00      	nop
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	20000bac 	.word	0x20000bac
 8008674:	20000bb0 	.word	0x20000bb0
 8008678:	e000ed04 	.word	0xe000ed04

0800867c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008684:	4b0e      	ldr	r3, [pc, #56]	@ (80086c0 <prvGetNextExpireTime+0x44>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <prvGetNextExpireTime+0x16>
 800868e:	2201      	movs	r2, #1
 8008690:	e000      	b.n	8008694 <prvGetNextExpireTime+0x18>
 8008692:	2200      	movs	r2, #0
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d105      	bne.n	80086ac <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80086a0:	4b07      	ldr	r3, [pc, #28]	@ (80086c0 <prvGetNextExpireTime+0x44>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	e001      	b.n	80086b0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80086b0:	68fb      	ldr	r3, [r7, #12]
    }
 80086b2:	4618      	mov	r0, r3
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	20000ba8 	.word	0x20000ba8

080086c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80086cc:	f7fe fdec 	bl	80072a8 <xTaskGetTickCount>
 80086d0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80086d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008700 <prvSampleTimeNow+0x3c>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	68fa      	ldr	r2, [r7, #12]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d205      	bcs.n	80086e8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80086dc:	f000 f91c 	bl	8008918 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	601a      	str	r2, [r3, #0]
 80086e6:	e002      	b.n	80086ee <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80086ee:	4a04      	ldr	r2, [pc, #16]	@ (8008700 <prvSampleTimeNow+0x3c>)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80086f4:	68fb      	ldr	r3, [r7, #12]
    }
 80086f6:	4618      	mov	r0, r3
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20000bb8 	.word	0x20000bb8

08008704 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008704:	b580      	push	{r7, lr}
 8008706:	b086      	sub	sp, #24
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
 8008710:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8008712:	2300      	movs	r3, #0
 8008714:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	429a      	cmp	r2, r3
 8008728:	d812      	bhi.n	8008750 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	1ad2      	subs	r2, r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	429a      	cmp	r2, r3
 8008736:	d302      	bcc.n	800873e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8008738:	2301      	movs	r3, #1
 800873a:	617b      	str	r3, [r7, #20]
 800873c:	e01b      	b.n	8008776 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800873e:	4b10      	ldr	r3, [pc, #64]	@ (8008780 <prvInsertTimerInActiveList+0x7c>)
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	3304      	adds	r3, #4
 8008746:	4619      	mov	r1, r3
 8008748:	4610      	mov	r0, r2
 800874a:	f7fd f91c 	bl	8005986 <vListInsert>
 800874e:	e012      	b.n	8008776 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d206      	bcs.n	8008766 <prvInsertTimerInActiveList+0x62>
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d302      	bcc.n	8008766 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8008760:	2301      	movs	r3, #1
 8008762:	617b      	str	r3, [r7, #20]
 8008764:	e007      	b.n	8008776 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008766:	4b07      	ldr	r3, [pc, #28]	@ (8008784 <prvInsertTimerInActiveList+0x80>)
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3304      	adds	r3, #4
 800876e:	4619      	mov	r1, r3
 8008770:	4610      	mov	r0, r2
 8008772:	f7fd f908 	bl	8005986 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8008776:	697b      	ldr	r3, [r7, #20]
    }
 8008778:	4618      	mov	r0, r3
 800877a:	3718      	adds	r7, #24
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	20000bac 	.word	0x20000bac
 8008784:	20000ba8 	.word	0x20000ba8

08008788 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8008788:	b580      	push	{r7, lr}
 800878a:	b088      	sub	sp, #32
 800878c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800878e:	f107 0308 	add.w	r3, r7, #8
 8008792:	2200      	movs	r2, #0
 8008794:	601a      	str	r2, [r3, #0]
 8008796:	605a      	str	r2, [r3, #4]
 8008798:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800879a:	e0a9      	b.n	80088f0 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f2c0 80a6 	blt.w	80088f0 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	695b      	ldr	r3, [r3, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d004      	beq.n	80087ba <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	3304      	adds	r3, #4
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7fd f921 	bl	80059fc <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087ba:	1d3b      	adds	r3, r7, #4
 80087bc:	4618      	mov	r0, r3
 80087be:	f7ff ff81 	bl	80086c4 <prvSampleTimeNow>
 80087c2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	3b01      	subs	r3, #1
 80087c8:	2b08      	cmp	r3, #8
 80087ca:	f200 808e 	bhi.w	80088ea <prvProcessReceivedCommands+0x162>
 80087ce:	a201      	add	r2, pc, #4	@ (adr r2, 80087d4 <prvProcessReceivedCommands+0x4c>)
 80087d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d4:	080087f9 	.word	0x080087f9
 80087d8:	080087f9 	.word	0x080087f9
 80087dc:	08008861 	.word	0x08008861
 80087e0:	08008875 	.word	0x08008875
 80087e4:	080088c1 	.word	0x080088c1
 80087e8:	080087f9 	.word	0x080087f9
 80087ec:	080087f9 	.word	0x080087f9
 80087f0:	08008861 	.word	0x08008861
 80087f4:	08008875 	.word	0x08008875
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087fe:	f043 0301 	orr.w	r3, r3, #1
 8008802:	b2da      	uxtb	r2, r3
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	18d1      	adds	r1, r2, r3
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	69ba      	ldr	r2, [r7, #24]
 8008816:	69f8      	ldr	r0, [r7, #28]
 8008818:	f7ff ff74 	bl	8008704 <prvInsertTimerInActiveList>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d065      	beq.n	80088ee <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008828:	f003 0304 	and.w	r3, r3, #4
 800882c:	2b00      	cmp	r3, #0
 800882e:	d009      	beq.n	8008844 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	699b      	ldr	r3, [r3, #24]
 8008836:	4413      	add	r3, r2
 8008838:	69ba      	ldr	r2, [r7, #24]
 800883a:	4619      	mov	r1, r3
 800883c:	69f8      	ldr	r0, [r7, #28]
 800883e:	f7ff fe69 	bl	8008514 <prvReloadTimer>
 8008842:	e008      	b.n	8008856 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800884a:	f023 0301 	bic.w	r3, r3, #1
 800884e:	b2da      	uxtb	r2, r3
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	6a1b      	ldr	r3, [r3, #32]
 800885a:	69f8      	ldr	r0, [r7, #28]
 800885c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800885e:	e046      	b.n	80088ee <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008866:	f023 0301 	bic.w	r3, r3, #1
 800886a:	b2da      	uxtb	r2, r3
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008872:	e03d      	b.n	80088f0 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800887a:	f043 0301 	orr.w	r3, r3, #1
 800887e:	b2da      	uxtb	r2, r3
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800888c:	69fb      	ldr	r3, [r7, #28]
 800888e:	699b      	ldr	r3, [r3, #24]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10b      	bne.n	80088ac <prvProcessReceivedCommands+0x124>
    __asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	617b      	str	r3, [r7, #20]
}
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	699a      	ldr	r2, [r3, #24]
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	18d1      	adds	r1, r2, r3
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	69ba      	ldr	r2, [r7, #24]
 80088b8:	69f8      	ldr	r0, [r7, #28]
 80088ba:	f7ff ff23 	bl	8008704 <prvInsertTimerInActiveList>
                        break;
 80088be:	e017      	b.n	80088f0 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d103      	bne.n	80088d6 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 80088ce:	69f8      	ldr	r0, [r7, #28]
 80088d0:	f000 fc68 	bl	80091a4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80088d4:	e00c      	b.n	80088f0 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088dc:	f023 0301 	bic.w	r3, r3, #1
 80088e0:	b2da      	uxtb	r2, r3
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80088e8:	e002      	b.n	80088f0 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 80088ea:	bf00      	nop
 80088ec:	e000      	b.n	80088f0 <prvProcessReceivedCommands+0x168>
                        break;
 80088ee:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80088f0:	4b08      	ldr	r3, [pc, #32]	@ (8008914 <prvProcessReceivedCommands+0x18c>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f107 0108 	add.w	r1, r7, #8
 80088f8:	2200      	movs	r2, #0
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7fd fb76 	bl	8005fec <xQueueReceive>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	f47f af4a 	bne.w	800879c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	3720      	adds	r7, #32
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	20000bb0 	.word	0x20000bb0

08008918 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8008918:	b580      	push	{r7, lr}
 800891a:	b082      	sub	sp, #8
 800891c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800891e:	e009      	b.n	8008934 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008920:	4b0e      	ldr	r3, [pc, #56]	@ (800895c <prvSwitchTimerLists+0x44>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68db      	ldr	r3, [r3, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800892a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800892e:	6838      	ldr	r0, [r7, #0]
 8008930:	f7ff fe12 	bl	8008558 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008934:	4b09      	ldr	r3, [pc, #36]	@ (800895c <prvSwitchTimerLists+0x44>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1f0      	bne.n	8008920 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800893e:	4b07      	ldr	r3, [pc, #28]	@ (800895c <prvSwitchTimerLists+0x44>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8008944:	4b06      	ldr	r3, [pc, #24]	@ (8008960 <prvSwitchTimerLists+0x48>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a04      	ldr	r2, [pc, #16]	@ (800895c <prvSwitchTimerLists+0x44>)
 800894a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800894c:	4a04      	ldr	r2, [pc, #16]	@ (8008960 <prvSwitchTimerLists+0x48>)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6013      	str	r3, [r2, #0]
    }
 8008952:	bf00      	nop
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	20000ba8 	.word	0x20000ba8
 8008960:	20000bac 	.word	0x20000bac

08008964 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800896a:	f000 f9bb 	bl	8008ce4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800896e:	4b15      	ldr	r3, [pc, #84]	@ (80089c4 <prvCheckForValidListAndQueue+0x60>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d120      	bne.n	80089b8 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8008976:	4814      	ldr	r0, [pc, #80]	@ (80089c8 <prvCheckForValidListAndQueue+0x64>)
 8008978:	f7fc ffd4 	bl	8005924 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800897c:	4813      	ldr	r0, [pc, #76]	@ (80089cc <prvCheckForValidListAndQueue+0x68>)
 800897e:	f7fc ffd1 	bl	8005924 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008982:	4b13      	ldr	r3, [pc, #76]	@ (80089d0 <prvCheckForValidListAndQueue+0x6c>)
 8008984:	4a10      	ldr	r2, [pc, #64]	@ (80089c8 <prvCheckForValidListAndQueue+0x64>)
 8008986:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008988:	4b12      	ldr	r3, [pc, #72]	@ (80089d4 <prvCheckForValidListAndQueue+0x70>)
 800898a:	4a10      	ldr	r2, [pc, #64]	@ (80089cc <prvCheckForValidListAndQueue+0x68>)
 800898c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800898e:	2300      	movs	r3, #0
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	4b11      	ldr	r3, [pc, #68]	@ (80089d8 <prvCheckForValidListAndQueue+0x74>)
 8008994:	4a11      	ldr	r2, [pc, #68]	@ (80089dc <prvCheckForValidListAndQueue+0x78>)
 8008996:	210c      	movs	r1, #12
 8008998:	200a      	movs	r0, #10
 800899a:	f7fd f8f5 	bl	8005b88 <xQueueGenericCreateStatic>
 800899e:	4603      	mov	r3, r0
 80089a0:	4a08      	ldr	r2, [pc, #32]	@ (80089c4 <prvCheckForValidListAndQueue+0x60>)
 80089a2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80089a4:	4b07      	ldr	r3, [pc, #28]	@ (80089c4 <prvCheckForValidListAndQueue+0x60>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d005      	beq.n	80089b8 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089ac:	4b05      	ldr	r3, [pc, #20]	@ (80089c4 <prvCheckForValidListAndQueue+0x60>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	490b      	ldr	r1, [pc, #44]	@ (80089e0 <prvCheckForValidListAndQueue+0x7c>)
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fd ff2e 	bl	8006814 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80089b8:	f000 f9c6 	bl	8008d48 <vPortExitCritical>
    }
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	20000bb0 	.word	0x20000bb0
 80089c8:	20000b80 	.word	0x20000b80
 80089cc:	20000b94 	.word	0x20000b94
 80089d0:	20000ba8 	.word	0x20000ba8
 80089d4:	20000bac 	.word	0x20000bac
 80089d8:	20000c34 	.word	0x20000c34
 80089dc:	20000bbc 	.word	0x20000bbc
 80089e0:	0800c5e0 	.word	0x0800c5e0

080089e4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80089e4:	b480      	push	{r7}
 80089e6:	b085      	sub	sp, #20
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	3b04      	subs	r3, #4
 80089f4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	3b04      	subs	r3, #4
 8008a02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	f023 0201 	bic.w	r2, r3, #1
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	3b04      	subs	r3, #4
 8008a12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8008a14:	4a0c      	ldr	r2, [pc, #48]	@ (8008a48 <pxPortInitialiseStack+0x64>)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	3b14      	subs	r3, #20
 8008a1e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3b04      	subs	r3, #4
 8008a2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f06f 0202 	mvn.w	r2, #2
 8008a32:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	3b20      	subs	r3, #32
 8008a38:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	08008a4d 	.word	0x08008a4d

08008a4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8008a52:	2300      	movs	r3, #0
 8008a54:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8008a56:	4b13      	ldr	r3, [pc, #76]	@ (8008aa4 <prvTaskExitError+0x58>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a5e:	d00b      	beq.n	8008a78 <prvTaskExitError+0x2c>
    __asm volatile
 8008a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a64:	f383 8811 	msr	BASEPRI, r3
 8008a68:	f3bf 8f6f 	isb	sy
 8008a6c:	f3bf 8f4f 	dsb	sy
 8008a70:	60fb      	str	r3, [r7, #12]
}
 8008a72:	bf00      	nop
 8008a74:	bf00      	nop
 8008a76:	e7fd      	b.n	8008a74 <prvTaskExitError+0x28>
    __asm volatile
 8008a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7c:	f383 8811 	msr	BASEPRI, r3
 8008a80:	f3bf 8f6f 	isb	sy
 8008a84:	f3bf 8f4f 	dsb	sy
 8008a88:	60bb      	str	r3, [r7, #8]
}
 8008a8a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8008a8c:	bf00      	nop
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d0fc      	beq.n	8008a8e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop
 8008a98:	3714      	adds	r7, #20
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	20000044 	.word	0x20000044
	...

08008ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008ab0:	4b07      	ldr	r3, [pc, #28]	@ (8008ad0 <pxCurrentTCBConst2>)
 8008ab2:	6819      	ldr	r1, [r3, #0]
 8008ab4:	6808      	ldr	r0, [r1, #0]
 8008ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aba:	f380 8809 	msr	PSP, r0
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f04f 0000 	mov.w	r0, #0
 8008ac6:	f380 8811 	msr	BASEPRI, r0
 8008aca:	4770      	bx	lr
 8008acc:	f3af 8000 	nop.w

08008ad0 <pxCurrentTCBConst2>:
 8008ad0:	200002f0 	.word	0x200002f0
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop

08008ad8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008ad8:	4808      	ldr	r0, [pc, #32]	@ (8008afc <prvPortStartFirstTask+0x24>)
 8008ada:	6800      	ldr	r0, [r0, #0]
 8008adc:	6800      	ldr	r0, [r0, #0]
 8008ade:	f380 8808 	msr	MSP, r0
 8008ae2:	f04f 0000 	mov.w	r0, #0
 8008ae6:	f380 8814 	msr	CONTROL, r0
 8008aea:	b662      	cpsie	i
 8008aec:	b661      	cpsie	f
 8008aee:	f3bf 8f4f 	dsb	sy
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	df00      	svc	0
 8008af8:	bf00      	nop
 8008afa:	0000      	.short	0x0000
 8008afc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8008b00:	bf00      	nop
 8008b02:	bf00      	nop

08008b04 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b08c      	sub	sp, #48	@ 0x30
 8008b08:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b0a:	4b69      	ldr	r3, [pc, #420]	@ (8008cb0 <xPortStartScheduler+0x1ac>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a69      	ldr	r2, [pc, #420]	@ (8008cb4 <xPortStartScheduler+0x1b0>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d10b      	bne.n	8008b2c <xPortStartScheduler+0x28>
    __asm volatile
 8008b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b18:	f383 8811 	msr	BASEPRI, r3
 8008b1c:	f3bf 8f6f 	isb	sy
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	623b      	str	r3, [r7, #32]
}
 8008b26:	bf00      	nop
 8008b28:	bf00      	nop
 8008b2a:	e7fd      	b.n	8008b28 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b2c:	4b60      	ldr	r3, [pc, #384]	@ (8008cb0 <xPortStartScheduler+0x1ac>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a61      	ldr	r2, [pc, #388]	@ (8008cb8 <xPortStartScheduler+0x1b4>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d10b      	bne.n	8008b4e <xPortStartScheduler+0x4a>
    __asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	e7fd      	b.n	8008b4a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8008b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8008cbc <xPortStartScheduler+0x1b8>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8008b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b56:	332c      	adds	r3, #44	@ 0x2c
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a59      	ldr	r2, [pc, #356]	@ (8008cc0 <xPortStartScheduler+0x1bc>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d00b      	beq.n	8008b78 <xPortStartScheduler+0x74>
    __asm volatile
 8008b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b64:	f383 8811 	msr	BASEPRI, r3
 8008b68:	f3bf 8f6f 	isb	sy
 8008b6c:	f3bf 8f4f 	dsb	sy
 8008b70:	61fb      	str	r3, [r7, #28]
}
 8008b72:	bf00      	nop
 8008b74:	bf00      	nop
 8008b76:	e7fd      	b.n	8008b74 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8008b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7a:	3338      	adds	r3, #56	@ 0x38
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a51      	ldr	r2, [pc, #324]	@ (8008cc4 <xPortStartScheduler+0x1c0>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d00b      	beq.n	8008b9c <xPortStartScheduler+0x98>
    __asm volatile
 8008b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b88:	f383 8811 	msr	BASEPRI, r3
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	61bb      	str	r3, [r7, #24]
}
 8008b96:	bf00      	nop
 8008b98:	bf00      	nop
 8008b9a:	e7fd      	b.n	8008b98 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008ba0:	4b49      	ldr	r3, [pc, #292]	@ (8008cc8 <xPortStartScheduler+0x1c4>)
 8008ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8008ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bae:	22ff      	movs	r2, #255	@ 0xff
 8008bb0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bba:	79fb      	ldrb	r3, [r7, #7]
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	4b41      	ldr	r3, [pc, #260]	@ (8008ccc <xPortStartScheduler+0x1c8>)
 8008bc6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8008bc8:	4b40      	ldr	r3, [pc, #256]	@ (8008ccc <xPortStartScheduler+0x1c8>)
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10b      	bne.n	8008be8 <xPortStartScheduler+0xe4>
    __asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd4:	f383 8811 	msr	BASEPRI, r3
 8008bd8:	f3bf 8f6f 	isb	sy
 8008bdc:	f3bf 8f4f 	dsb	sy
 8008be0:	617b      	str	r3, [r7, #20]
}
 8008be2:	bf00      	nop
 8008be4:	bf00      	nop
 8008be6:	e7fd      	b.n	8008be4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008be8:	79fb      	ldrb	r3, [r7, #7]
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	43db      	mvns	r3, r3
 8008bee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d013      	beq.n	8008c1e <xPortStartScheduler+0x11a>
    __asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	613b      	str	r3, [r7, #16]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	3301      	adds	r3, #1
 8008c12:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c14:	79fb      	ldrb	r3, [r7, #7]
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	005b      	lsls	r3, r3, #1
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c1e:	79fb      	ldrb	r3, [r7, #7]
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c26:	2b80      	cmp	r3, #128	@ 0x80
 8008c28:	d0f1      	beq.n	8008c0e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	2b08      	cmp	r3, #8
 8008c2e:	d103      	bne.n	8008c38 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008c30:	4b27      	ldr	r3, [pc, #156]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c32:	2200      	movs	r2, #0
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	e004      	b.n	8008c42 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f1c3 0307 	rsb	r3, r3, #7
 8008c3e:	4a24      	ldr	r2, [pc, #144]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c40:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c42:	4b23      	ldr	r3, [pc, #140]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	021b      	lsls	r3, r3, #8
 8008c48:	4a21      	ldr	r2, [pc, #132]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c4a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c4c:	4b20      	ldr	r3, [pc, #128]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c54:	4a1e      	ldr	r2, [pc, #120]	@ (8008cd0 <xPortStartScheduler+0x1cc>)
 8008c56:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8008c58:	7bfb      	ldrb	r3, [r7, #15]
 8008c5a:	b2da      	uxtb	r2, r3
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008c60:	4b1c      	ldr	r3, [pc, #112]	@ (8008cd4 <xPortStartScheduler+0x1d0>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a1b      	ldr	r2, [pc, #108]	@ (8008cd4 <xPortStartScheduler+0x1d0>)
 8008c66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c6a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008c6c:	4b19      	ldr	r3, [pc, #100]	@ (8008cd4 <xPortStartScheduler+0x1d0>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a18      	ldr	r2, [pc, #96]	@ (8008cd4 <xPortStartScheduler+0x1d0>)
 8008c72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c76:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8008c78:	4b17      	ldr	r3, [pc, #92]	@ (8008cd8 <xPortStartScheduler+0x1d4>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008c7e:	f000 f8ed 	bl	8008e5c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008c82:	4b16      	ldr	r3, [pc, #88]	@ (8008cdc <xPortStartScheduler+0x1d8>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008c88:	f000 f90c 	bl	8008ea4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c8c:	4b14      	ldr	r3, [pc, #80]	@ (8008ce0 <xPortStartScheduler+0x1dc>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a13      	ldr	r2, [pc, #76]	@ (8008ce0 <xPortStartScheduler+0x1dc>)
 8008c92:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008c96:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008c98:	f7ff ff1e 	bl	8008ad8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008c9c:	f7fe fc42 	bl	8007524 <vTaskSwitchContext>
    prvTaskExitError();
 8008ca0:	f7ff fed4 	bl	8008a4c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3730      	adds	r7, #48	@ 0x30
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop
 8008cb0:	e000ed00 	.word	0xe000ed00
 8008cb4:	410fc271 	.word	0x410fc271
 8008cb8:	410fc270 	.word	0x410fc270
 8008cbc:	e000ed08 	.word	0xe000ed08
 8008cc0:	08008ab1 	.word	0x08008ab1
 8008cc4:	08008da1 	.word	0x08008da1
 8008cc8:	e000e400 	.word	0xe000e400
 8008ccc:	20000c84 	.word	0x20000c84
 8008cd0:	20000c88 	.word	0x20000c88
 8008cd4:	e000ed20 	.word	0xe000ed20
 8008cd8:	e000ed1c 	.word	0xe000ed1c
 8008cdc:	20000044 	.word	0x20000044
 8008ce0:	e000ef34 	.word	0xe000ef34

08008ce4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
    __asm volatile
 8008cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	607b      	str	r3, [r7, #4]
}
 8008cfc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008cfe:	4b10      	ldr	r3, [pc, #64]	@ (8008d40 <vPortEnterCritical+0x5c>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	3301      	adds	r3, #1
 8008d04:	4a0e      	ldr	r2, [pc, #56]	@ (8008d40 <vPortEnterCritical+0x5c>)
 8008d06:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8008d08:	4b0d      	ldr	r3, [pc, #52]	@ (8008d40 <vPortEnterCritical+0x5c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d110      	bne.n	8008d32 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d10:	4b0c      	ldr	r3, [pc, #48]	@ (8008d44 <vPortEnterCritical+0x60>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d00b      	beq.n	8008d32 <vPortEnterCritical+0x4e>
    __asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	603b      	str	r3, [r7, #0]
}
 8008d2c:	bf00      	nop
 8008d2e:	bf00      	nop
 8008d30:	e7fd      	b.n	8008d2e <vPortEnterCritical+0x4a>
    }
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	20000044 	.word	0x20000044
 8008d44:	e000ed04 	.word	0xe000ed04

08008d48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008d4e:	4b12      	ldr	r3, [pc, #72]	@ (8008d98 <vPortExitCritical+0x50>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d10b      	bne.n	8008d6e <vPortExitCritical+0x26>
    __asm volatile
 8008d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	607b      	str	r3, [r7, #4]
}
 8008d68:	bf00      	nop
 8008d6a:	bf00      	nop
 8008d6c:	e7fd      	b.n	8008d6a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008d98 <vPortExitCritical+0x50>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3b01      	subs	r3, #1
 8008d74:	4a08      	ldr	r2, [pc, #32]	@ (8008d98 <vPortExitCritical+0x50>)
 8008d76:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008d78:	4b07      	ldr	r3, [pc, #28]	@ (8008d98 <vPortExitCritical+0x50>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d105      	bne.n	8008d8c <vPortExitCritical+0x44>
 8008d80:	2300      	movs	r3, #0
 8008d82:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	f383 8811 	msr	BASEPRI, r3
}
 8008d8a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008d8c:	bf00      	nop
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr
 8008d98:	20000044 	.word	0x20000044
 8008d9c:	00000000 	.word	0x00000000

08008da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008da0:	f3ef 8009 	mrs	r0, PSP
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	4b15      	ldr	r3, [pc, #84]	@ (8008e00 <pxCurrentTCBConst>)
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	f01e 0f10 	tst.w	lr, #16
 8008db0:	bf08      	it	eq
 8008db2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008db6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dba:	6010      	str	r0, [r2, #0]
 8008dbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008dc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008dc4:	f380 8811 	msr	BASEPRI, r0
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	f7fe fba8 	bl	8007524 <vTaskSwitchContext>
 8008dd4:	f04f 0000 	mov.w	r0, #0
 8008dd8:	f380 8811 	msr	BASEPRI, r0
 8008ddc:	bc09      	pop	{r0, r3}
 8008dde:	6819      	ldr	r1, [r3, #0]
 8008de0:	6808      	ldr	r0, [r1, #0]
 8008de2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de6:	f01e 0f10 	tst.w	lr, #16
 8008dea:	bf08      	it	eq
 8008dec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008df0:	f380 8809 	msr	PSP, r0
 8008df4:	f3bf 8f6f 	isb	sy
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	f3af 8000 	nop.w

08008e00 <pxCurrentTCBConst>:
 8008e00:	200002f0 	.word	0x200002f0
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008e04:	bf00      	nop
 8008e06:	bf00      	nop

08008e08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
    __asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	607b      	str	r3, [r7, #4]
}
 8008e20:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8008e22:	f002 fd1f 	bl	800b864 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008e26:	f7fe fa67 	bl	80072f8 <xTaskIncrementTick>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d006      	beq.n	8008e3e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8008e30:	f002 fd76 	bl	800b920 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e34:	4b08      	ldr	r3, [pc, #32]	@ (8008e58 <SysTick_Handler+0x50>)
 8008e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e3a:	601a      	str	r2, [r3, #0]
 8008e3c:	e001      	b.n	8008e42 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 8008e3e:	f002 fd53 	bl	800b8e8 <SEGGER_SYSVIEW_RecordExitISR>
 8008e42:	2300      	movs	r3, #0
 8008e44:	603b      	str	r3, [r7, #0]
    __asm volatile
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	f383 8811 	msr	BASEPRI, r3
}
 8008e4c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8008e4e:	bf00      	nop
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	e000ed04 	.word	0xe000ed04

08008e5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e60:	4b0b      	ldr	r3, [pc, #44]	@ (8008e90 <vPortSetupTimerInterrupt+0x34>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e66:	4b0b      	ldr	r3, [pc, #44]	@ (8008e94 <vPortSetupTimerInterrupt+0x38>)
 8008e68:	2200      	movs	r2, #0
 8008e6a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e98 <vPortSetupTimerInterrupt+0x3c>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a0a      	ldr	r2, [pc, #40]	@ (8008e9c <vPortSetupTimerInterrupt+0x40>)
 8008e72:	fba2 2303 	umull	r2, r3, r2, r3
 8008e76:	099b      	lsrs	r3, r3, #6
 8008e78:	4a09      	ldr	r2, [pc, #36]	@ (8008ea0 <vPortSetupTimerInterrupt+0x44>)
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e7e:	4b04      	ldr	r3, [pc, #16]	@ (8008e90 <vPortSetupTimerInterrupt+0x34>)
 8008e80:	2207      	movs	r2, #7
 8008e82:	601a      	str	r2, [r3, #0]
}
 8008e84:	bf00      	nop
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr
 8008e8e:	bf00      	nop
 8008e90:	e000e010 	.word	0xe000e010
 8008e94:	e000e018 	.word	0xe000e018
 8008e98:	20000038 	.word	0x20000038
 8008e9c:	10624dd3 	.word	0x10624dd3
 8008ea0:	e000e014 	.word	0xe000e014

08008ea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008ea4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008eb4 <vPortEnableVFP+0x10>
 8008ea8:	6801      	ldr	r1, [r0, #0]
 8008eaa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008eae:	6001      	str	r1, [r0, #0]
 8008eb0:	4770      	bx	lr
 8008eb2:	0000      	.short	0x0000
 8008eb4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8008eb8:	bf00      	nop
 8008eba:	bf00      	nop

08008ebc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8008ebc:	b480      	push	{r7}
 8008ebe:	b085      	sub	sp, #20
 8008ec0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008ec2:	f3ef 8305 	mrs	r3, IPSR
 8008ec6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2b0f      	cmp	r3, #15
 8008ecc:	d915      	bls.n	8008efa <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008ece:	4a18      	ldr	r2, [pc, #96]	@ (8008f30 <vPortValidateInterruptPriority+0x74>)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ed8:	4b16      	ldr	r3, [pc, #88]	@ (8008f34 <vPortValidateInterruptPriority+0x78>)
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	7afa      	ldrb	r2, [r7, #11]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d20b      	bcs.n	8008efa <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8008ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	607b      	str	r3, [r7, #4]
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop
 8008ef8:	e7fd      	b.n	8008ef6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008efa:	4b0f      	ldr	r3, [pc, #60]	@ (8008f38 <vPortValidateInterruptPriority+0x7c>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f02:	4b0e      	ldr	r3, [pc, #56]	@ (8008f3c <vPortValidateInterruptPriority+0x80>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d90b      	bls.n	8008f22 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 8008f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0e:	f383 8811 	msr	BASEPRI, r3
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	603b      	str	r3, [r7, #0]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <vPortValidateInterruptPriority+0x62>
    }
 8008f22:	bf00      	nop
 8008f24:	3714      	adds	r7, #20
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	e000e3f0 	.word	0xe000e3f0
 8008f34:	20000c84 	.word	0x20000c84
 8008f38:	e000ed0c 	.word	0xe000ed0c
 8008f3c:	20000c88 	.word	0x20000c88

08008f40 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08e      	sub	sp, #56	@ 0x38
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d022      	beq.n	8008f98 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8008f52:	2308      	movs	r3, #8
 8008f54:	43db      	mvns	r3, r3
 8008f56:	687a      	ldr	r2, [r7, #4]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d81b      	bhi.n	8008f94 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8008f5c:	2208      	movs	r2, #8
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4413      	add	r3, r2
 8008f62:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f003 0307 	and.w	r3, r3, #7
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d014      	beq.n	8008f98 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f003 0307 	and.w	r3, r3, #7
 8008f74:	f1c3 0308 	rsb	r3, r3, #8
 8008f78:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8008f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7c:	43db      	mvns	r3, r3
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d804      	bhi.n	8008f8e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f88:	4413      	add	r3, r2
 8008f8a:	607b      	str	r3, [r7, #4]
 8008f8c:	e004      	b.n	8008f98 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	607b      	str	r3, [r7, #4]
 8008f92:	e001      	b.n	8008f98 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8008f94:	2300      	movs	r3, #0
 8008f96:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8008f98:	f7fe f866 	bl	8007068 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8008f9c:	4b7a      	ldr	r3, [pc, #488]	@ (8009188 <pvPortMalloc+0x248>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d101      	bne.n	8008fa8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8008fa4:	f000 f984 	bl	80092b0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	f2c0 80d3 	blt.w	8009156 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 80cf 	beq.w	8009156 <pvPortMalloc+0x216>
 8008fb8:	4b74      	ldr	r3, [pc, #464]	@ (800918c <pvPortMalloc+0x24c>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	f200 80c9 	bhi.w	8009156 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008fc4:	4b72      	ldr	r3, [pc, #456]	@ (8009190 <pvPortMalloc+0x250>)
 8008fc6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8008fc8:	4b71      	ldr	r3, [pc, #452]	@ (8009190 <pvPortMalloc+0x250>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8008fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd0:	4a70      	ldr	r2, [pc, #448]	@ (8009194 <pvPortMalloc+0x254>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d305      	bcc.n	8008fe2 <pvPortMalloc+0xa2>
 8008fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd8:	4a6f      	ldr	r2, [pc, #444]	@ (8009198 <pvPortMalloc+0x258>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d801      	bhi.n	8008fe2 <pvPortMalloc+0xa2>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e000      	b.n	8008fe4 <pvPortMalloc+0xa4>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d129      	bne.n	800903c <pvPortMalloc+0xfc>
    __asm volatile
 8008fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fec:	f383 8811 	msr	BASEPRI, r3
 8008ff0:	f3bf 8f6f 	isb	sy
 8008ff4:	f3bf 8f4f 	dsb	sy
 8008ff8:	623b      	str	r3, [r7, #32]
}
 8008ffa:	bf00      	nop
 8008ffc:	bf00      	nop
 8008ffe:	e7fd      	b.n	8008ffc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8009000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009002:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8009004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800900a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900c:	4a61      	ldr	r2, [pc, #388]	@ (8009194 <pvPortMalloc+0x254>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d305      	bcc.n	800901e <pvPortMalloc+0xde>
 8009012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009014:	4a60      	ldr	r2, [pc, #384]	@ (8009198 <pvPortMalloc+0x258>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d801      	bhi.n	800901e <pvPortMalloc+0xde>
 800901a:	2301      	movs	r3, #1
 800901c:	e000      	b.n	8009020 <pvPortMalloc+0xe0>
 800901e:	2300      	movs	r3, #0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10b      	bne.n	800903c <pvPortMalloc+0xfc>
    __asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	61fb      	str	r3, [r7, #28]
}
 8009036:	bf00      	nop
 8009038:	bf00      	nop
 800903a:	e7fd      	b.n	8009038 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800903c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	429a      	cmp	r2, r3
 8009044:	d903      	bls.n	800904e <pvPortMalloc+0x10e>
 8009046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1d8      	bne.n	8009000 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800904e:	4b4e      	ldr	r3, [pc, #312]	@ (8009188 <pvPortMalloc+0x248>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009054:	429a      	cmp	r2, r3
 8009056:	d07e      	beq.n	8009156 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8009058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2208      	movs	r2, #8
 800905e:	4413      	add	r3, r2
 8009060:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8009062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009064:	4a4b      	ldr	r2, [pc, #300]	@ (8009194 <pvPortMalloc+0x254>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d305      	bcc.n	8009076 <pvPortMalloc+0x136>
 800906a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906c:	4a4a      	ldr	r2, [pc, #296]	@ (8009198 <pvPortMalloc+0x258>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d801      	bhi.n	8009076 <pvPortMalloc+0x136>
 8009072:	2301      	movs	r3, #1
 8009074:	e000      	b.n	8009078 <pvPortMalloc+0x138>
 8009076:	2300      	movs	r3, #0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d10b      	bne.n	8009094 <pvPortMalloc+0x154>
    __asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	61bb      	str	r3, [r7, #24]
}
 800908e:	bf00      	nop
 8009090:	bf00      	nop
 8009092:	e7fd      	b.n	8009090 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800909c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d90b      	bls.n	80090be <pvPortMalloc+0x17e>
    __asm volatile
 80090a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090aa:	f383 8811 	msr	BASEPRI, r3
 80090ae:	f3bf 8f6f 	isb	sy
 80090b2:	f3bf 8f4f 	dsb	sy
 80090b6:	617b      	str	r3, [r7, #20]
}
 80090b8:	bf00      	nop
 80090ba:	bf00      	nop
 80090bc:	e7fd      	b.n	80090ba <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c0:	685a      	ldr	r2, [r3, #4]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	1ad2      	subs	r2, r2, r3
 80090c6:	2308      	movs	r3, #8
 80090c8:	005b      	lsls	r3, r3, #1
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d924      	bls.n	8009118 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	4413      	add	r3, r2
 80090d4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d8:	f003 0307 	and.w	r3, r3, #7
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00b      	beq.n	80090f8 <pvPortMalloc+0x1b8>
    __asm volatile
 80090e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e4:	f383 8811 	msr	BASEPRI, r3
 80090e8:	f3bf 8f6f 	isb	sy
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	613b      	str	r3, [r7, #16]
}
 80090f2:	bf00      	nop
 80090f4:	bf00      	nop
 80090f6:	e7fd      	b.n	80090f4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	1ad2      	subs	r2, r2, r3
 8009100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009102:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8009104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009110:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8009112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009116:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009118:	4b1c      	ldr	r3, [pc, #112]	@ (800918c <pvPortMalloc+0x24c>)
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	4a1a      	ldr	r2, [pc, #104]	@ (800918c <pvPortMalloc+0x24c>)
 8009124:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009126:	4b19      	ldr	r3, [pc, #100]	@ (800918c <pvPortMalloc+0x24c>)
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	4b1c      	ldr	r3, [pc, #112]	@ (800919c <pvPortMalloc+0x25c>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	429a      	cmp	r2, r3
 8009130:	d203      	bcs.n	800913a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009132:	4b16      	ldr	r3, [pc, #88]	@ (800918c <pvPortMalloc+0x24c>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a19      	ldr	r2, [pc, #100]	@ (800919c <pvPortMalloc+0x25c>)
 8009138:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800913a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009144:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8009146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009148:	2200      	movs	r2, #0
 800914a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800914c:	4b14      	ldr	r3, [pc, #80]	@ (80091a0 <pvPortMalloc+0x260>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3301      	adds	r3, #1
 8009152:	4a13      	ldr	r2, [pc, #76]	@ (80091a0 <pvPortMalloc+0x260>)
 8009154:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8009156:	f7fd ff95 	bl	8007084 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800915a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915c:	f003 0307 	and.w	r3, r3, #7
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00b      	beq.n	800917c <pvPortMalloc+0x23c>
    __asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	60fb      	str	r3, [r7, #12]
}
 8009176:	bf00      	nop
 8009178:	bf00      	nop
 800917a:	e7fd      	b.n	8009178 <pvPortMalloc+0x238>
    return pvReturn;
 800917c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800917e:	4618      	mov	r0, r3
 8009180:	3738      	adds	r7, #56	@ 0x38
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	20004894 	.word	0x20004894
 800918c:	20004898 	.word	0x20004898
 8009190:	2000488c 	.word	0x2000488c
 8009194:	20000c8c 	.word	0x20000c8c
 8009198:	2000488b 	.word	0x2000488b
 800919c:	2000489c 	.word	0x2000489c
 80091a0:	200048a0 	.word	0x200048a0

080091a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b088      	sub	sp, #32
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d070      	beq.n	8009298 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80091b6:	2308      	movs	r3, #8
 80091b8:	425b      	negs	r3, r3
 80091ba:	69fa      	ldr	r2, [r7, #28]
 80091bc:	4413      	add	r3, r2
 80091be:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80091c4:	69bb      	ldr	r3, [r7, #24]
 80091c6:	4a36      	ldr	r2, [pc, #216]	@ (80092a0 <vPortFree+0xfc>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d305      	bcc.n	80091d8 <vPortFree+0x34>
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	4a35      	ldr	r2, [pc, #212]	@ (80092a4 <vPortFree+0x100>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d801      	bhi.n	80091d8 <vPortFree+0x34>
 80091d4:	2301      	movs	r3, #1
 80091d6:	e000      	b.n	80091da <vPortFree+0x36>
 80091d8:	2300      	movs	r3, #0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10b      	bne.n	80091f6 <vPortFree+0x52>
    __asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	617b      	str	r3, [r7, #20]
}
 80091f0:	bf00      	nop
 80091f2:	bf00      	nop
 80091f4:	e7fd      	b.n	80091f2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80091f6:	69bb      	ldr	r3, [r7, #24]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	db0b      	blt.n	8009216 <vPortFree+0x72>
    __asm volatile
 80091fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	613b      	str	r3, [r7, #16]
}
 8009210:	bf00      	nop
 8009212:	bf00      	nop
 8009214:	e7fd      	b.n	8009212 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00b      	beq.n	8009236 <vPortFree+0x92>
    __asm volatile
 800921e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009222:	f383 8811 	msr	BASEPRI, r3
 8009226:	f3bf 8f6f 	isb	sy
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	60fb      	str	r3, [r7, #12]
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	e7fd      	b.n	8009232 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	da2c      	bge.n	8009298 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d128      	bne.n	8009298 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	2208      	movs	r2, #8
 8009258:	4293      	cmp	r3, r2
 800925a:	d30a      	bcc.n	8009272 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 800925c:	2208      	movs	r2, #8
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	1898      	adds	r0, r3, r2
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	2208      	movs	r2, #8
 8009268:	1a9b      	subs	r3, r3, r2
 800926a:	461a      	mov	r2, r3
 800926c:	2100      	movs	r1, #0
 800926e:	f002 ff4b 	bl	800c108 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8009272:	f7fd fef9 	bl	8007068 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	685a      	ldr	r2, [r3, #4]
 800927a:	4b0b      	ldr	r3, [pc, #44]	@ (80092a8 <vPortFree+0x104>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4413      	add	r3, r2
 8009280:	4a09      	ldr	r2, [pc, #36]	@ (80092a8 <vPortFree+0x104>)
 8009282:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009284:	69b8      	ldr	r0, [r7, #24]
 8009286:	f000 f86d 	bl	8009364 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800928a:	4b08      	ldr	r3, [pc, #32]	@ (80092ac <vPortFree+0x108>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	3301      	adds	r3, #1
 8009290:	4a06      	ldr	r2, [pc, #24]	@ (80092ac <vPortFree+0x108>)
 8009292:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8009294:	f7fd fef6 	bl	8007084 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8009298:	bf00      	nop
 800929a:	3720      	adds	r7, #32
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}
 80092a0:	20000c8c 	.word	0x20000c8c
 80092a4:	2000488b 	.word	0x2000488b
 80092a8:	20004898 	.word	0x20004898
 80092ac:	200048a4 	.word	0x200048a4

080092b0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80092b0:	b480      	push	{r7}
 80092b2:	b085      	sub	sp, #20
 80092b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80092b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80092ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80092bc:	4b24      	ldr	r3, [pc, #144]	@ (8009350 <prvHeapInit+0xa0>)
 80092be:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f003 0307 	and.w	r3, r3, #7
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d00c      	beq.n	80092e4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	3307      	adds	r3, #7
 80092ce:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f023 0307 	bic.w	r3, r3, #7
 80092d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	4a1c      	ldr	r2, [pc, #112]	@ (8009350 <prvHeapInit+0xa0>)
 80092e0:	4413      	add	r3, r2
 80092e2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	4a1b      	ldr	r2, [pc, #108]	@ (8009354 <prvHeapInit+0xa4>)
 80092e8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80092ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009354 <prvHeapInit+0xa4>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	4413      	add	r3, r2
 80092f6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80092f8:	2208      	movs	r2, #8
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	1a9b      	subs	r3, r3, r2
 80092fe:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f023 0307 	bic.w	r3, r3, #7
 8009306:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a13      	ldr	r2, [pc, #76]	@ (8009358 <prvHeapInit+0xa8>)
 800930c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800930e:	4b12      	ldr	r3, [pc, #72]	@ (8009358 <prvHeapInit+0xa8>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2200      	movs	r2, #0
 8009314:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8009316:	4b10      	ldr	r3, [pc, #64]	@ (8009358 <prvHeapInit+0xa8>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2200      	movs	r2, #0
 800931c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	1ad2      	subs	r2, r2, r3
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800932c:	4b0a      	ldr	r3, [pc, #40]	@ (8009358 <prvHeapInit+0xa8>)
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	4a08      	ldr	r2, [pc, #32]	@ (800935c <prvHeapInit+0xac>)
 800933a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	4a07      	ldr	r2, [pc, #28]	@ (8009360 <prvHeapInit+0xb0>)
 8009342:	6013      	str	r3, [r2, #0]
}
 8009344:	bf00      	nop
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr
 8009350:	20000c8c 	.word	0x20000c8c
 8009354:	2000488c 	.word	0x2000488c
 8009358:	20004894 	.word	0x20004894
 800935c:	2000489c 	.word	0x2000489c
 8009360:	20004898 	.word	0x20004898

08009364 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8009364:	b480      	push	{r7}
 8009366:	b087      	sub	sp, #28
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800936c:	4b36      	ldr	r3, [pc, #216]	@ (8009448 <prvInsertBlockIntoFreeList+0xe4>)
 800936e:	617b      	str	r3, [r7, #20]
 8009370:	e002      	b.n	8009378 <prvInsertBlockIntoFreeList+0x14>
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	617b      	str	r3, [r7, #20]
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	687a      	ldr	r2, [r7, #4]
 800937e:	429a      	cmp	r2, r3
 8009380:	d8f7      	bhi.n	8009372 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	4a30      	ldr	r2, [pc, #192]	@ (8009448 <prvInsertBlockIntoFreeList+0xe4>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d018      	beq.n	80093bc <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	4a2f      	ldr	r2, [pc, #188]	@ (800944c <prvInsertBlockIntoFreeList+0xe8>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d305      	bcc.n	800939e <prvInsertBlockIntoFreeList+0x3a>
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	4a2e      	ldr	r2, [pc, #184]	@ (8009450 <prvInsertBlockIntoFreeList+0xec>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d801      	bhi.n	800939e <prvInsertBlockIntoFreeList+0x3a>
 800939a:	2301      	movs	r3, #1
 800939c:	e000      	b.n	80093a0 <prvInsertBlockIntoFreeList+0x3c>
 800939e:	2300      	movs	r3, #0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10b      	bne.n	80093bc <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 80093a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	60fb      	str	r3, [r7, #12]
}
 80093b6:	bf00      	nop
 80093b8:	bf00      	nop
 80093ba:	e7fd      	b.n	80093b8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	693a      	ldr	r2, [r7, #16]
 80093c6:	4413      	add	r3, r2
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d108      	bne.n	80093e0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	685a      	ldr	r2, [r3, #4]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	441a      	add	r2, r3
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	441a      	add	r2, r3
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d118      	bne.n	8009426 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	4b16      	ldr	r3, [pc, #88]	@ (8009454 <prvInsertBlockIntoFreeList+0xf0>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d00d      	beq.n	800941c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	441a      	add	r2, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	601a      	str	r2, [r3, #0]
 800941a:	e008      	b.n	800942e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800941c:	4b0d      	ldr	r3, [pc, #52]	@ (8009454 <prvInsertBlockIntoFreeList+0xf0>)
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	601a      	str	r2, [r3, #0]
 8009424:	e003      	b.n	800942e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	429a      	cmp	r2, r3
 8009434:	d002      	beq.n	800943c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800943c:	bf00      	nop
 800943e:	371c      	adds	r7, #28
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr
 8009448:	2000488c 	.word	0x2000488c
 800944c:	20000c8c 	.word	0x20000c8c
 8009450:	2000488b 	.word	0x2000488b
 8009454:	20004894 	.word	0x20004894

08009458 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800945e:	4b26      	ldr	r3, [pc, #152]	@ (80094f8 <_DoInit+0xa0>)
 8009460:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8009462:	22a8      	movs	r2, #168	@ 0xa8
 8009464:	2100      	movs	r1, #0
 8009466:	6838      	ldr	r0, [r7, #0]
 8009468:	f002 fe4e 	bl	800c108 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	2203      	movs	r2, #3
 8009470:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	2203      	movs	r2, #3
 8009476:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	4a20      	ldr	r2, [pc, #128]	@ (80094fc <_DoInit+0xa4>)
 800947c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	4a1f      	ldr	r2, [pc, #124]	@ (8009500 <_DoInit+0xa8>)
 8009482:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800948a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	2200      	movs	r2, #0
 8009490:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	2200      	movs	r2, #0
 8009496:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2200      	movs	r2, #0
 800949c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	4a16      	ldr	r2, [pc, #88]	@ (80094fc <_DoInit+0xa4>)
 80094a2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	4a17      	ldr	r2, [pc, #92]	@ (8009504 <_DoInit+0xac>)
 80094a8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	2210      	movs	r2, #16
 80094ae:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	2200      	movs	r2, #0
 80094b4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	2200      	movs	r2, #0
 80094ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	2200      	movs	r2, #0
 80094c0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80094c2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80094c6:	2300      	movs	r3, #0
 80094c8:	607b      	str	r3, [r7, #4]
 80094ca:	e00c      	b.n	80094e6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f1c3 030f 	rsb	r3, r3, #15
 80094d2:	4a0d      	ldr	r2, [pc, #52]	@ (8009508 <_DoInit+0xb0>)
 80094d4:	5cd1      	ldrb	r1, [r2, r3]
 80094d6:	683a      	ldr	r2, [r7, #0]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4413      	add	r3, r2
 80094dc:	460a      	mov	r2, r1
 80094de:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	3301      	adds	r3, #1
 80094e4:	607b      	str	r3, [r7, #4]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2b0f      	cmp	r3, #15
 80094ea:	d9ef      	bls.n	80094cc <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80094ec:	f3bf 8f5f 	dmb	sy
}
 80094f0:	bf00      	nop
 80094f2:	3708      	adds	r7, #8
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	200048a8 	.word	0x200048a8
 80094fc:	0800c5e8 	.word	0x0800c5e8
 8009500:	20004950 	.word	0x20004950
 8009504:	20004d50 	.word	0x20004d50
 8009508:	0800c6bc 	.word	0x0800c6bc

0800950c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800950c:	b580      	push	{r7, lr}
 800950e:	b08a      	sub	sp, #40	@ 0x28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8009518:	2300      	movs	r3, #0
 800951a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8009528:	69ba      	ldr	r2, [r7, #24]
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	429a      	cmp	r2, r3
 800952e:	d905      	bls.n	800953c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8009530:	69ba      	ldr	r2, [r7, #24]
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	3b01      	subs	r3, #1
 8009538:	627b      	str	r3, [r7, #36]	@ 0x24
 800953a:	e007      	b.n	800954c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	689a      	ldr	r2, [r3, #8]
 8009540:	69b9      	ldr	r1, [r7, #24]
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	1acb      	subs	r3, r1, r3
 8009546:	4413      	add	r3, r2
 8009548:	3b01      	subs	r3, #1
 800954a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	689a      	ldr	r2, [r3, #8]
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009556:	4293      	cmp	r3, r2
 8009558:	bf28      	it	cs
 800955a:	4613      	movcs	r3, r2
 800955c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800955e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	4293      	cmp	r3, r2
 8009564:	bf28      	it	cs
 8009566:	4613      	movcs	r3, r2
 8009568:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	685a      	ldr	r2, [r3, #4]
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	4413      	add	r3, r2
 8009572:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8009574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009576:	68b9      	ldr	r1, [r7, #8]
 8009578:	6978      	ldr	r0, [r7, #20]
 800957a:	f002 fe51 	bl	800c220 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800957e:	6a3a      	ldr	r2, [r7, #32]
 8009580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009582:	4413      	add	r3, r2
 8009584:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958a:	4413      	add	r3, r2
 800958c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009592:	1ad3      	subs	r3, r2, r3
 8009594:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8009596:	69fa      	ldr	r2, [r7, #28]
 8009598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959a:	4413      	add	r3, r2
 800959c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	69fa      	ldr	r2, [r7, #28]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d101      	bne.n	80095ac <_WriteBlocking+0xa0>
      WrOff = 0u;
 80095a8:	2300      	movs	r3, #0
 80095aa:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80095ac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	69fa      	ldr	r2, [r7, #28]
 80095b4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d1b2      	bne.n	8009522 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80095bc:	6a3b      	ldr	r3, [r7, #32]
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3728      	adds	r7, #40	@ 0x28
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}

080095c6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80095c6:	b580      	push	{r7, lr}
 80095c8:	b088      	sub	sp, #32
 80095ca:	af00      	add	r7, sp, #0
 80095cc:	60f8      	str	r0, [r7, #12]
 80095ce:	60b9      	str	r1, [r7, #8]
 80095d0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	689a      	ldr	r2, [r3, #8]
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80095e2:	69ba      	ldr	r2, [r7, #24]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d911      	bls.n	800960e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	685a      	ldr	r2, [r3, #4]
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	4413      	add	r3, r2
 80095f2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	68b9      	ldr	r1, [r7, #8]
 80095f8:	6938      	ldr	r0, [r7, #16]
 80095fa:	f002 fe11 	bl	800c220 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80095fe:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8009602:	69fa      	ldr	r2, [r7, #28]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	441a      	add	r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800960c:	e01f      	b.n	800964e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	685a      	ldr	r2, [r3, #4]
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	4413      	add	r3, r2
 800961a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800961c:	697a      	ldr	r2, [r7, #20]
 800961e:	68b9      	ldr	r1, [r7, #8]
 8009620:	6938      	ldr	r0, [r7, #16]
 8009622:	f002 fdfd 	bl	800c220 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009634:	68ba      	ldr	r2, [r7, #8]
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	4413      	add	r3, r2
 800963a:	697a      	ldr	r2, [r7, #20]
 800963c:	4619      	mov	r1, r3
 800963e:	6938      	ldr	r0, [r7, #16]
 8009640:	f002 fdee 	bl	800c220 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009644:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	697a      	ldr	r2, [r7, #20]
 800964c:	60da      	str	r2, [r3, #12]
}
 800964e:	bf00      	nop
 8009650:	3720      	adds	r7, #32
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8009656:	b480      	push	{r7}
 8009658:	b087      	sub	sp, #28
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	691b      	ldr	r3, [r3, #16]
 8009662:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800966a:	693a      	ldr	r2, [r7, #16]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	429a      	cmp	r2, r3
 8009670:	d808      	bhi.n	8009684 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	689a      	ldr	r2, [r3, #8]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	1ad2      	subs	r2, r2, r3
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	4413      	add	r3, r2
 800967e:	3b01      	subs	r3, #1
 8009680:	617b      	str	r3, [r7, #20]
 8009682:	e004      	b.n	800968e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	3b01      	subs	r3, #1
 800968c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800968e:	697b      	ldr	r3, [r7, #20]
}
 8009690:	4618      	mov	r0, r3
 8009692:	371c      	adds	r7, #28
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800969c:	b580      	push	{r7, lr}
 800969e:	b08c      	sub	sp, #48	@ 0x30
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80096a8:	4b3e      	ldr	r3, [pc, #248]	@ (80097a4 <SEGGER_RTT_ReadNoLock+0x108>)
 80096aa:	623b      	str	r3, [r7, #32]
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	2b53      	cmp	r3, #83	@ 0x53
 80096b4:	d001      	beq.n	80096ba <SEGGER_RTT_ReadNoLock+0x1e>
 80096b6:	f7ff fecf 	bl	8009458 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	4613      	mov	r3, r2
 80096be:	005b      	lsls	r3, r3, #1
 80096c0:	4413      	add	r3, r2
 80096c2:	00db      	lsls	r3, r3, #3
 80096c4:	3360      	adds	r3, #96	@ 0x60
 80096c6:	4a37      	ldr	r2, [pc, #220]	@ (80097a4 <SEGGER_RTT_ReadNoLock+0x108>)
 80096c8:	4413      	add	r3, r2
 80096ca:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	691b      	ldr	r3, [r3, #16]
 80096d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80096dc:	2300      	movs	r3, #0
 80096de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80096e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	429a      	cmp	r2, r3
 80096e6:	d92b      	bls.n	8009740 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	689a      	ldr	r2, [r3, #8]
 80096ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ee:	1ad3      	subs	r3, r2, r3
 80096f0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80096f2:	697a      	ldr	r2, [r7, #20]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	4293      	cmp	r3, r2
 80096f8:	bf28      	it	cs
 80096fa:	4613      	movcs	r3, r2
 80096fc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	685a      	ldr	r2, [r3, #4]
 8009702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009704:	4413      	add	r3, r2
 8009706:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009708:	697a      	ldr	r2, [r7, #20]
 800970a:	6939      	ldr	r1, [r7, #16]
 800970c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800970e:	f002 fd87 	bl	800c220 <memcpy>
    NumBytesRead += NumBytesRem;
 8009712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	4413      	add	r3, r2
 8009718:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800971a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	4413      	add	r3, r2
 8009720:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	1ad3      	subs	r3, r2, r3
 8009728:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800972a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	4413      	add	r3, r2
 8009730:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009738:	429a      	cmp	r2, r3
 800973a:	d101      	bne.n	8009740 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800973c:	2300      	movs	r3, #0
 800973e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009740:	69ba      	ldr	r2, [r7, #24]
 8009742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009744:	1ad3      	subs	r3, r2, r3
 8009746:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009748:	697a      	ldr	r2, [r7, #20]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	4293      	cmp	r3, r2
 800974e:	bf28      	it	cs
 8009750:	4613      	movcs	r3, r2
 8009752:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d019      	beq.n	800978e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800975a:	69fb      	ldr	r3, [r7, #28]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009760:	4413      	add	r3, r2
 8009762:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	6939      	ldr	r1, [r7, #16]
 8009768:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800976a:	f002 fd59 	bl	800c220 <memcpy>
    NumBytesRead += NumBytesRem;
 800976e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	4413      	add	r3, r2
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	4413      	add	r3, r2
 800977c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	1ad3      	subs	r3, r2, r3
 8009784:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	4413      	add	r3, r2
 800978c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800978e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009790:	2b00      	cmp	r3, #0
 8009792:	d002      	beq.n	800979a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009798:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800979a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800979c:	4618      	mov	r0, r3
 800979e:	3730      	adds	r7, #48	@ 0x30
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	200048a8 	.word	0x200048a8

080097a8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b088      	sub	sp, #32
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	1c5a      	adds	r2, r3, #1
 80097bc:	4613      	mov	r3, r2
 80097be:	005b      	lsls	r3, r3, #1
 80097c0:	4413      	add	r3, r2
 80097c2:	00db      	lsls	r3, r3, #3
 80097c4:	4a1f      	ldr	r2, [pc, #124]	@ (8009844 <SEGGER_RTT_WriteNoLock+0x9c>)
 80097c6:	4413      	add	r3, r2
 80097c8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	695b      	ldr	r3, [r3, #20]
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d029      	beq.n	8009826 <SEGGER_RTT_WriteNoLock+0x7e>
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d82e      	bhi.n	8009834 <SEGGER_RTT_WriteNoLock+0x8c>
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <SEGGER_RTT_WriteNoLock+0x38>
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d013      	beq.n	8009806 <SEGGER_RTT_WriteNoLock+0x5e>
 80097de:	e029      	b.n	8009834 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80097e0:	6978      	ldr	r0, [r7, #20]
 80097e2:	f7ff ff38 	bl	8009656 <_GetAvailWriteSpace>
 80097e6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80097e8:	693a      	ldr	r2, [r7, #16]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d202      	bcs.n	80097f6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80097f0:	2300      	movs	r3, #0
 80097f2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80097f4:	e021      	b.n	800983a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	69b9      	ldr	r1, [r7, #24]
 80097fe:	6978      	ldr	r0, [r7, #20]
 8009800:	f7ff fee1 	bl	80095c6 <_WriteNoCheck>
    break;
 8009804:	e019      	b.n	800983a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009806:	6978      	ldr	r0, [r7, #20]
 8009808:	f7ff ff25 	bl	8009656 <_GetAvailWriteSpace>
 800980c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	4293      	cmp	r3, r2
 8009814:	bf28      	it	cs
 8009816:	4613      	movcs	r3, r2
 8009818:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800981a:	69fa      	ldr	r2, [r7, #28]
 800981c:	69b9      	ldr	r1, [r7, #24]
 800981e:	6978      	ldr	r0, [r7, #20]
 8009820:	f7ff fed1 	bl	80095c6 <_WriteNoCheck>
    break;
 8009824:	e009      	b.n	800983a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	69b9      	ldr	r1, [r7, #24]
 800982a:	6978      	ldr	r0, [r7, #20]
 800982c:	f7ff fe6e 	bl	800950c <_WriteBlocking>
 8009830:	61f8      	str	r0, [r7, #28]
    break;
 8009832:	e002      	b.n	800983a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8009834:	2300      	movs	r3, #0
 8009836:	61fb      	str	r3, [r7, #28]
    break;
 8009838:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800983a:	69fb      	ldr	r3, [r7, #28]
}
 800983c:	4618      	mov	r0, r3
 800983e:	3720      	adds	r7, #32
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	200048a8 	.word	0x200048a8

08009848 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009848:	b580      	push	{r7, lr}
 800984a:	b088      	sub	sp, #32
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8009854:	4b0e      	ldr	r3, [pc, #56]	@ (8009890 <SEGGER_RTT_Write+0x48>)
 8009856:	61fb      	str	r3, [r7, #28]
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b53      	cmp	r3, #83	@ 0x53
 8009860:	d001      	beq.n	8009866 <SEGGER_RTT_Write+0x1e>
 8009862:	f7ff fdf9 	bl	8009458 <_DoInit>
  SEGGER_RTT_LOCK();
 8009866:	f3ef 8311 	mrs	r3, BASEPRI
 800986a:	f04f 0120 	mov.w	r1, #32
 800986e:	f381 8811 	msr	BASEPRI, r1
 8009872:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	68b9      	ldr	r1, [r7, #8]
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f7ff ff95 	bl	80097a8 <SEGGER_RTT_WriteNoLock>
 800987e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8009886:	697b      	ldr	r3, [r7, #20]
}
 8009888:	4618      	mov	r0, r3
 800988a:	3720      	adds	r7, #32
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	200048a8 	.word	0x200048a8

08009894 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009894:	b580      	push	{r7, lr}
 8009896:	b088      	sub	sp, #32
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80098a2:	4b3d      	ldr	r3, [pc, #244]	@ (8009998 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80098a4:	61bb      	str	r3, [r7, #24]
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	2b53      	cmp	r3, #83	@ 0x53
 80098ae:	d001      	beq.n	80098b4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80098b0:	f7ff fdd2 	bl	8009458 <_DoInit>
  SEGGER_RTT_LOCK();
 80098b4:	f3ef 8311 	mrs	r3, BASEPRI
 80098b8:	f04f 0120 	mov.w	r1, #32
 80098bc:	f381 8811 	msr	BASEPRI, r1
 80098c0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80098c2:	4b35      	ldr	r3, [pc, #212]	@ (8009998 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80098c4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80098c6:	2300      	movs	r3, #0
 80098c8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80098ca:	6939      	ldr	r1, [r7, #16]
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	1c5a      	adds	r2, r3, #1
 80098d0:	4613      	mov	r3, r2
 80098d2:	005b      	lsls	r3, r3, #1
 80098d4:	4413      	add	r3, r2
 80098d6:	00db      	lsls	r3, r3, #3
 80098d8:	440b      	add	r3, r1
 80098da:	3304      	adds	r3, #4
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d008      	beq.n	80098f4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	3301      	adds	r3, #1
 80098e6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	691b      	ldr	r3, [r3, #16]
 80098ec:	69fa      	ldr	r2, [r7, #28]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	dbeb      	blt.n	80098ca <SEGGER_RTT_AllocUpBuffer+0x36>
 80098f2:	e000      	b.n	80098f6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80098f4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	69fa      	ldr	r2, [r7, #28]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	da3f      	bge.n	8009980 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009900:	6939      	ldr	r1, [r7, #16]
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	1c5a      	adds	r2, r3, #1
 8009906:	4613      	mov	r3, r2
 8009908:	005b      	lsls	r3, r3, #1
 800990a:	4413      	add	r3, r2
 800990c:	00db      	lsls	r3, r3, #3
 800990e:	440b      	add	r3, r1
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009914:	6939      	ldr	r1, [r7, #16]
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	1c5a      	adds	r2, r3, #1
 800991a:	4613      	mov	r3, r2
 800991c:	005b      	lsls	r3, r3, #1
 800991e:	4413      	add	r3, r2
 8009920:	00db      	lsls	r3, r3, #3
 8009922:	440b      	add	r3, r1
 8009924:	3304      	adds	r3, #4
 8009926:	68ba      	ldr	r2, [r7, #8]
 8009928:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800992a:	6939      	ldr	r1, [r7, #16]
 800992c:	69fa      	ldr	r2, [r7, #28]
 800992e:	4613      	mov	r3, r2
 8009930:	005b      	lsls	r3, r3, #1
 8009932:	4413      	add	r3, r2
 8009934:	00db      	lsls	r3, r3, #3
 8009936:	440b      	add	r3, r1
 8009938:	3320      	adds	r3, #32
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800993e:	6939      	ldr	r1, [r7, #16]
 8009940:	69fa      	ldr	r2, [r7, #28]
 8009942:	4613      	mov	r3, r2
 8009944:	005b      	lsls	r3, r3, #1
 8009946:	4413      	add	r3, r2
 8009948:	00db      	lsls	r3, r3, #3
 800994a:	440b      	add	r3, r1
 800994c:	3328      	adds	r3, #40	@ 0x28
 800994e:	2200      	movs	r2, #0
 8009950:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8009952:	6939      	ldr	r1, [r7, #16]
 8009954:	69fa      	ldr	r2, [r7, #28]
 8009956:	4613      	mov	r3, r2
 8009958:	005b      	lsls	r3, r3, #1
 800995a:	4413      	add	r3, r2
 800995c:	00db      	lsls	r3, r3, #3
 800995e:	440b      	add	r3, r1
 8009960:	3324      	adds	r3, #36	@ 0x24
 8009962:	2200      	movs	r2, #0
 8009964:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8009966:	6939      	ldr	r1, [r7, #16]
 8009968:	69fa      	ldr	r2, [r7, #28]
 800996a:	4613      	mov	r3, r2
 800996c:	005b      	lsls	r3, r3, #1
 800996e:	4413      	add	r3, r2
 8009970:	00db      	lsls	r3, r3, #3
 8009972:	440b      	add	r3, r1
 8009974:	332c      	adds	r3, #44	@ 0x2c
 8009976:	683a      	ldr	r2, [r7, #0]
 8009978:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800997a:	f3bf 8f5f 	dmb	sy
 800997e:	e002      	b.n	8009986 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8009980:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009984:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800998c:	69fb      	ldr	r3, [r7, #28]
}
 800998e:	4618      	mov	r0, r3
 8009990:	3720      	adds	r7, #32
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	200048a8 	.word	0x200048a8

0800999c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800999c:	b580      	push	{r7, lr}
 800999e:	b08a      	sub	sp, #40	@ 0x28
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
 80099a8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80099aa:	4b21      	ldr	r3, [pc, #132]	@ (8009a30 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80099ac:	623b      	str	r3, [r7, #32]
 80099ae:	6a3b      	ldr	r3, [r7, #32]
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	2b53      	cmp	r3, #83	@ 0x53
 80099b6:	d001      	beq.n	80099bc <SEGGER_RTT_ConfigDownBuffer+0x20>
 80099b8:	f7ff fd4e 	bl	8009458 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80099bc:	4b1c      	ldr	r3, [pc, #112]	@ (8009a30 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80099be:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2b02      	cmp	r3, #2
 80099c4:	d82c      	bhi.n	8009a20 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80099c6:	f3ef 8311 	mrs	r3, BASEPRI
 80099ca:	f04f 0120 	mov.w	r1, #32
 80099ce:	f381 8811 	msr	BASEPRI, r1
 80099d2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	4613      	mov	r3, r2
 80099d8:	005b      	lsls	r3, r3, #1
 80099da:	4413      	add	r3, r2
 80099dc:	00db      	lsls	r3, r3, #3
 80099de:	3360      	adds	r3, #96	@ 0x60
 80099e0:	69fa      	ldr	r2, [r7, #28]
 80099e2:	4413      	add	r3, r2
 80099e4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00e      	beq.n	8009a0a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	68ba      	ldr	r2, [r7, #8]
 80099f0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	2200      	movs	r2, #0
 8009a02:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2200      	movs	r2, #0
 8009a08:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a0e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009a10:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8009a14:	69bb      	ldr	r3, [r7, #24]
 8009a16:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a1e:	e002      	b.n	8009a26 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8009a20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a24:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3728      	adds	r7, #40	@ 0x28
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	200048a8 	.word	0x200048a8

08009a34 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	1c5a      	adds	r2, r3, #1
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d80e      	bhi.n	8009a70 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	4413      	add	r3, r2
 8009a5a:	78fa      	ldrb	r2, [r7, #3]
 8009a5c:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	1c5a      	adds	r2, r3, #1
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	1c5a      	adds	r2, r3, #1
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	689a      	ldr	r2, [r3, #8]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d115      	bne.n	8009aa8 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6918      	ldr	r0, [r3, #16]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6819      	ldr	r1, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	461a      	mov	r2, r3
 8009a8a:	f7ff fedd 	bl	8009848 <SEGGER_RTT_Write>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d004      	beq.n	8009aa2 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a9e:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8009aa0:	e002      	b.n	8009aa8 <_StoreChar+0x74>
      p->Cnt = 0u;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	609a      	str	r2, [r3, #8]
}
 8009aa8:	bf00      	nop
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08a      	sub	sp, #40	@ 0x28
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
 8009abc:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8009aca:	e007      	b.n	8009adc <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8009acc:	6a3a      	ldr	r2, [r7, #32]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ad4:	623b      	str	r3, [r7, #32]
    Width++;
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	3301      	adds	r3, #1
 8009ada:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8009adc:	6a3a      	ldr	r2, [r7, #32]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d2f3      	bcs.n	8009acc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8009ae4:	683a      	ldr	r2, [r7, #0]
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d901      	bls.n	8009af0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8009af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d125      	bne.n	8009b46 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8009afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d022      	beq.n	8009b46 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8009b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b02:	f003 0302 	and.w	r3, r3, #2
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d005      	beq.n	8009b16 <_PrintUnsigned+0x66>
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d102      	bne.n	8009b16 <_PrintUnsigned+0x66>
        c = '0';
 8009b10:	2330      	movs	r3, #48	@ 0x30
 8009b12:	76fb      	strb	r3, [r7, #27]
 8009b14:	e001      	b.n	8009b1a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8009b16:	2320      	movs	r3, #32
 8009b18:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009b1a:	e00b      	b.n	8009b34 <_PrintUnsigned+0x84>
        FieldWidth--;
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8009b22:	7efb      	ldrb	r3, [r7, #27]
 8009b24:	4619      	mov	r1, r3
 8009b26:	68f8      	ldr	r0, [r7, #12]
 8009b28:	f7ff ff84 	bl	8009a34 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	db07      	blt.n	8009b44 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d005      	beq.n	8009b46 <_PrintUnsigned+0x96>
 8009b3a:	69fa      	ldr	r2, [r7, #28]
 8009b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d3ec      	bcc.n	8009b1c <_PrintUnsigned+0x6c>
 8009b42:	e000      	b.n	8009b46 <_PrintUnsigned+0x96>
          break;
 8009b44:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	db55      	blt.n	8009bfa <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d903      	bls.n	8009b5c <_PrintUnsigned+0xac>
        NumDigits--;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	3b01      	subs	r3, #1
 8009b58:	603b      	str	r3, [r7, #0]
 8009b5a:	e009      	b.n	8009b70 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8009b5c:	68ba      	ldr	r2, [r7, #8]
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b64:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8009b66:	697a      	ldr	r2, [r7, #20]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d200      	bcs.n	8009b70 <_PrintUnsigned+0xc0>
          break;
 8009b6e:	e005      	b.n	8009b7c <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b72:	687a      	ldr	r2, [r7, #4]
 8009b74:	fb02 f303 	mul.w	r3, r2, r3
 8009b78:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8009b7a:	e7e8      	b.n	8009b4e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b84:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b8a:	fb02 f303 	mul.w	r3, r2, r3
 8009b8e:	68ba      	ldr	r2, [r7, #8]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8009b94:	4a1b      	ldr	r2, [pc, #108]	@ (8009c04 <_PrintUnsigned+0x154>)
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	4413      	add	r3, r2
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	68f8      	ldr	r0, [r7, #12]
 8009ba0:	f7ff ff48 	bl	8009a34 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	db08      	blt.n	8009bbe <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8009bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1df      	bne.n	8009b7c <_PrintUnsigned+0xcc>
 8009bbc:	e000      	b.n	8009bc0 <_PrintUnsigned+0x110>
        break;
 8009bbe:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8009bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d017      	beq.n	8009bfa <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d014      	beq.n	8009bfa <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009bd0:	e00a      	b.n	8009be8 <_PrintUnsigned+0x138>
          FieldWidth--;
 8009bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8009bd8:	2120      	movs	r1, #32
 8009bda:	68f8      	ldr	r0, [r7, #12]
 8009bdc:	f7ff ff2a 	bl	8009a34 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	db07      	blt.n	8009bf8 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d005      	beq.n	8009bfa <_PrintUnsigned+0x14a>
 8009bee:	69fa      	ldr	r2, [r7, #28]
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d3ed      	bcc.n	8009bd2 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8009bf6:	e000      	b.n	8009bfa <_PrintUnsigned+0x14a>
            break;
 8009bf8:	bf00      	nop
}
 8009bfa:	bf00      	nop
 8009bfc:	3728      	adds	r7, #40	@ 0x28
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
 8009c02:	bf00      	nop
 8009c04:	0800c6d0 	.word	0x0800c6d0

08009c08 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b088      	sub	sp, #32
 8009c0c:	af02      	add	r7, sp, #8
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	607a      	str	r2, [r7, #4]
 8009c14:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	bfb8      	it	lt
 8009c1c:	425b      	neglt	r3, r3
 8009c1e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8009c20:	2301      	movs	r3, #1
 8009c22:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009c24:	e007      	b.n	8009c36 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	693a      	ldr	r2, [r7, #16]
 8009c2a:	fb92 f3f3 	sdiv	r3, r2, r3
 8009c2e:	613b      	str	r3, [r7, #16]
    Width++;
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	3301      	adds	r3, #1
 8009c34:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	693a      	ldr	r2, [r7, #16]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	daf3      	bge.n	8009c26 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8009c3e:	683a      	ldr	r2, [r7, #0]
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d901      	bls.n	8009c4a <_PrintInt+0x42>
    Width = NumDigits;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8009c4a:	6a3b      	ldr	r3, [r7, #32]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00a      	beq.n	8009c66 <_PrintInt+0x5e>
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	db04      	blt.n	8009c60 <_PrintInt+0x58>
 8009c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c58:	f003 0304 	and.w	r3, r3, #4
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d002      	beq.n	8009c66 <_PrintInt+0x5e>
    FieldWidth--;
 8009c60:	6a3b      	ldr	r3, [r7, #32]
 8009c62:	3b01      	subs	r3, #1
 8009c64:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8009c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c68:	f003 0302 	and.w	r3, r3, #2
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <_PrintInt+0x6e>
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d01c      	beq.n	8009cb0 <_PrintInt+0xa8>
 8009c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c78:	f003 0301 	and.w	r3, r3, #1
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d117      	bne.n	8009cb0 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8009c80:	6a3b      	ldr	r3, [r7, #32]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d014      	beq.n	8009cb0 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009c86:	e00a      	b.n	8009c9e <_PrintInt+0x96>
        FieldWidth--;
 8009c88:	6a3b      	ldr	r3, [r7, #32]
 8009c8a:	3b01      	subs	r3, #1
 8009c8c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8009c8e:	2120      	movs	r1, #32
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f7ff fecf 	bl	8009a34 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	db07      	blt.n	8009cae <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009c9e:	6a3b      	ldr	r3, [r7, #32]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d005      	beq.n	8009cb0 <_PrintInt+0xa8>
 8009ca4:	697a      	ldr	r2, [r7, #20]
 8009ca6:	6a3b      	ldr	r3, [r7, #32]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d3ed      	bcc.n	8009c88 <_PrintInt+0x80>
 8009cac:	e000      	b.n	8009cb0 <_PrintInt+0xa8>
          break;
 8009cae:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	db4a      	blt.n	8009d4e <_PrintInt+0x146>
    if (v < 0) {
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	da07      	bge.n	8009cce <_PrintInt+0xc6>
      v = -v;
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	425b      	negs	r3, r3
 8009cc2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8009cc4:	212d      	movs	r1, #45	@ 0x2d
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f7ff feb4 	bl	8009a34 <_StoreChar>
 8009ccc:	e008      	b.n	8009ce0 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8009cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd0:	f003 0304 	and.w	r3, r3, #4
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d003      	beq.n	8009ce0 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8009cd8:	212b      	movs	r1, #43	@ 0x2b
 8009cda:	68f8      	ldr	r0, [r7, #12]
 8009cdc:	f7ff feaa 	bl	8009a34 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	68db      	ldr	r3, [r3, #12]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	db32      	blt.n	8009d4e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cea:	f003 0302 	and.w	r3, r3, #2
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d01f      	beq.n	8009d32 <_PrintInt+0x12a>
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf4:	f003 0301 	and.w	r3, r3, #1
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d11a      	bne.n	8009d32 <_PrintInt+0x12a>
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d117      	bne.n	8009d32 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d014      	beq.n	8009d32 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009d08:	e00a      	b.n	8009d20 <_PrintInt+0x118>
            FieldWidth--;
 8009d0a:	6a3b      	ldr	r3, [r7, #32]
 8009d0c:	3b01      	subs	r3, #1
 8009d0e:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8009d10:	2130      	movs	r1, #48	@ 0x30
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7ff fe8e 	bl	8009a34 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	db07      	blt.n	8009d30 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d005      	beq.n	8009d32 <_PrintInt+0x12a>
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	6a3b      	ldr	r3, [r7, #32]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d3ed      	bcc.n	8009d0a <_PrintInt+0x102>
 8009d2e:	e000      	b.n	8009d32 <_PrintInt+0x12a>
              break;
 8009d30:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	db09      	blt.n	8009d4e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8009d3a:	68b9      	ldr	r1, [r7, #8]
 8009d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3e:	9301      	str	r3, [sp, #4]
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	68f8      	ldr	r0, [r7, #12]
 8009d4a:	f7ff feb1 	bl	8009ab0 <_PrintUnsigned>
      }
    }
  }
}
 8009d4e:	bf00      	nop
 8009d50:	3718      	adds	r7, #24
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
	...

08009d58 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b0a4      	sub	sp, #144	@ 0x90
 8009d5c:	af02      	add	r7, sp, #8
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8009d64:	f107 0314 	add.w	r3, r7, #20
 8009d68:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8009d6a:	2340      	movs	r3, #64	@ 0x40
 8009d6c:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8009d76:	2300      	movs	r3, #0
 8009d78:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	3301      	adds	r3, #1
 8009d86:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8009d88:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	f000 81d9 	beq.w	800a144 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8009d92:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009d96:	2b25      	cmp	r3, #37	@ 0x25
 8009d98:	f040 81c7 	bne.w	800a12a <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8009da0:	2301      	movs	r3, #1
 8009da2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8009dae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009db2:	3b23      	subs	r3, #35	@ 0x23
 8009db4:	2b0d      	cmp	r3, #13
 8009db6:	d83f      	bhi.n	8009e38 <SEGGER_RTT_vprintf+0xe0>
 8009db8:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <SEGGER_RTT_vprintf+0x68>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009e29 	.word	0x08009e29
 8009dc4:	08009e39 	.word	0x08009e39
 8009dc8:	08009e39 	.word	0x08009e39
 8009dcc:	08009e39 	.word	0x08009e39
 8009dd0:	08009e39 	.word	0x08009e39
 8009dd4:	08009e39 	.word	0x08009e39
 8009dd8:	08009e39 	.word	0x08009e39
 8009ddc:	08009e39 	.word	0x08009e39
 8009de0:	08009e19 	.word	0x08009e19
 8009de4:	08009e39 	.word	0x08009e39
 8009de8:	08009df9 	.word	0x08009df9
 8009dec:	08009e39 	.word	0x08009e39
 8009df0:	08009e39 	.word	0x08009e39
 8009df4:	08009e09 	.word	0x08009e09
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8009df8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009dfa:	f043 0301 	orr.w	r3, r3, #1
 8009dfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	3301      	adds	r3, #1
 8009e04:	60bb      	str	r3, [r7, #8]
 8009e06:	e01b      	b.n	8009e40 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8009e08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e0a:	f043 0302 	orr.w	r3, r3, #2
 8009e0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	3301      	adds	r3, #1
 8009e14:	60bb      	str	r3, [r7, #8]
 8009e16:	e013      	b.n	8009e40 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8009e18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e1a:	f043 0304 	orr.w	r3, r3, #4
 8009e1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	3301      	adds	r3, #1
 8009e24:	60bb      	str	r3, [r7, #8]
 8009e26:	e00b      	b.n	8009e40 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8009e28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e2a:	f043 0308 	orr.w	r3, r3, #8
 8009e2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	3301      	adds	r3, #1
 8009e34:	60bb      	str	r3, [r7, #8]
 8009e36:	e003      	b.n	8009e40 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e3e:	bf00      	nop
        }
      } while (v);
 8009e40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d1ae      	bne.n	8009da6 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8009e54:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009e58:	2b2f      	cmp	r3, #47	@ 0x2f
 8009e5a:	d912      	bls.n	8009e82 <SEGGER_RTT_vprintf+0x12a>
 8009e5c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009e60:	2b39      	cmp	r3, #57	@ 0x39
 8009e62:	d80e      	bhi.n	8009e82 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	3301      	adds	r3, #1
 8009e68:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8009e6a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4413      	add	r3, r2
 8009e72:	005b      	lsls	r3, r3, #1
 8009e74:	461a      	mov	r2, r3
 8009e76:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009e7a:	4413      	add	r3, r2
 8009e7c:	3b30      	subs	r3, #48	@ 0x30
 8009e7e:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8009e80:	e7e4      	b.n	8009e4c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8009e82:	2300      	movs	r3, #0
 8009e84:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8009e94:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009e98:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e9a:	d132      	bne.n	8009f02 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ea8:	d10d      	bne.n	8009ec6 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	3301      	adds	r3, #1
 8009eae:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	1d19      	adds	r1, r3, #4
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	6011      	str	r1, [r2, #0]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ec4:	e01d      	b.n	8009f02 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8009ece:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009ed2:	2b2f      	cmp	r3, #47	@ 0x2f
 8009ed4:	d915      	bls.n	8009f02 <SEGGER_RTT_vprintf+0x1aa>
 8009ed6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009eda:	2b39      	cmp	r3, #57	@ 0x39
 8009edc:	d811      	bhi.n	8009f02 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8009eea:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009eec:	4613      	mov	r3, r2
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	4413      	add	r3, r2
 8009ef2:	005b      	lsls	r3, r3, #1
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009efa:	4413      	add	r3, r2
 8009efc:	3b30      	subs	r3, #48	@ 0x30
 8009efe:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8009f00:	e7e1      	b.n	8009ec6 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8009f0a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009f0e:	2b6c      	cmp	r3, #108	@ 0x6c
 8009f10:	d003      	beq.n	8009f1a <SEGGER_RTT_vprintf+0x1c2>
 8009f12:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009f16:	2b68      	cmp	r3, #104	@ 0x68
 8009f18:	d107      	bne.n	8009f2a <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8009f28:	e7ef      	b.n	8009f0a <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8009f2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8009f2e:	2b25      	cmp	r3, #37	@ 0x25
 8009f30:	f000 80ef 	beq.w	800a112 <SEGGER_RTT_vprintf+0x3ba>
 8009f34:	2b25      	cmp	r3, #37	@ 0x25
 8009f36:	f2c0 80f3 	blt.w	800a120 <SEGGER_RTT_vprintf+0x3c8>
 8009f3a:	2b78      	cmp	r3, #120	@ 0x78
 8009f3c:	f300 80f0 	bgt.w	800a120 <SEGGER_RTT_vprintf+0x3c8>
 8009f40:	2b58      	cmp	r3, #88	@ 0x58
 8009f42:	f2c0 80ed 	blt.w	800a120 <SEGGER_RTT_vprintf+0x3c8>
 8009f46:	3b58      	subs	r3, #88	@ 0x58
 8009f48:	2b20      	cmp	r3, #32
 8009f4a:	f200 80e9 	bhi.w	800a120 <SEGGER_RTT_vprintf+0x3c8>
 8009f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f54 <SEGGER_RTT_vprintf+0x1fc>)
 8009f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f54:	0800a057 	.word	0x0800a057
 8009f58:	0800a121 	.word	0x0800a121
 8009f5c:	0800a121 	.word	0x0800a121
 8009f60:	0800a121 	.word	0x0800a121
 8009f64:	0800a121 	.word	0x0800a121
 8009f68:	0800a121 	.word	0x0800a121
 8009f6c:	0800a121 	.word	0x0800a121
 8009f70:	0800a121 	.word	0x0800a121
 8009f74:	0800a121 	.word	0x0800a121
 8009f78:	0800a121 	.word	0x0800a121
 8009f7c:	0800a121 	.word	0x0800a121
 8009f80:	08009fd9 	.word	0x08009fd9
 8009f84:	0800a003 	.word	0x0800a003
 8009f88:	0800a121 	.word	0x0800a121
 8009f8c:	0800a121 	.word	0x0800a121
 8009f90:	0800a121 	.word	0x0800a121
 8009f94:	0800a121 	.word	0x0800a121
 8009f98:	0800a121 	.word	0x0800a121
 8009f9c:	0800a121 	.word	0x0800a121
 8009fa0:	0800a121 	.word	0x0800a121
 8009fa4:	0800a121 	.word	0x0800a121
 8009fa8:	0800a121 	.word	0x0800a121
 8009fac:	0800a121 	.word	0x0800a121
 8009fb0:	0800a121 	.word	0x0800a121
 8009fb4:	0800a0e9 	.word	0x0800a0e9
 8009fb8:	0800a121 	.word	0x0800a121
 8009fbc:	0800a121 	.word	0x0800a121
 8009fc0:	0800a081 	.word	0x0800a081
 8009fc4:	0800a121 	.word	0x0800a121
 8009fc8:	0800a02d 	.word	0x0800a02d
 8009fcc:	0800a121 	.word	0x0800a121
 8009fd0:	0800a121 	.word	0x0800a121
 8009fd4:	0800a057 	.word	0x0800a057
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	1d19      	adds	r1, r3, #4
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	6011      	str	r1, [r2, #0]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8009fe8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009fec:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8009ff0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8009ff4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7ff fd1a 	bl	8009a34 <_StoreChar>
        break;
 800a000:	e08f      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	1d19      	adds	r1, r3, #4
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	6011      	str	r1, [r2, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 800a012:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a016:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a018:	9301      	str	r3, [sp, #4]
 800a01a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a020:	220a      	movs	r2, #10
 800a022:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a026:	f7ff fdef 	bl	8009c08 <_PrintInt>
        break;
 800a02a:	e07a      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	1d19      	adds	r1, r3, #4
 800a032:	687a      	ldr	r2, [r7, #4]
 800a034:	6011      	str	r1, [r2, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 800a03c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a040:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a044:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a04e:	220a      	movs	r2, #10
 800a050:	f7ff fd2e 	bl	8009ab0 <_PrintUnsigned>
        break;
 800a054:	e065      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	1d19      	adds	r1, r3, #4
 800a05c:	687a      	ldr	r2, [r7, #4]
 800a05e:	6011      	str	r1, [r2, #0]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 800a066:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a06a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a06e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a070:	9301      	str	r3, [sp, #4]
 800a072:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a074:	9300      	str	r3, [sp, #0]
 800a076:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a078:	2210      	movs	r2, #16
 800a07a:	f7ff fd19 	bl	8009ab0 <_PrintUnsigned>
        break;
 800a07e:	e050      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	1d19      	adds	r1, r3, #4
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	6011      	str	r1, [r2, #0]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 800a08e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a090:	2b00      	cmp	r3, #0
 800a092:	d104      	bne.n	800a09e <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 800a094:	4b37      	ldr	r3, [pc, #220]	@ (800a174 <SEGGER_RTT_vprintf+0x41c>)
 800a096:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 800a098:	2300      	movs	r3, #0
 800a09a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 800a09e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 800a0a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 800a0ac:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d015      	beq.n	800a0e0 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 800a0b4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d002      	beq.n	800a0c2 <SEGGER_RTT_vprintf+0x36a>
 800a0bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d010      	beq.n	800a0e4 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800a0c2:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800a0c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a0ca:	4611      	mov	r1, r2
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7ff fcb1 	bl	8009a34 <_StoreChar>
            Precision--;
 800a0d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0d4:	3b01      	subs	r3, #1
 800a0d6:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 800a0d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	dadf      	bge.n	800a09e <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800a0de:	e020      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800a0e0:	bf00      	nop
 800a0e2:	e01e      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800a0e4:	bf00      	nop
        break;
 800a0e6:	e01c      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	1d19      	adds	r1, r3, #4
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	6011      	str	r1, [r2, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 800a0f8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800a0fc:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800a100:	2300      	movs	r3, #0
 800a102:	9301      	str	r3, [sp, #4]
 800a104:	2308      	movs	r3, #8
 800a106:	9300      	str	r3, [sp, #0]
 800a108:	2308      	movs	r3, #8
 800a10a:	2210      	movs	r2, #16
 800a10c:	f7ff fcd0 	bl	8009ab0 <_PrintUnsigned>
        break;
 800a110:	e007      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800a112:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a116:	2125      	movs	r1, #37	@ 0x25
 800a118:	4618      	mov	r0, r3
 800a11a:	f7ff fc8b 	bl	8009a34 <_StoreChar>
        break;
 800a11e:	e000      	b.n	800a122 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800a120:	bf00      	nop
      }
      sFormat++;
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	3301      	adds	r3, #1
 800a126:	60bb      	str	r3, [r7, #8]
 800a128:	e007      	b.n	800a13a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 800a12a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800a12e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a132:	4611      	mov	r1, r2
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff fc7d 	bl	8009a34 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 800a13a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	f6bf ae1c 	bge.w	8009d7a <SEGGER_RTT_vprintf+0x22>
 800a142:	e000      	b.n	800a146 <SEGGER_RTT_vprintf+0x3ee>
      break;
 800a144:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 800a146:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a148:	2b00      	cmp	r3, #0
 800a14a:	dd0d      	ble.n	800a168 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 800a14c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d006      	beq.n	800a160 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 800a152:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a154:	f107 0314 	add.w	r3, r7, #20
 800a158:	4619      	mov	r1, r3
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f7ff fb74 	bl	8009848 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 800a160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a162:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a164:	4413      	add	r3, r2
 800a166:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 800a168:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3788      	adds	r7, #136	@ 0x88
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	0800c5f4 	.word	0x0800c5f4

0800a178 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 800a178:	b40e      	push	{r1, r2, r3}
 800a17a:	b580      	push	{r7, lr}
 800a17c:	b085      	sub	sp, #20
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 800a182:	f107 0320 	add.w	r3, r7, #32
 800a186:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 800a188:	f107 0308 	add.w	r3, r7, #8
 800a18c:	461a      	mov	r2, r3
 800a18e:	69f9      	ldr	r1, [r7, #28]
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f7ff fde1 	bl	8009d58 <SEGGER_RTT_vprintf>
 800a196:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 800a198:	68fb      	ldr	r3, [r7, #12]
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3714      	adds	r7, #20
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1a4:	b003      	add	sp, #12
 800a1a6:	4770      	bx	lr

0800a1a8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800a1ac:	4803      	ldr	r0, [pc, #12]	@ (800a1bc <_cbSendSystemDesc+0x14>)
 800a1ae:	f001 fb03 	bl	800b7b8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800a1b2:	4803      	ldr	r0, [pc, #12]	@ (800a1c0 <_cbSendSystemDesc+0x18>)
 800a1b4:	f001 fb00 	bl	800b7b8 <SEGGER_SYSVIEW_SendSysDesc>
}
 800a1b8:	bf00      	nop
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	0800c5fc 	.word	0x0800c5fc
 800a1c0:	0800c628 	.word	0x0800c628

0800a1c4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800a1c8:	4b06      	ldr	r3, [pc, #24]	@ (800a1e4 <SEGGER_SYSVIEW_Conf+0x20>)
 800a1ca:	6818      	ldr	r0, [r3, #0]
 800a1cc:	4b05      	ldr	r3, [pc, #20]	@ (800a1e4 <SEGGER_SYSVIEW_Conf+0x20>)
 800a1ce:	6819      	ldr	r1, [r3, #0]
 800a1d0:	4b05      	ldr	r3, [pc, #20]	@ (800a1e8 <SEGGER_SYSVIEW_Conf+0x24>)
 800a1d2:	4a06      	ldr	r2, [pc, #24]	@ (800a1ec <SEGGER_SYSVIEW_Conf+0x28>)
 800a1d4:	f000 ff76 	bl	800b0c4 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800a1d8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800a1dc:	f000 ffb6 	bl	800b14c <SEGGER_SYSVIEW_SetRAMBase>
}
 800a1e0:	bf00      	nop
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	20000038 	.word	0x20000038
 800a1e8:	0800a1a9 	.word	0x0800a1a9
 800a1ec:	0800c6e0 	.word	0x0800c6e0

0800a1f0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800a1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	607b      	str	r3, [r7, #4]
 800a1fa:	e033      	b.n	800a264 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800a1fc:	491e      	ldr	r1, [pc, #120]	@ (800a278 <_cbSendTaskList+0x88>)
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	4613      	mov	r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4413      	add	r3, r2
 800a206:	009b      	lsls	r3, r3, #2
 800a208:	440b      	add	r3, r1
 800a20a:	6818      	ldr	r0, [r3, #0]
 800a20c:	491a      	ldr	r1, [pc, #104]	@ (800a278 <_cbSendTaskList+0x88>)
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	4613      	mov	r3, r2
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	4413      	add	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	440b      	add	r3, r1
 800a21a:	3304      	adds	r3, #4
 800a21c:	6819      	ldr	r1, [r3, #0]
 800a21e:	4c16      	ldr	r4, [pc, #88]	@ (800a278 <_cbSendTaskList+0x88>)
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	4613      	mov	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4413      	add	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4423      	add	r3, r4
 800a22c:	3308      	adds	r3, #8
 800a22e:	681c      	ldr	r4, [r3, #0]
 800a230:	4d11      	ldr	r5, [pc, #68]	@ (800a278 <_cbSendTaskList+0x88>)
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	4613      	mov	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	4413      	add	r3, r2
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	442b      	add	r3, r5
 800a23e:	330c      	adds	r3, #12
 800a240:	681d      	ldr	r5, [r3, #0]
 800a242:	4e0d      	ldr	r6, [pc, #52]	@ (800a278 <_cbSendTaskList+0x88>)
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	4613      	mov	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4413      	add	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	4433      	add	r3, r6
 800a250:	3310      	adds	r3, #16
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	462b      	mov	r3, r5
 800a258:	4622      	mov	r2, r4
 800a25a:	f000 f8bd 	bl	800a3d8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	3301      	adds	r3, #1
 800a262:	607b      	str	r3, [r7, #4]
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <_cbSendTaskList+0x8c>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	687a      	ldr	r2, [r7, #4]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d3c6      	bcc.n	800a1fc <_cbSendTaskList+0xc>
  }
}
 800a26e:	bf00      	nop
 800a270:	bf00      	nop
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a278:	20004d60 	.word	0x20004d60
 800a27c:	20004e00 	.word	0x20004e00

0800a280 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800a280:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a284:	b082      	sub	sp, #8
 800a286:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800a288:	f7fd f820 	bl	80072cc <xTaskGetTickCountFromISR>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2200      	movs	r2, #0
 800a290:	469a      	mov	sl, r3
 800a292:	4693      	mov	fp, r2
 800a294:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800a298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a29c:	4602      	mov	r2, r0
 800a29e:	460b      	mov	r3, r1
 800a2a0:	f04f 0a00 	mov.w	sl, #0
 800a2a4:	f04f 0b00 	mov.w	fp, #0
 800a2a8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800a2ac:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800a2b0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800a2b4:	4652      	mov	r2, sl
 800a2b6:	465b      	mov	r3, fp
 800a2b8:	1a14      	subs	r4, r2, r0
 800a2ba:	eb63 0501 	sbc.w	r5, r3, r1
 800a2be:	f04f 0200 	mov.w	r2, #0
 800a2c2:	f04f 0300 	mov.w	r3, #0
 800a2c6:	00ab      	lsls	r3, r5, #2
 800a2c8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800a2cc:	00a2      	lsls	r2, r4, #2
 800a2ce:	4614      	mov	r4, r2
 800a2d0:	461d      	mov	r5, r3
 800a2d2:	eb14 0800 	adds.w	r8, r4, r0
 800a2d6:	eb45 0901 	adc.w	r9, r5, r1
 800a2da:	f04f 0200 	mov.w	r2, #0
 800a2de:	f04f 0300 	mov.w	r3, #0
 800a2e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a2e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a2ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a2ee:	4690      	mov	r8, r2
 800a2f0:	4699      	mov	r9, r3
 800a2f2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800a2f6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a2fa:	4610      	mov	r0, r2
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800a308 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af02      	add	r7, sp, #8
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
 800a314:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800a316:	2205      	movs	r2, #5
 800a318:	492b      	ldr	r1, [pc, #172]	@ (800a3c8 <SYSVIEW_AddTask+0xc0>)
 800a31a:	68b8      	ldr	r0, [r7, #8]
 800a31c:	f001 fee4 	bl	800c0e8 <memcmp>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d04b      	beq.n	800a3be <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800a326:	4b29      	ldr	r3, [pc, #164]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b07      	cmp	r3, #7
 800a32c:	d903      	bls.n	800a336 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800a32e:	4828      	ldr	r0, [pc, #160]	@ (800a3d0 <SYSVIEW_AddTask+0xc8>)
 800a330:	f001 fe7e 	bl	800c030 <SEGGER_SYSVIEW_Warn>
    return;
 800a334:	e044      	b.n	800a3c0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800a336:	4b25      	ldr	r3, [pc, #148]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	4926      	ldr	r1, [pc, #152]	@ (800a3d4 <SYSVIEW_AddTask+0xcc>)
 800a33c:	4613      	mov	r3, r2
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	4413      	add	r3, r2
 800a342:	009b      	lsls	r3, r3, #2
 800a344:	440b      	add	r3, r1
 800a346:	68fa      	ldr	r2, [r7, #12]
 800a348:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800a34a:	4b20      	ldr	r3, [pc, #128]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	4921      	ldr	r1, [pc, #132]	@ (800a3d4 <SYSVIEW_AddTask+0xcc>)
 800a350:	4613      	mov	r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4413      	add	r3, r2
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	440b      	add	r3, r1
 800a35a:	3304      	adds	r3, #4
 800a35c:	68ba      	ldr	r2, [r7, #8]
 800a35e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800a360:	4b1a      	ldr	r3, [pc, #104]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	491b      	ldr	r1, [pc, #108]	@ (800a3d4 <SYSVIEW_AddTask+0xcc>)
 800a366:	4613      	mov	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	440b      	add	r3, r1
 800a370:	3308      	adds	r3, #8
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800a376:	4b15      	ldr	r3, [pc, #84]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	4916      	ldr	r1, [pc, #88]	@ (800a3d4 <SYSVIEW_AddTask+0xcc>)
 800a37c:	4613      	mov	r3, r2
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	4413      	add	r3, r2
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	440b      	add	r3, r1
 800a386:	330c      	adds	r3, #12
 800a388:	683a      	ldr	r2, [r7, #0]
 800a38a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800a38c:	4b0f      	ldr	r3, [pc, #60]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	4910      	ldr	r1, [pc, #64]	@ (800a3d4 <SYSVIEW_AddTask+0xcc>)
 800a392:	4613      	mov	r3, r2
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	440b      	add	r3, r1
 800a39c:	3310      	adds	r3, #16
 800a39e:	69ba      	ldr	r2, [r7, #24]
 800a3a0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800a3a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	4a08      	ldr	r2, [pc, #32]	@ (800a3cc <SYSVIEW_AddTask+0xc4>)
 800a3aa:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	68b9      	ldr	r1, [r7, #8]
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f000 f80e 	bl	800a3d8 <SYSVIEW_SendTaskInfo>
 800a3bc:	e000      	b.n	800a3c0 <SYSVIEW_AddTask+0xb8>
    return;
 800a3be:	bf00      	nop

}
 800a3c0:	3710      	adds	r7, #16
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	0800c638 	.word	0x0800c638
 800a3cc:	20004e00 	.word	0x20004e00
 800a3d0:	0800c640 	.word	0x0800c640
 800a3d4:	20004d60 	.word	0x20004d60

0800a3d8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b08a      	sub	sp, #40	@ 0x28
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
 800a3e4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800a3e6:	f107 0310 	add.w	r3, r7, #16
 800a3ea:	2218      	movs	r2, #24
 800a3ec:	2100      	movs	r1, #0
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f001 fe8a 	bl	800c108 <memset>
  TaskInfo.TaskID     = TaskID;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800a404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a406:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800a408:	f107 0310 	add.w	r3, r7, #16
 800a40c:	4618      	mov	r0, r3
 800a40e:	f001 f8db 	bl	800b5c8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800a412:	bf00      	nop
 800a414:	3728      	adds	r7, #40	@ 0x28
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800a41a:	b480      	push	{r7}
 800a41c:	b087      	sub	sp, #28
 800a41e:	af00      	add	r7, sp, #0
 800a420:	60f8      	str	r0, [r7, #12]
 800a422:	60b9      	str	r1, [r7, #8]
 800a424:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d105      	bne.n	800a438 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	1c5a      	adds	r2, r3, #1
 800a430:	60fa      	str	r2, [r7, #12]
 800a432:	2200      	movs	r2, #0
 800a434:	701a      	strb	r2, [r3, #0]
 800a436:	e022      	b.n	800a47e <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	1c5a      	adds	r2, r3, #1
 800a440:	60fa      	str	r2, [r7, #12]
 800a442:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2b80      	cmp	r3, #128	@ 0x80
 800a448:	d90a      	bls.n	800a460 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800a44a:	2380      	movs	r3, #128	@ 0x80
 800a44c:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800a44e:	e007      	b.n	800a460 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 800a450:	68ba      	ldr	r2, [r7, #8]
 800a452:	1c53      	adds	r3, r2, #1
 800a454:	60bb      	str	r3, [r7, #8]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	1c59      	adds	r1, r3, #1
 800a45a:	60f9      	str	r1, [r7, #12]
 800a45c:	7812      	ldrb	r2, [r2, #0]
 800a45e:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	1e5a      	subs	r2, r3, #1
 800a464:	607a      	str	r2, [r7, #4]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d003      	beq.n	800a472 <_EncodeStr+0x58>
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1ee      	bne.n	800a450 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	b2da      	uxtb	r2, r3
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800a47e:	68fb      	ldr	r3, [r7, #12]
}
 800a480:	4618      	mov	r0, r3
 800a482:	371c      	adds	r7, #28
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr

0800a48c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800a48c:	b480      	push	{r7}
 800a48e:	b083      	sub	sp, #12
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	3307      	adds	r3, #7
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a4aa:	4b34      	ldr	r3, [pc, #208]	@ (800a57c <_HandleIncomingPacket+0xd8>)
 800a4ac:	7e1b      	ldrb	r3, [r3, #24]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	1cfb      	adds	r3, r7, #3
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	f7ff f8f1 	bl	800969c <SEGGER_RTT_ReadNoLock>
 800a4ba:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d057      	beq.n	800a572 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800a4c2:	78fb      	ldrb	r3, [r7, #3]
 800a4c4:	2b80      	cmp	r3, #128	@ 0x80
 800a4c6:	d031      	beq.n	800a52c <_HandleIncomingPacket+0x88>
 800a4c8:	2b80      	cmp	r3, #128	@ 0x80
 800a4ca:	dc40      	bgt.n	800a54e <_HandleIncomingPacket+0xaa>
 800a4cc:	2b07      	cmp	r3, #7
 800a4ce:	dc15      	bgt.n	800a4fc <_HandleIncomingPacket+0x58>
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	dd3c      	ble.n	800a54e <_HandleIncomingPacket+0xaa>
 800a4d4:	3b01      	subs	r3, #1
 800a4d6:	2b06      	cmp	r3, #6
 800a4d8:	d839      	bhi.n	800a54e <_HandleIncomingPacket+0xaa>
 800a4da:	a201      	add	r2, pc, #4	@ (adr r2, 800a4e0 <_HandleIncomingPacket+0x3c>)
 800a4dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4e0:	0800a503 	.word	0x0800a503
 800a4e4:	0800a509 	.word	0x0800a509
 800a4e8:	0800a50f 	.word	0x0800a50f
 800a4ec:	0800a515 	.word	0x0800a515
 800a4f0:	0800a51b 	.word	0x0800a51b
 800a4f4:	0800a521 	.word	0x0800a521
 800a4f8:	0800a527 	.word	0x0800a527
 800a4fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4fe:	d033      	beq.n	800a568 <_HandleIncomingPacket+0xc4>
 800a500:	e025      	b.n	800a54e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800a502:	f000 fee7 	bl	800b2d4 <SEGGER_SYSVIEW_Start>
      break;
 800a506:	e034      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800a508:	f000 ff9e 	bl	800b448 <SEGGER_SYSVIEW_Stop>
      break;
 800a50c:	e031      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800a50e:	f001 f977 	bl	800b800 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800a512:	e02e      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800a514:	f001 f93c 	bl	800b790 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800a518:	e02b      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800a51a:	f000 ffbb 	bl	800b494 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800a51e:	e028      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800a520:	f001 fd20 	bl	800bf64 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800a524:	e025      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800a526:	f001 fcff 	bl	800bf28 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800a52a:	e022      	b.n	800a572 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a52c:	4b13      	ldr	r3, [pc, #76]	@ (800a57c <_HandleIncomingPacket+0xd8>)
 800a52e:	7e1b      	ldrb	r3, [r3, #24]
 800a530:	4618      	mov	r0, r3
 800a532:	1cfb      	adds	r3, r7, #3
 800a534:	2201      	movs	r2, #1
 800a536:	4619      	mov	r1, r3
 800a538:	f7ff f8b0 	bl	800969c <SEGGER_RTT_ReadNoLock>
 800a53c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d013      	beq.n	800a56c <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800a544:	78fb      	ldrb	r3, [r7, #3]
 800a546:	4618      	mov	r0, r3
 800a548:	f001 fc64 	bl	800be14 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800a54c:	e00e      	b.n	800a56c <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800a54e:	78fb      	ldrb	r3, [r7, #3]
 800a550:	b25b      	sxtb	r3, r3
 800a552:	2b00      	cmp	r3, #0
 800a554:	da0c      	bge.n	800a570 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a556:	4b09      	ldr	r3, [pc, #36]	@ (800a57c <_HandleIncomingPacket+0xd8>)
 800a558:	7e1b      	ldrb	r3, [r3, #24]
 800a55a:	4618      	mov	r0, r3
 800a55c:	1cfb      	adds	r3, r7, #3
 800a55e:	2201      	movs	r2, #1
 800a560:	4619      	mov	r1, r3
 800a562:	f7ff f89b 	bl	800969c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800a566:	e003      	b.n	800a570 <_HandleIncomingPacket+0xcc>
      break;
 800a568:	bf00      	nop
 800a56a:	e002      	b.n	800a572 <_HandleIncomingPacket+0xce>
      break;
 800a56c:	bf00      	nop
 800a56e:	e000      	b.n	800a572 <_HandleIncomingPacket+0xce>
      break;
 800a570:	bf00      	nop
    }
  }
}
 800a572:	bf00      	nop
 800a574:	3708      	adds	r7, #8
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	2000520c 	.word	0x2000520c

0800a580 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800a580:	b580      	push	{r7, lr}
 800a582:	b08c      	sub	sp, #48	@ 0x30
 800a584:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800a586:	2301      	movs	r3, #1
 800a588:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800a58a:	1d3b      	adds	r3, r7, #4
 800a58c:	3301      	adds	r3, #1
 800a58e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a594:	4b31      	ldr	r3, [pc, #196]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a596:	695b      	ldr	r3, [r3, #20]
 800a598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a59a:	e00b      	b.n	800a5b4 <_TrySendOverflowPacket+0x34>
 800a59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59e:	b2da      	uxtb	r2, r3
 800a5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a2:	1c59      	adds	r1, r3, #1
 800a5a4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a5a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a5aa:	b2d2      	uxtb	r2, r2
 800a5ac:	701a      	strb	r2, [r3, #0]
 800a5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b0:	09db      	lsrs	r3, r3, #7
 800a5b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a5b8:	d8f0      	bhi.n	800a59c <_TrySendOverflowPacket+0x1c>
 800a5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5bc:	1c5a      	adds	r2, r3, #1
 800a5be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a5c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5c2:	b2d2      	uxtb	r2, r2
 800a5c4:	701a      	strb	r2, [r3, #0]
 800a5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5c8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a5ca:	4b25      	ldr	r3, [pc, #148]	@ (800a660 <_TrySendOverflowPacket+0xe0>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800a5d0:	4b22      	ldr	r3, [pc, #136]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	69ba      	ldr	r2, [r7, #24]
 800a5d6:	1ad3      	subs	r3, r2, r3
 800a5d8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	623b      	str	r3, [r7, #32]
 800a5e2:	e00b      	b.n	800a5fc <_TrySendOverflowPacket+0x7c>
 800a5e4:	6a3b      	ldr	r3, [r7, #32]
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ea:	1c59      	adds	r1, r3, #1
 800a5ec:	6279      	str	r1, [r7, #36]	@ 0x24
 800a5ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a5f2:	b2d2      	uxtb	r2, r2
 800a5f4:	701a      	strb	r2, [r3, #0]
 800a5f6:	6a3b      	ldr	r3, [r7, #32]
 800a5f8:	09db      	lsrs	r3, r3, #7
 800a5fa:	623b      	str	r3, [r7, #32]
 800a5fc:	6a3b      	ldr	r3, [r7, #32]
 800a5fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800a600:	d8f0      	bhi.n	800a5e4 <_TrySendOverflowPacket+0x64>
 800a602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a604:	1c5a      	adds	r2, r3, #1
 800a606:	627a      	str	r2, [r7, #36]	@ 0x24
 800a608:	6a3a      	ldr	r2, [r7, #32]
 800a60a:	b2d2      	uxtb	r2, r2
 800a60c:	701a      	strb	r2, [r3, #0]
 800a60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a610:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800a612:	4b12      	ldr	r3, [pc, #72]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a614:	785b      	ldrb	r3, [r3, #1]
 800a616:	4618      	mov	r0, r3
 800a618:	1d3b      	adds	r3, r7, #4
 800a61a:	69fa      	ldr	r2, [r7, #28]
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	461a      	mov	r2, r3
 800a620:	1d3b      	adds	r3, r7, #4
 800a622:	4619      	mov	r1, r3
 800a624:	f7f5 fdf4 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a628:	4603      	mov	r3, r0
 800a62a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d009      	beq.n	800a646 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a632:	4a0a      	ldr	r2, [pc, #40]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a634:	69bb      	ldr	r3, [r7, #24]
 800a636:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a638:	4b08      	ldr	r3, [pc, #32]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	3b01      	subs	r3, #1
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	4b06      	ldr	r3, [pc, #24]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a642:	701a      	strb	r2, [r3, #0]
 800a644:	e004      	b.n	800a650 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a646:	4b05      	ldr	r3, [pc, #20]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a648:	695b      	ldr	r3, [r3, #20]
 800a64a:	3301      	adds	r3, #1
 800a64c:	4a03      	ldr	r2, [pc, #12]	@ (800a65c <_TrySendOverflowPacket+0xdc>)
 800a64e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a650:	693b      	ldr	r3, [r7, #16]
}
 800a652:	4618      	mov	r0, r3
 800a654:	3730      	adds	r7, #48	@ 0x30
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop
 800a65c:	2000520c 	.word	0x2000520c
 800a660:	e0001004 	.word	0xe0001004

0800a664 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a664:	b580      	push	{r7, lr}
 800a666:	b08a      	sub	sp, #40	@ 0x28
 800a668:	af00      	add	r7, sp, #0
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	60b9      	str	r1, [r7, #8]
 800a66e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a670:	4b98      	ldr	r3, [pc, #608]	@ (800a8d4 <_SendPacket+0x270>)
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	2b01      	cmp	r3, #1
 800a676:	d010      	beq.n	800a69a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a678:	4b96      	ldr	r3, [pc, #600]	@ (800a8d4 <_SendPacket+0x270>)
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f000 812d 	beq.w	800a8dc <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a682:	4b94      	ldr	r3, [pc, #592]	@ (800a8d4 <_SendPacket+0x270>)
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	2b02      	cmp	r3, #2
 800a688:	d109      	bne.n	800a69e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a68a:	f7ff ff79 	bl	800a580 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a68e:	4b91      	ldr	r3, [pc, #580]	@ (800a8d4 <_SendPacket+0x270>)
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	2b01      	cmp	r3, #1
 800a694:	f040 8124 	bne.w	800a8e0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800a698:	e001      	b.n	800a69e <_SendPacket+0x3a>
    goto Send;
 800a69a:	bf00      	nop
 800a69c:	e000      	b.n	800a6a0 <_SendPacket+0x3c>
Send:
 800a69e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b1f      	cmp	r3, #31
 800a6a4:	d809      	bhi.n	800a6ba <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a6a6:	4b8b      	ldr	r3, [pc, #556]	@ (800a8d4 <_SendPacket+0x270>)
 800a6a8:	69da      	ldr	r2, [r3, #28]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	fa22 f303 	lsr.w	r3, r2, r3
 800a6b0:	f003 0301 	and.w	r3, r3, #1
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f040 8115 	bne.w	800a8e4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2b17      	cmp	r3, #23
 800a6be:	d807      	bhi.n	800a6d0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	60fb      	str	r3, [r7, #12]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	b2da      	uxtb	r2, r3
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	701a      	strb	r2, [r3, #0]
 800a6ce:	e0c4      	b.n	800a85a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800a6d0:	68ba      	ldr	r2, [r7, #8]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	2b7f      	cmp	r3, #127	@ 0x7f
 800a6dc:	d912      	bls.n	800a704 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800a6de:	69fb      	ldr	r3, [r7, #28]
 800a6e0:	09da      	lsrs	r2, r3, #7
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	60fb      	str	r3, [r7, #12]
 800a6e8:	b2d2      	uxtb	r2, r2
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	3a01      	subs	r2, #1
 800a6f6:	60fa      	str	r2, [r7, #12]
 800a6f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a6fc:	b2da      	uxtb	r2, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	701a      	strb	r2, [r3, #0]
 800a702:	e006      	b.n	800a712 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	3b01      	subs	r3, #1
 800a708:	60fb      	str	r3, [r7, #12]
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	b2da      	uxtb	r2, r3
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2b7e      	cmp	r3, #126	@ 0x7e
 800a716:	d807      	bhi.n	800a728 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	3b01      	subs	r3, #1
 800a71c:	60fb      	str	r3, [r7, #12]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	b2da      	uxtb	r2, r3
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	701a      	strb	r2, [r3, #0]
 800a726:	e098      	b.n	800a85a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a72e:	d212      	bcs.n	800a756 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	09da      	lsrs	r2, r3, #7
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	3b01      	subs	r3, #1
 800a738:	60fb      	str	r3, [r7, #12]
 800a73a:	b2d2      	uxtb	r2, r2
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	b2db      	uxtb	r3, r3
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	3a01      	subs	r2, #1
 800a748:	60fa      	str	r2, [r7, #12]
 800a74a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a74e:	b2da      	uxtb	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	701a      	strb	r2, [r3, #0]
 800a754:	e081      	b.n	800a85a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a75c:	d21d      	bcs.n	800a79a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	0b9a      	lsrs	r2, r3, #14
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	3b01      	subs	r3, #1
 800a766:	60fb      	str	r3, [r7, #12]
 800a768:	b2d2      	uxtb	r2, r2
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	09db      	lsrs	r3, r3, #7
 800a772:	b2db      	uxtb	r3, r3
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	3a01      	subs	r2, #1
 800a778:	60fa      	str	r2, [r7, #12]
 800a77a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	b2db      	uxtb	r3, r3
 800a788:	68fa      	ldr	r2, [r7, #12]
 800a78a:	3a01      	subs	r2, #1
 800a78c:	60fa      	str	r2, [r7, #12]
 800a78e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a792:	b2da      	uxtb	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	701a      	strb	r2, [r3, #0]
 800a798:	e05f      	b.n	800a85a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7a0:	d228      	bcs.n	800a7f4 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	0d5a      	lsrs	r2, r3, #21
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	60fb      	str	r3, [r7, #12]
 800a7ac:	b2d2      	uxtb	r2, r2
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	0b9b      	lsrs	r3, r3, #14
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	3a01      	subs	r2, #1
 800a7bc:	60fa      	str	r2, [r7, #12]
 800a7be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a7c2:	b2da      	uxtb	r2, r3
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	09db      	lsrs	r3, r3, #7
 800a7cc:	b2db      	uxtb	r3, r3
 800a7ce:	68fa      	ldr	r2, [r7, #12]
 800a7d0:	3a01      	subs	r2, #1
 800a7d2:	60fa      	str	r2, [r7, #12]
 800a7d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a7d8:	b2da      	uxtb	r2, r3
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	3a01      	subs	r2, #1
 800a7e6:	60fa      	str	r2, [r7, #12]
 800a7e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a7ec:	b2da      	uxtb	r2, r3
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	701a      	strb	r2, [r3, #0]
 800a7f2:	e032      	b.n	800a85a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	0f1a      	lsrs	r2, r3, #28
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	3b01      	subs	r3, #1
 800a7fc:	60fb      	str	r3, [r7, #12]
 800a7fe:	b2d2      	uxtb	r2, r2
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	0d5b      	lsrs	r3, r3, #21
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	3a01      	subs	r2, #1
 800a80e:	60fa      	str	r2, [r7, #12]
 800a810:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a814:	b2da      	uxtb	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	0b9b      	lsrs	r3, r3, #14
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	68fa      	ldr	r2, [r7, #12]
 800a822:	3a01      	subs	r2, #1
 800a824:	60fa      	str	r2, [r7, #12]
 800a826:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a82a:	b2da      	uxtb	r2, r3
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	09db      	lsrs	r3, r3, #7
 800a834:	b2db      	uxtb	r3, r3
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	3a01      	subs	r2, #1
 800a83a:	60fa      	str	r2, [r7, #12]
 800a83c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a840:	b2da      	uxtb	r2, r3
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	b2db      	uxtb	r3, r3
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	3a01      	subs	r2, #1
 800a84e:	60fa      	str	r2, [r7, #12]
 800a850:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a854:	b2da      	uxtb	r2, r3
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a85a:	4b1f      	ldr	r3, [pc, #124]	@ (800a8d8 <_SendPacket+0x274>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a860:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d4 <_SendPacket+0x270>)
 800a862:	68db      	ldr	r3, [r3, #12]
 800a864:	69ba      	ldr	r2, [r7, #24]
 800a866:	1ad3      	subs	r3, r2, r3
 800a868:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	623b      	str	r3, [r7, #32]
 800a872:	e00b      	b.n	800a88c <_SendPacket+0x228>
 800a874:	6a3b      	ldr	r3, [r7, #32]
 800a876:	b2da      	uxtb	r2, r3
 800a878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87a:	1c59      	adds	r1, r3, #1
 800a87c:	6279      	str	r1, [r7, #36]	@ 0x24
 800a87e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a882:	b2d2      	uxtb	r2, r2
 800a884:	701a      	strb	r2, [r3, #0]
 800a886:	6a3b      	ldr	r3, [r7, #32]
 800a888:	09db      	lsrs	r3, r3, #7
 800a88a:	623b      	str	r3, [r7, #32]
 800a88c:	6a3b      	ldr	r3, [r7, #32]
 800a88e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a890:	d8f0      	bhi.n	800a874 <_SendPacket+0x210>
 800a892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a894:	1c5a      	adds	r2, r3, #1
 800a896:	627a      	str	r2, [r7, #36]	@ 0x24
 800a898:	6a3a      	ldr	r2, [r7, #32]
 800a89a:	b2d2      	uxtb	r2, r2
 800a89c:	701a      	strb	r2, [r3, #0]
 800a89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800a8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a8d4 <_SendPacket+0x270>)
 800a8a4:	785b      	ldrb	r3, [r3, #1]
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	68ba      	ldr	r2, [r7, #8]
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	1ad3      	subs	r3, r2, r3
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	68f9      	ldr	r1, [r7, #12]
 800a8b2:	f7f5 fcad 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a8b6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d003      	beq.n	800a8c6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a8be:	4a05      	ldr	r2, [pc, #20]	@ (800a8d4 <_SendPacket+0x270>)
 800a8c0:	69bb      	ldr	r3, [r7, #24]
 800a8c2:	60d3      	str	r3, [r2, #12]
 800a8c4:	e00f      	b.n	800a8e6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800a8c6:	4b03      	ldr	r3, [pc, #12]	@ (800a8d4 <_SendPacket+0x270>)
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	b2da      	uxtb	r2, r3
 800a8ce:	4b01      	ldr	r3, [pc, #4]	@ (800a8d4 <_SendPacket+0x270>)
 800a8d0:	701a      	strb	r2, [r3, #0]
 800a8d2:	e008      	b.n	800a8e6 <_SendPacket+0x282>
 800a8d4:	2000520c 	.word	0x2000520c
 800a8d8:	e0001004 	.word	0xe0001004
    goto SendDone;
 800a8dc:	bf00      	nop
 800a8de:	e002      	b.n	800a8e6 <_SendPacket+0x282>
      goto SendDone;
 800a8e0:	bf00      	nop
 800a8e2:	e000      	b.n	800a8e6 <_SendPacket+0x282>
      goto SendDone;
 800a8e4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a8e6:	4b14      	ldr	r3, [pc, #80]	@ (800a938 <_SendPacket+0x2d4>)
 800a8e8:	7e1b      	ldrb	r3, [r3, #24]
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	4a13      	ldr	r2, [pc, #76]	@ (800a93c <_SendPacket+0x2d8>)
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	005b      	lsls	r3, r3, #1
 800a8f2:	440b      	add	r3, r1
 800a8f4:	00db      	lsls	r3, r3, #3
 800a8f6:	4413      	add	r3, r2
 800a8f8:	336c      	adds	r3, #108	@ 0x6c
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a938 <_SendPacket+0x2d4>)
 800a8fe:	7e1b      	ldrb	r3, [r3, #24]
 800a900:	4618      	mov	r0, r3
 800a902:	490e      	ldr	r1, [pc, #56]	@ (800a93c <_SendPacket+0x2d8>)
 800a904:	4603      	mov	r3, r0
 800a906:	005b      	lsls	r3, r3, #1
 800a908:	4403      	add	r3, r0
 800a90a:	00db      	lsls	r3, r3, #3
 800a90c:	440b      	add	r3, r1
 800a90e:	3370      	adds	r3, #112	@ 0x70
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	429a      	cmp	r2, r3
 800a914:	d00b      	beq.n	800a92e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a916:	4b08      	ldr	r3, [pc, #32]	@ (800a938 <_SendPacket+0x2d4>)
 800a918:	789b      	ldrb	r3, [r3, #2]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d107      	bne.n	800a92e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a91e:	4b06      	ldr	r3, [pc, #24]	@ (800a938 <_SendPacket+0x2d4>)
 800a920:	2201      	movs	r2, #1
 800a922:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a924:	f7ff fdbe 	bl	800a4a4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a928:	4b03      	ldr	r3, [pc, #12]	@ (800a938 <_SendPacket+0x2d4>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800a92e:	bf00      	nop
 800a930:	3728      	adds	r7, #40	@ 0x28
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	2000520c 	.word	0x2000520c
 800a93c:	200048a8 	.word	0x200048a8

0800a940 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800a940:	b580      	push	{r7, lr}
 800a942:	b08a      	sub	sp, #40	@ 0x28
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	460b      	mov	r3, r1
 800a94a:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	691b      	ldr	r3, [r3, #16]
 800a950:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	3301      	adds	r3, #1
 800a956:	2b80      	cmp	r3, #128	@ 0x80
 800a958:	d80a      	bhi.n	800a970 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	1c59      	adds	r1, r3, #1
 800a960:	687a      	ldr	r2, [r7, #4]
 800a962:	6051      	str	r1, [r2, #4]
 800a964:	78fa      	ldrb	r2, [r7, #3]
 800a966:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	1c5a      	adds	r2, r3, #1
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	691b      	ldr	r3, [r3, #16]
 800a974:	2b80      	cmp	r3, #128	@ 0x80
 800a976:	d15a      	bne.n	800aa2e <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	691a      	ldr	r2, [r3, #16]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	b2d2      	uxtb	r2, r2
 800a982:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	627b      	str	r3, [r7, #36]	@ 0x24
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	623b      	str	r3, [r7, #32]
 800a998:	e00b      	b.n	800a9b2 <_StoreChar+0x72>
 800a99a:	6a3b      	ldr	r3, [r7, #32]
 800a99c:	b2da      	uxtb	r2, r3
 800a99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a0:	1c59      	adds	r1, r3, #1
 800a9a2:	6279      	str	r1, [r7, #36]	@ 0x24
 800a9a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9a8:	b2d2      	uxtb	r2, r2
 800a9aa:	701a      	strb	r2, [r3, #0]
 800a9ac:	6a3b      	ldr	r3, [r7, #32]
 800a9ae:	09db      	lsrs	r3, r3, #7
 800a9b0:	623b      	str	r3, [r7, #32]
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9b6:	d8f0      	bhi.n	800a99a <_StoreChar+0x5a>
 800a9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ba:	1c5a      	adds	r2, r3, #1
 800a9bc:	627a      	str	r2, [r7, #36]	@ 0x24
 800a9be:	6a3a      	ldr	r2, [r7, #32]
 800a9c0:	b2d2      	uxtb	r2, r2
 800a9c2:	701a      	strb	r2, [r3, #0]
 800a9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c6:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	61fb      	str	r3, [r7, #28]
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	61bb      	str	r3, [r7, #24]
 800a9d0:	e00b      	b.n	800a9ea <_StoreChar+0xaa>
 800a9d2:	69bb      	ldr	r3, [r7, #24]
 800a9d4:	b2da      	uxtb	r2, r3
 800a9d6:	69fb      	ldr	r3, [r7, #28]
 800a9d8:	1c59      	adds	r1, r3, #1
 800a9da:	61f9      	str	r1, [r7, #28]
 800a9dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9e0:	b2d2      	uxtb	r2, r2
 800a9e2:	701a      	strb	r2, [r3, #0]
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	09db      	lsrs	r3, r3, #7
 800a9e8:	61bb      	str	r3, [r7, #24]
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9ee:	d8f0      	bhi.n	800a9d2 <_StoreChar+0x92>
 800a9f0:	69fb      	ldr	r3, [r7, #28]
 800a9f2:	1c5a      	adds	r2, r3, #1
 800a9f4:	61fa      	str	r2, [r7, #28]
 800a9f6:	69ba      	ldr	r2, [r7, #24]
 800a9f8:	b2d2      	uxtb	r2, r2
 800a9fa:	701a      	strb	r2, [r3, #0]
 800a9fc:	69fb      	ldr	r3, [r7, #28]
 800a9fe:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	221a      	movs	r2, #26
 800aa06:	6939      	ldr	r1, [r7, #16]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7ff fe2b 	bl	800a664 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7ff fd3a 	bl	800a48c <_PreparePacket>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	1c5a      	adds	r2, r3, #1
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	611a      	str	r2, [r3, #16]
  }
}
 800aa2e:	bf00      	nop
 800aa30:	3728      	adds	r7, #40	@ 0x28
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}
	...

0800aa38 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b08a      	sub	sp, #40	@ 0x28
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	607a      	str	r2, [r7, #4]
 800aa44:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800aa52:	e007      	b.n	800aa64 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800aa54:	6a3a      	ldr	r2, [r7, #32]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa5c:	623b      	str	r3, [r7, #32]
    Width++;
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	3301      	adds	r3, #1
 800aa62:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800aa64:	6a3a      	ldr	r2, [r7, #32]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d2f3      	bcs.n	800aa54 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800aa6c:	683a      	ldr	r2, [r7, #0]
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d901      	bls.n	800aa78 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800aa78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa7a:	f003 0301 	and.w	r3, r3, #1
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d000      	beq.n	800aa84 <_PrintUnsigned+0x4c>
 800aa82:	e01f      	b.n	800aac4 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 800aa84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d01c      	beq.n	800aac4 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800aa8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa8c:	f003 0302 	and.w	r3, r3, #2
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d005      	beq.n	800aaa0 <_PrintUnsigned+0x68>
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d102      	bne.n	800aaa0 <_PrintUnsigned+0x68>
        c = '0';
 800aa9a:	2330      	movs	r3, #48	@ 0x30
 800aa9c:	76fb      	strb	r3, [r7, #27]
 800aa9e:	e001      	b.n	800aaa4 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800aaa0:	2320      	movs	r3, #32
 800aaa2:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800aaa4:	e007      	b.n	800aab6 <_PrintUnsigned+0x7e>
        FieldWidth--;
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa8:	3b01      	subs	r3, #1
 800aaaa:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800aaac:	7efb      	ldrb	r3, [r7, #27]
 800aaae:	4619      	mov	r1, r3
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f7ff ff45 	bl	800a940 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800aab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d003      	beq.n	800aac4 <_PrintUnsigned+0x8c>
 800aabc:	69fa      	ldr	r2, [r7, #28]
 800aabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d3f0      	bcc.n	800aaa6 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d903      	bls.n	800aad2 <_PrintUnsigned+0x9a>
      NumDigits--;
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	3b01      	subs	r3, #1
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	e009      	b.n	800aae6 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800aad2:	68ba      	ldr	r2, [r7, #8]
 800aad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aada:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d200      	bcs.n	800aae6 <_PrintUnsigned+0xae>
        break;
 800aae4:	e005      	b.n	800aaf2 <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800aae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	fb02 f303 	mul.w	r3, r2, r3
 800aaee:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800aaf0:	e7e8      	b.n	800aac4 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800aaf2:	68ba      	ldr	r2, [r7, #8]
 800aaf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aafa:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab00:	fb02 f303 	mul.w	r3, r2, r3
 800ab04:	68ba      	ldr	r2, [r7, #8]
 800ab06:	1ad3      	subs	r3, r2, r3
 800ab08:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800ab0a:	4a15      	ldr	r2, [pc, #84]	@ (800ab60 <_PrintUnsigned+0x128>)
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	4413      	add	r3, r2
 800ab10:	781b      	ldrb	r3, [r3, #0]
 800ab12:	4619      	mov	r1, r3
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f7ff ff13 	bl	800a940 <_StoreChar>
    Digit /= Base;
 800ab1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab22:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800ab24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d1e3      	bne.n	800aaf2 <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800ab2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab2c:	f003 0301 	and.w	r3, r3, #1
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d011      	beq.n	800ab58 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 800ab34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00e      	beq.n	800ab58 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ab3a:	e006      	b.n	800ab4a <_PrintUnsigned+0x112>
        FieldWidth--;
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3e:	3b01      	subs	r3, #1
 800ab40:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800ab42:	2120      	movs	r1, #32
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f7ff fefb 	bl	800a940 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d003      	beq.n	800ab58 <_PrintUnsigned+0x120>
 800ab50:	69fa      	ldr	r2, [r7, #28]
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d3f1      	bcc.n	800ab3c <_PrintUnsigned+0x104>
      }
    }
  }
}
 800ab58:	bf00      	nop
 800ab5a:	3728      	adds	r7, #40	@ 0x28
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	0800c6f4 	.word	0x0800c6f4

0800ab64 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b088      	sub	sp, #32
 800ab68:	af02      	add	r7, sp, #8
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	607a      	str	r2, [r7, #4]
 800ab70:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	bfb8      	it	lt
 800ab78:	425b      	neglt	r3, r3
 800ab7a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800ab80:	e007      	b.n	800ab92 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	693a      	ldr	r2, [r7, #16]
 800ab86:	fb92 f3f3 	sdiv	r3, r2, r3
 800ab8a:	613b      	str	r3, [r7, #16]
    Width++;
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	693a      	ldr	r2, [r7, #16]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	daf3      	bge.n	800ab82 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d901      	bls.n	800aba6 <_PrintInt+0x42>
    Width = NumDigits;
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00a      	beq.n	800abc2 <_PrintInt+0x5e>
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	db04      	blt.n	800abbc <_PrintInt+0x58>
 800abb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb4:	f003 0304 	and.w	r3, r3, #4
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d002      	beq.n	800abc2 <_PrintInt+0x5e>
    FieldWidth--;
 800abbc:	6a3b      	ldr	r3, [r7, #32]
 800abbe:	3b01      	subs	r3, #1
 800abc0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d002      	beq.n	800abd2 <_PrintInt+0x6e>
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d016      	beq.n	800ac00 <_PrintInt+0x9c>
 800abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd4:	f003 0301 	and.w	r3, r3, #1
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d111      	bne.n	800ac00 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800abdc:	6a3b      	ldr	r3, [r7, #32]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d00e      	beq.n	800ac00 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800abe2:	e006      	b.n	800abf2 <_PrintInt+0x8e>
        FieldWidth--;
 800abe4:	6a3b      	ldr	r3, [r7, #32]
 800abe6:	3b01      	subs	r3, #1
 800abe8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800abea:	2120      	movs	r1, #32
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f7ff fea7 	bl	800a940 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d003      	beq.n	800ac00 <_PrintInt+0x9c>
 800abf8:	697a      	ldr	r2, [r7, #20]
 800abfa:	6a3b      	ldr	r3, [r7, #32]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d3f1      	bcc.n	800abe4 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	da07      	bge.n	800ac16 <_PrintInt+0xb2>
    v = -v;
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	425b      	negs	r3, r3
 800ac0a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 800ac0c:	212d      	movs	r1, #45	@ 0x2d
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f7ff fe96 	bl	800a940 <_StoreChar>
 800ac14:	e008      	b.n	800ac28 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	f003 0304 	and.w	r3, r3, #4
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d003      	beq.n	800ac28 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800ac20:	212b      	movs	r1, #43	@ 0x2b
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f7ff fe8c 	bl	800a940 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800ac28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac2a:	f003 0302 	and.w	r3, r3, #2
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d019      	beq.n	800ac66 <_PrintInt+0x102>
 800ac32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac34:	f003 0301 	and.w	r3, r3, #1
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d114      	bne.n	800ac66 <_PrintInt+0x102>
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d111      	bne.n	800ac66 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800ac42:	6a3b      	ldr	r3, [r7, #32]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00e      	beq.n	800ac66 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ac48:	e006      	b.n	800ac58 <_PrintInt+0xf4>
        FieldWidth--;
 800ac4a:	6a3b      	ldr	r3, [r7, #32]
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800ac50:	2130      	movs	r1, #48	@ 0x30
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f7ff fe74 	bl	800a940 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800ac58:	6a3b      	ldr	r3, [r7, #32]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d003      	beq.n	800ac66 <_PrintInt+0x102>
 800ac5e:	697a      	ldr	r2, [r7, #20]
 800ac60:	6a3b      	ldr	r3, [r7, #32]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d3f1      	bcc.n	800ac4a <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800ac66:	68b9      	ldr	r1, [r7, #8]
 800ac68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6a:	9301      	str	r3, [sp, #4]
 800ac6c:	6a3b      	ldr	r3, [r7, #32]
 800ac6e:	9300      	str	r3, [sp, #0]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	687a      	ldr	r2, [r7, #4]
 800ac74:	68f8      	ldr	r0, [r7, #12]
 800ac76:	f7ff fedf 	bl	800aa38 <_PrintUnsigned>
}
 800ac7a:	bf00      	nop
 800ac7c:	3718      	adds	r7, #24
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
	...

0800ac84 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b098      	sub	sp, #96	@ 0x60
 800ac88:	af02      	add	r7, sp, #8
 800ac8a:	60f8      	str	r0, [r7, #12]
 800ac8c:	60b9      	str	r1, [r7, #8]
 800ac8e:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800ac90:	f3ef 8311 	mrs	r3, BASEPRI
 800ac94:	f04f 0120 	mov.w	r1, #32
 800ac98:	f381 8811 	msr	BASEPRI, r1
 800ac9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac9e:	48b7      	ldr	r0, [pc, #732]	@ (800af7c <_VPrintTarget+0x2f8>)
 800aca0:	f7ff fbf4 	bl	800a48c <_PreparePacket>
 800aca4:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800aca6:	4bb5      	ldr	r3, [pc, #724]	@ (800af7c <_VPrintTarget+0x2f8>)
 800aca8:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 800acaa:	2300      	movs	r3, #0
 800acac:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800acae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb0:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	3301      	adds	r3, #1
 800acb6:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	3301      	adds	r3, #1
 800acc8:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800acca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f000 81a8 	beq.w	800b024 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800acd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800acd8:	2b25      	cmp	r3, #37	@ 0x25
 800acda:	f040 8195 	bne.w	800b008 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800acde:	2300      	movs	r3, #0
 800ace0:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800ace2:	2301      	movs	r3, #1
 800ace4:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800acee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800acf2:	3b23      	subs	r3, #35	@ 0x23
 800acf4:	2b0d      	cmp	r3, #13
 800acf6:	d83f      	bhi.n	800ad78 <_VPrintTarget+0xf4>
 800acf8:	a201      	add	r2, pc, #4	@ (adr r2, 800ad00 <_VPrintTarget+0x7c>)
 800acfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfe:	bf00      	nop
 800ad00:	0800ad69 	.word	0x0800ad69
 800ad04:	0800ad79 	.word	0x0800ad79
 800ad08:	0800ad79 	.word	0x0800ad79
 800ad0c:	0800ad79 	.word	0x0800ad79
 800ad10:	0800ad79 	.word	0x0800ad79
 800ad14:	0800ad79 	.word	0x0800ad79
 800ad18:	0800ad79 	.word	0x0800ad79
 800ad1c:	0800ad79 	.word	0x0800ad79
 800ad20:	0800ad59 	.word	0x0800ad59
 800ad24:	0800ad79 	.word	0x0800ad79
 800ad28:	0800ad39 	.word	0x0800ad39
 800ad2c:	0800ad79 	.word	0x0800ad79
 800ad30:	0800ad79 	.word	0x0800ad79
 800ad34:	0800ad49 	.word	0x0800ad49
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800ad38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad3a:	f043 0301 	orr.w	r3, r3, #1
 800ad3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	3301      	adds	r3, #1
 800ad44:	60fb      	str	r3, [r7, #12]
 800ad46:	e01a      	b.n	800ad7e <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800ad48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad4a:	f043 0302 	orr.w	r3, r3, #2
 800ad4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	3301      	adds	r3, #1
 800ad54:	60fb      	str	r3, [r7, #12]
 800ad56:	e012      	b.n	800ad7e <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800ad58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad5a:	f043 0304 	orr.w	r3, r3, #4
 800ad5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	3301      	adds	r3, #1
 800ad64:	60fb      	str	r3, [r7, #12]
 800ad66:	e00a      	b.n	800ad7e <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800ad68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad6a:	f043 0308 	orr.w	r3, r3, #8
 800ad6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	3301      	adds	r3, #1
 800ad74:	60fb      	str	r3, [r7, #12]
 800ad76:	e002      	b.n	800ad7e <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad7c:	bf00      	nop
        }
      } while (v);
 800ad7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d1b0      	bne.n	800ace6 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800ad84:	2300      	movs	r3, #0
 800ad86:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800ad90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad94:	2b2f      	cmp	r3, #47	@ 0x2f
 800ad96:	d912      	bls.n	800adbe <_VPrintTarget+0x13a>
 800ad98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ad9c:	2b39      	cmp	r3, #57	@ 0x39
 800ad9e:	d80e      	bhi.n	800adbe <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	3301      	adds	r3, #1
 800ada4:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800ada6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ada8:	4613      	mov	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4413      	add	r3, r2
 800adae:	005b      	lsls	r3, r3, #1
 800adb0:	461a      	mov	r2, r3
 800adb2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800adb6:	4413      	add	r3, r2
 800adb8:	3b30      	subs	r3, #48	@ 0x30
 800adba:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 800adbc:	e7e4      	b.n	800ad88 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800adbe:	2300      	movs	r3, #0
 800adc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 800adca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800adce:	2b2e      	cmp	r3, #46	@ 0x2e
 800add0:	d11d      	bne.n	800ae0e <_VPrintTarget+0x18a>
        sFormat++;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	3301      	adds	r3, #1
 800add6:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	781b      	ldrb	r3, [r3, #0]
 800addc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 800ade0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ade4:	2b2f      	cmp	r3, #47	@ 0x2f
 800ade6:	d912      	bls.n	800ae0e <_VPrintTarget+0x18a>
 800ade8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800adec:	2b39      	cmp	r3, #57	@ 0x39
 800adee:	d80e      	bhi.n	800ae0e <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3301      	adds	r3, #1
 800adf4:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800adf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800adf8:	4613      	mov	r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4413      	add	r3, r2
 800adfe:	005b      	lsls	r3, r3, #1
 800ae00:	461a      	mov	r2, r3
 800ae02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ae06:	4413      	add	r3, r2
 800ae08:	3b30      	subs	r3, #48	@ 0x30
 800ae0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 800ae0c:	e7e4      	b.n	800add8 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800ae16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ae1a:	2b6c      	cmp	r3, #108	@ 0x6c
 800ae1c:	d003      	beq.n	800ae26 <_VPrintTarget+0x1a2>
 800ae1e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ae22:	2b68      	cmp	r3, #104	@ 0x68
 800ae24:	d107      	bne.n	800ae36 <_VPrintTarget+0x1b2>
          c = *sFormat;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	3301      	adds	r3, #1
 800ae32:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800ae34:	e7ef      	b.n	800ae16 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800ae36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ae3a:	2b25      	cmp	r3, #37	@ 0x25
 800ae3c:	f000 80d8 	beq.w	800aff0 <_VPrintTarget+0x36c>
 800ae40:	2b25      	cmp	r3, #37	@ 0x25
 800ae42:	f2c0 80dc 	blt.w	800affe <_VPrintTarget+0x37a>
 800ae46:	2b78      	cmp	r3, #120	@ 0x78
 800ae48:	f300 80d9 	bgt.w	800affe <_VPrintTarget+0x37a>
 800ae4c:	2b58      	cmp	r3, #88	@ 0x58
 800ae4e:	f2c0 80d6 	blt.w	800affe <_VPrintTarget+0x37a>
 800ae52:	3b58      	subs	r3, #88	@ 0x58
 800ae54:	2b20      	cmp	r3, #32
 800ae56:	f200 80d2 	bhi.w	800affe <_VPrintTarget+0x37a>
 800ae5a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae60 <_VPrintTarget+0x1dc>)
 800ae5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae60:	0800af57 	.word	0x0800af57
 800ae64:	0800afff 	.word	0x0800afff
 800ae68:	0800afff 	.word	0x0800afff
 800ae6c:	0800afff 	.word	0x0800afff
 800ae70:	0800afff 	.word	0x0800afff
 800ae74:	0800afff 	.word	0x0800afff
 800ae78:	0800afff 	.word	0x0800afff
 800ae7c:	0800afff 	.word	0x0800afff
 800ae80:	0800afff 	.word	0x0800afff
 800ae84:	0800afff 	.word	0x0800afff
 800ae88:	0800afff 	.word	0x0800afff
 800ae8c:	0800aee5 	.word	0x0800aee5
 800ae90:	0800af0b 	.word	0x0800af0b
 800ae94:	0800afff 	.word	0x0800afff
 800ae98:	0800afff 	.word	0x0800afff
 800ae9c:	0800afff 	.word	0x0800afff
 800aea0:	0800afff 	.word	0x0800afff
 800aea4:	0800afff 	.word	0x0800afff
 800aea8:	0800afff 	.word	0x0800afff
 800aeac:	0800afff 	.word	0x0800afff
 800aeb0:	0800afff 	.word	0x0800afff
 800aeb4:	0800afff 	.word	0x0800afff
 800aeb8:	0800afff 	.word	0x0800afff
 800aebc:	0800afff 	.word	0x0800afff
 800aec0:	0800afcb 	.word	0x0800afcb
 800aec4:	0800afff 	.word	0x0800afff
 800aec8:	0800afff 	.word	0x0800afff
 800aecc:	0800af81 	.word	0x0800af81
 800aed0:	0800afff 	.word	0x0800afff
 800aed4:	0800af31 	.word	0x0800af31
 800aed8:	0800afff 	.word	0x0800afff
 800aedc:	0800afff 	.word	0x0800afff
 800aee0:	0800af57 	.word	0x0800af57
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	1d19      	adds	r1, r3, #4
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	6011      	str	r1, [r2, #0]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800aef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 800aef8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800aefc:	f107 0310 	add.w	r3, r7, #16
 800af00:	4611      	mov	r1, r2
 800af02:	4618      	mov	r0, r3
 800af04:	f7ff fd1c 	bl	800a940 <_StoreChar>
        break;
 800af08:	e07a      	b.n	800b000 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	1d19      	adds	r1, r3, #4
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	6011      	str	r1, [r2, #0]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800af18:	f107 0010 	add.w	r0, r7, #16
 800af1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af22:	9300      	str	r3, [sp, #0]
 800af24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af26:	220a      	movs	r2, #10
 800af28:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af2a:	f7ff fe1b 	bl	800ab64 <_PrintInt>
        break;
 800af2e:	e067      	b.n	800b000 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	1d19      	adds	r1, r3, #4
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	6011      	str	r1, [r2, #0]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800af3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af40:	f107 0010 	add.w	r0, r7, #16
 800af44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af46:	9301      	str	r3, [sp, #4]
 800af48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af4a:	9300      	str	r3, [sp, #0]
 800af4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af4e:	220a      	movs	r2, #10
 800af50:	f7ff fd72 	bl	800aa38 <_PrintUnsigned>
        break;
 800af54:	e054      	b.n	800b000 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	1d19      	adds	r1, r3, #4
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	6011      	str	r1, [r2, #0]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800af64:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800af66:	f107 0010 	add.w	r0, r7, #16
 800af6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af6c:	9301      	str	r3, [sp, #4]
 800af6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af70:	9300      	str	r3, [sp, #0]
 800af72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af74:	2210      	movs	r2, #16
 800af76:	f7ff fd5f 	bl	800aa38 <_PrintUnsigned>
        break;
 800af7a:	e041      	b.n	800b000 <_VPrintTarget+0x37c>
 800af7c:	2000523c 	.word	0x2000523c
      case 's':
        s = va_arg(*pParamList, const char*);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	1d19      	adds	r1, r3, #4
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	6011      	str	r1, [r2, #0]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 800af8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af90:	2b00      	cmp	r3, #0
 800af92:	d101      	bne.n	800af98 <_VPrintTarget+0x314>
          s = "(null)";
 800af94:	4b4a      	ldr	r3, [pc, #296]	@ (800b0c0 <_VPrintTarget+0x43c>)
 800af96:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 800af98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 800afa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afa2:	3301      	adds	r3, #1
 800afa4:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 800afa6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00b      	beq.n	800afc6 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 800afae:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800afb2:	f107 0310 	add.w	r3, r7, #16
 800afb6:	4611      	mov	r1, r2
 800afb8:	4618      	mov	r0, r3
 800afba:	f7ff fcc1 	bl	800a940 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 800afbe:	6a3b      	ldr	r3, [r7, #32]
 800afc0:	2b7f      	cmp	r3, #127	@ 0x7f
 800afc2:	d9e9      	bls.n	800af98 <_VPrintTarget+0x314>
        break;
 800afc4:	e01c      	b.n	800b000 <_VPrintTarget+0x37c>
            break;
 800afc6:	bf00      	nop
        break;
 800afc8:	e01a      	b.n	800b000 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	1d19      	adds	r1, r3, #4
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	6011      	str	r1, [r2, #0]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 800afd8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800afda:	f107 0010 	add.w	r0, r7, #16
 800afde:	2300      	movs	r3, #0
 800afe0:	9301      	str	r3, [sp, #4]
 800afe2:	2308      	movs	r3, #8
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	2308      	movs	r3, #8
 800afe8:	2210      	movs	r2, #16
 800afea:	f7ff fd25 	bl	800aa38 <_PrintUnsigned>
        break;
 800afee:	e007      	b.n	800b000 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800aff0:	f107 0310 	add.w	r3, r7, #16
 800aff4:	2125      	movs	r1, #37	@ 0x25
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7ff fca2 	bl	800a940 <_StoreChar>
        break;
 800affc:	e000      	b.n	800b000 <_VPrintTarget+0x37c>
      default:
        break;
 800affe:	bf00      	nop
      }
      sFormat++;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	3301      	adds	r3, #1
 800b004:	60fb      	str	r3, [r7, #12]
 800b006:	e007      	b.n	800b018 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 800b008:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b00c:	f107 0310 	add.w	r3, r7, #16
 800b010:	4611      	mov	r1, r2
 800b012:	4618      	mov	r0, r3
 800b014:	f7ff fc94 	bl	800a940 <_StoreChar>
    }
  } while (*sFormat);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	f47f ae4d 	bne.w	800acbc <_VPrintTarget+0x38>
 800b022:	e000      	b.n	800b026 <_VPrintTarget+0x3a2>
      break;
 800b024:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d041      	beq.n	800b0b0 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800b02c:	6a3a      	ldr	r2, [r7, #32]
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	b2d2      	uxtb	r2, r2
 800b032:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b038:	69fb      	ldr	r3, [r7, #28]
 800b03a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b03c:	e00b      	b.n	800b056 <_VPrintTarget+0x3d2>
 800b03e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b040:	b2da      	uxtb	r2, r3
 800b042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b044:	1c59      	adds	r1, r3, #1
 800b046:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800b048:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b04c:	b2d2      	uxtb	r2, r2
 800b04e:	701a      	strb	r2, [r3, #0]
 800b050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b052:	09db      	lsrs	r3, r3, #7
 800b054:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b058:	2b7f      	cmp	r3, #127	@ 0x7f
 800b05a:	d8f0      	bhi.n	800b03e <_VPrintTarget+0x3ba>
 800b05c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b05e:	1c5a      	adds	r2, r3, #1
 800b060:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b062:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b064:	b2d2      	uxtb	r2, r2
 800b066:	701a      	strb	r2, [r3, #0]
 800b068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b06a:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b070:	2300      	movs	r3, #0
 800b072:	633b      	str	r3, [r7, #48]	@ 0x30
 800b074:	e00b      	b.n	800b08e <_VPrintTarget+0x40a>
 800b076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b078:	b2da      	uxtb	r2, r3
 800b07a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b07c:	1c59      	adds	r1, r3, #1
 800b07e:	6379      	str	r1, [r7, #52]	@ 0x34
 800b080:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b084:	b2d2      	uxtb	r2, r2
 800b086:	701a      	strb	r2, [r3, #0]
 800b088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b08a:	09db      	lsrs	r3, r3, #7
 800b08c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b090:	2b7f      	cmp	r3, #127	@ 0x7f
 800b092:	d8f0      	bhi.n	800b076 <_VPrintTarget+0x3f2>
 800b094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b096:	1c5a      	adds	r2, r3, #1
 800b098:	637a      	str	r2, [r7, #52]	@ 0x34
 800b09a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b09c:	b2d2      	uxtb	r2, r2
 800b09e:	701a      	strb	r2, [r3, #0]
 800b0a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0a2:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	6979      	ldr	r1, [r7, #20]
 800b0a8:	221a      	movs	r2, #26
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7ff fada 	bl	800a664 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800b0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b2:	f383 8811 	msr	BASEPRI, r3
#endif
}
 800b0b6:	bf00      	nop
 800b0b8:	3758      	adds	r7, #88	@ 0x58
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	0800c690 	.word	0x0800c690

0800b0c4 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b086      	sub	sp, #24
 800b0c8:	af02      	add	r7, sp, #8
 800b0ca:	60f8      	str	r0, [r7, #12]
 800b0cc:	60b9      	str	r1, [r7, #8]
 800b0ce:	607a      	str	r2, [r7, #4]
 800b0d0:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b0d8:	4917      	ldr	r1, [pc, #92]	@ (800b138 <SEGGER_SYSVIEW_Init+0x74>)
 800b0da:	4818      	ldr	r0, [pc, #96]	@ (800b13c <SEGGER_SYSVIEW_Init+0x78>)
 800b0dc:	f7fe fbda 	bl	8009894 <SEGGER_RTT_AllocUpBuffer>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	b2da      	uxtb	r2, r3
 800b0e4:	4b16      	ldr	r3, [pc, #88]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b0e6:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800b0e8:	4b15      	ldr	r3, [pc, #84]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b0ea:	785a      	ldrb	r2, [r3, #1]
 800b0ec:	4b14      	ldr	r3, [pc, #80]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b0ee:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800b0f0:	4b13      	ldr	r3, [pc, #76]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b0f2:	7e1b      	ldrb	r3, [r3, #24]
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	9300      	str	r3, [sp, #0]
 800b0fa:	2308      	movs	r3, #8
 800b0fc:	4a11      	ldr	r2, [pc, #68]	@ (800b144 <SEGGER_SYSVIEW_Init+0x80>)
 800b0fe:	490f      	ldr	r1, [pc, #60]	@ (800b13c <SEGGER_SYSVIEW_Init+0x78>)
 800b100:	f7fe fc4c 	bl	800999c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800b104:	4b0e      	ldr	r3, [pc, #56]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b106:	2200      	movs	r2, #0
 800b108:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800b10a:	4b0f      	ldr	r3, [pc, #60]	@ (800b148 <SEGGER_SYSVIEW_Init+0x84>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4a0c      	ldr	r2, [pc, #48]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b110:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800b112:	4a0b      	ldr	r2, [pc, #44]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800b118:	4a09      	ldr	r2, [pc, #36]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800b11e:	4a08      	ldr	r2, [pc, #32]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800b124:	4a06      	ldr	r2, [pc, #24]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800b12a:	4b05      	ldr	r3, [pc, #20]	@ (800b140 <SEGGER_SYSVIEW_Init+0x7c>)
 800b12c:	2200      	movs	r2, #0
 800b12e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800b130:	bf00      	nop
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}
 800b138:	20004e04 	.word	0x20004e04
 800b13c:	0800c698 	.word	0x0800c698
 800b140:	2000520c 	.word	0x2000520c
 800b144:	20005204 	.word	0x20005204
 800b148:	e0001004 	.word	0xe0001004

0800b14c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800b154:	4a04      	ldr	r2, [pc, #16]	@ (800b168 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6113      	str	r3, [r2, #16]
}
 800b15a:	bf00      	nop
 800b15c:	370c      	adds	r7, #12
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr
 800b166:	bf00      	nop
 800b168:	2000520c 	.word	0x2000520c

0800b16c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b174:	f3ef 8311 	mrs	r3, BASEPRI
 800b178:	f04f 0120 	mov.w	r1, #32
 800b17c:	f381 8811 	msr	BASEPRI, r1
 800b180:	60fb      	str	r3, [r7, #12]
 800b182:	4808      	ldr	r0, [pc, #32]	@ (800b1a4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800b184:	f7ff f982 	bl	800a48c <_PreparePacket>
 800b188:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	68b9      	ldr	r1, [r7, #8]
 800b18e:	68b8      	ldr	r0, [r7, #8]
 800b190:	f7ff fa68 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f383 8811 	msr	BASEPRI, r3
}
 800b19a:	bf00      	nop
 800b19c:	3710      	adds	r7, #16
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	2000523c 	.word	0x2000523c

0800b1a8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b088      	sub	sp, #32
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b1b2:	f3ef 8311 	mrs	r3, BASEPRI
 800b1b6:	f04f 0120 	mov.w	r1, #32
 800b1ba:	f381 8811 	msr	BASEPRI, r1
 800b1be:	617b      	str	r3, [r7, #20]
 800b1c0:	4816      	ldr	r0, [pc, #88]	@ (800b21c <SEGGER_SYSVIEW_RecordU32+0x74>)
 800b1c2:	f7ff f963 	bl	800a48c <_PreparePacket>
 800b1c6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	61fb      	str	r3, [r7, #28]
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	61bb      	str	r3, [r7, #24]
 800b1d4:	e00b      	b.n	800b1ee <SEGGER_SYSVIEW_RecordU32+0x46>
 800b1d6:	69bb      	ldr	r3, [r7, #24]
 800b1d8:	b2da      	uxtb	r2, r3
 800b1da:	69fb      	ldr	r3, [r7, #28]
 800b1dc:	1c59      	adds	r1, r3, #1
 800b1de:	61f9      	str	r1, [r7, #28]
 800b1e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b1e4:	b2d2      	uxtb	r2, r2
 800b1e6:	701a      	strb	r2, [r3, #0]
 800b1e8:	69bb      	ldr	r3, [r7, #24]
 800b1ea:	09db      	lsrs	r3, r3, #7
 800b1ec:	61bb      	str	r3, [r7, #24]
 800b1ee:	69bb      	ldr	r3, [r7, #24]
 800b1f0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b1f2:	d8f0      	bhi.n	800b1d6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	1c5a      	adds	r2, r3, #1
 800b1f8:	61fa      	str	r2, [r7, #28]
 800b1fa:	69ba      	ldr	r2, [r7, #24]
 800b1fc:	b2d2      	uxtb	r2, r2
 800b1fe:	701a      	strb	r2, [r3, #0]
 800b200:	69fb      	ldr	r3, [r7, #28]
 800b202:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	68f9      	ldr	r1, [r7, #12]
 800b208:	6938      	ldr	r0, [r7, #16]
 800b20a:	f7ff fa2b 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	f383 8811 	msr	BASEPRI, r3
}
 800b214:	bf00      	nop
 800b216:	3720      	adds	r7, #32
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	2000523c 	.word	0x2000523c

0800b220 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800b220:	b580      	push	{r7, lr}
 800b222:	b08c      	sub	sp, #48	@ 0x30
 800b224:	af00      	add	r7, sp, #0
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	60b9      	str	r1, [r7, #8]
 800b22a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800b22c:	f3ef 8311 	mrs	r3, BASEPRI
 800b230:	f04f 0120 	mov.w	r1, #32
 800b234:	f381 8811 	msr	BASEPRI, r1
 800b238:	61fb      	str	r3, [r7, #28]
 800b23a:	4825      	ldr	r0, [pc, #148]	@ (800b2d0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800b23c:	f7ff f926 	bl	800a48c <_PreparePacket>
 800b240:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b24e:	e00b      	b.n	800b268 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800b250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b252:	b2da      	uxtb	r2, r3
 800b254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b256:	1c59      	adds	r1, r3, #1
 800b258:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b25a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b25e:	b2d2      	uxtb	r2, r2
 800b260:	701a      	strb	r2, [r3, #0]
 800b262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b264:	09db      	lsrs	r3, r3, #7
 800b266:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b26a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b26c:	d8f0      	bhi.n	800b250 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800b26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b270:	1c5a      	adds	r2, r3, #1
 800b272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b274:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b276:	b2d2      	uxtb	r2, r2
 800b278:	701a      	strb	r2, [r3, #0]
 800b27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	627b      	str	r3, [r7, #36]	@ 0x24
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	623b      	str	r3, [r7, #32]
 800b286:	e00b      	b.n	800b2a0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800b288:	6a3b      	ldr	r3, [r7, #32]
 800b28a:	b2da      	uxtb	r2, r3
 800b28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b28e:	1c59      	adds	r1, r3, #1
 800b290:	6279      	str	r1, [r7, #36]	@ 0x24
 800b292:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b296:	b2d2      	uxtb	r2, r2
 800b298:	701a      	strb	r2, [r3, #0]
 800b29a:	6a3b      	ldr	r3, [r7, #32]
 800b29c:	09db      	lsrs	r3, r3, #7
 800b29e:	623b      	str	r3, [r7, #32]
 800b2a0:	6a3b      	ldr	r3, [r7, #32]
 800b2a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2a4:	d8f0      	bhi.n	800b288 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800b2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a8:	1c5a      	adds	r2, r3, #1
 800b2aa:	627a      	str	r2, [r7, #36]	@ 0x24
 800b2ac:	6a3a      	ldr	r2, [r7, #32]
 800b2ae:	b2d2      	uxtb	r2, r2
 800b2b0:	701a      	strb	r2, [r3, #0]
 800b2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b4:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b2b6:	68fa      	ldr	r2, [r7, #12]
 800b2b8:	6979      	ldr	r1, [r7, #20]
 800b2ba:	69b8      	ldr	r0, [r7, #24]
 800b2bc:	f7ff f9d2 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	f383 8811 	msr	BASEPRI, r3
}
 800b2c6:	bf00      	nop
 800b2c8:	3730      	adds	r7, #48	@ 0x30
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	2000523c 	.word	0x2000523c

0800b2d4 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b08c      	sub	sp, #48	@ 0x30
 800b2d8:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800b2da:	4b58      	ldr	r3, [pc, #352]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b2dc:	2201      	movs	r2, #1
 800b2de:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800b2e0:	f3ef 8311 	mrs	r3, BASEPRI
 800b2e4:	f04f 0120 	mov.w	r1, #32
 800b2e8:	f381 8811 	msr	BASEPRI, r1
 800b2ec:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800b2ee:	4b53      	ldr	r3, [pc, #332]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b2f0:	785b      	ldrb	r3, [r3, #1]
 800b2f2:	220a      	movs	r2, #10
 800b2f4:	4952      	ldr	r1, [pc, #328]	@ (800b440 <SEGGER_SYSVIEW_Start+0x16c>)
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f7f4 ff8a 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800b302:	200a      	movs	r0, #10
 800b304:	f7ff ff32 	bl	800b16c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b308:	f3ef 8311 	mrs	r3, BASEPRI
 800b30c:	f04f 0120 	mov.w	r1, #32
 800b310:	f381 8811 	msr	BASEPRI, r1
 800b314:	60bb      	str	r3, [r7, #8]
 800b316:	484b      	ldr	r0, [pc, #300]	@ (800b444 <SEGGER_SYSVIEW_Start+0x170>)
 800b318:	f7ff f8b8 	bl	800a48c <_PreparePacket>
 800b31c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b326:	4b45      	ldr	r3, [pc, #276]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b32c:	e00b      	b.n	800b346 <SEGGER_SYSVIEW_Start+0x72>
 800b32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b330:	b2da      	uxtb	r2, r3
 800b332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b334:	1c59      	adds	r1, r3, #1
 800b336:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b338:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b33c:	b2d2      	uxtb	r2, r2
 800b33e:	701a      	strb	r2, [r3, #0]
 800b340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b342:	09db      	lsrs	r3, r3, #7
 800b344:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b348:	2b7f      	cmp	r3, #127	@ 0x7f
 800b34a:	d8f0      	bhi.n	800b32e <SEGGER_SYSVIEW_Start+0x5a>
 800b34c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b34e:	1c5a      	adds	r2, r3, #1
 800b350:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b354:	b2d2      	uxtb	r2, r2
 800b356:	701a      	strb	r2, [r3, #0]
 800b358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b35a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b360:	4b36      	ldr	r3, [pc, #216]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	623b      	str	r3, [r7, #32]
 800b366:	e00b      	b.n	800b380 <SEGGER_SYSVIEW_Start+0xac>
 800b368:	6a3b      	ldr	r3, [r7, #32]
 800b36a:	b2da      	uxtb	r2, r3
 800b36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b36e:	1c59      	adds	r1, r3, #1
 800b370:	6279      	str	r1, [r7, #36]	@ 0x24
 800b372:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b376:	b2d2      	uxtb	r2, r2
 800b378:	701a      	strb	r2, [r3, #0]
 800b37a:	6a3b      	ldr	r3, [r7, #32]
 800b37c:	09db      	lsrs	r3, r3, #7
 800b37e:	623b      	str	r3, [r7, #32]
 800b380:	6a3b      	ldr	r3, [r7, #32]
 800b382:	2b7f      	cmp	r3, #127	@ 0x7f
 800b384:	d8f0      	bhi.n	800b368 <SEGGER_SYSVIEW_Start+0x94>
 800b386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b388:	1c5a      	adds	r2, r3, #1
 800b38a:	627a      	str	r2, [r7, #36]	@ 0x24
 800b38c:	6a3a      	ldr	r2, [r7, #32]
 800b38e:	b2d2      	uxtb	r2, r2
 800b390:	701a      	strb	r2, [r3, #0]
 800b392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b394:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	61fb      	str	r3, [r7, #28]
 800b39a:	4b28      	ldr	r3, [pc, #160]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b39c:	691b      	ldr	r3, [r3, #16]
 800b39e:	61bb      	str	r3, [r7, #24]
 800b3a0:	e00b      	b.n	800b3ba <SEGGER_SYSVIEW_Start+0xe6>
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	b2da      	uxtb	r2, r3
 800b3a6:	69fb      	ldr	r3, [r7, #28]
 800b3a8:	1c59      	adds	r1, r3, #1
 800b3aa:	61f9      	str	r1, [r7, #28]
 800b3ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b3b0:	b2d2      	uxtb	r2, r2
 800b3b2:	701a      	strb	r2, [r3, #0]
 800b3b4:	69bb      	ldr	r3, [r7, #24]
 800b3b6:	09db      	lsrs	r3, r3, #7
 800b3b8:	61bb      	str	r3, [r7, #24]
 800b3ba:	69bb      	ldr	r3, [r7, #24]
 800b3bc:	2b7f      	cmp	r3, #127	@ 0x7f
 800b3be:	d8f0      	bhi.n	800b3a2 <SEGGER_SYSVIEW_Start+0xce>
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	1c5a      	adds	r2, r3, #1
 800b3c4:	61fa      	str	r2, [r7, #28]
 800b3c6:	69ba      	ldr	r2, [r7, #24]
 800b3c8:	b2d2      	uxtb	r2, r2
 800b3ca:	701a      	strb	r2, [r3, #0]
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	617b      	str	r3, [r7, #20]
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	613b      	str	r3, [r7, #16]
 800b3d8:	e00b      	b.n	800b3f2 <SEGGER_SYSVIEW_Start+0x11e>
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	b2da      	uxtb	r2, r3
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	1c59      	adds	r1, r3, #1
 800b3e2:	6179      	str	r1, [r7, #20]
 800b3e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b3e8:	b2d2      	uxtb	r2, r2
 800b3ea:	701a      	strb	r2, [r3, #0]
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	09db      	lsrs	r3, r3, #7
 800b3f0:	613b      	str	r3, [r7, #16]
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800b3f6:	d8f0      	bhi.n	800b3da <SEGGER_SYSVIEW_Start+0x106>
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	1c5a      	adds	r2, r3, #1
 800b3fc:	617a      	str	r2, [r7, #20]
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	b2d2      	uxtb	r2, r2
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b408:	2218      	movs	r2, #24
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f7ff f929 	bl	800a664 <_SendPacket>
      RECORD_END();
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b418:	4b08      	ldr	r3, [pc, #32]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b41a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d002      	beq.n	800b426 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800b420:	4b06      	ldr	r3, [pc, #24]	@ (800b43c <SEGGER_SYSVIEW_Start+0x168>)
 800b422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b424:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800b426:	f000 f9eb 	bl	800b800 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800b42a:	f000 f9b1 	bl	800b790 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800b42e:	f000 fd99 	bl	800bf64 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800b432:	bf00      	nop
 800b434:	3730      	adds	r7, #48	@ 0x30
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	2000520c 	.word	0x2000520c
 800b440:	0800c6e8 	.word	0x0800c6e8
 800b444:	2000523c 	.word	0x2000523c

0800b448 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b44e:	f3ef 8311 	mrs	r3, BASEPRI
 800b452:	f04f 0120 	mov.w	r1, #32
 800b456:	f381 8811 	msr	BASEPRI, r1
 800b45a:	607b      	str	r3, [r7, #4]
 800b45c:	480b      	ldr	r0, [pc, #44]	@ (800b48c <SEGGER_SYSVIEW_Stop+0x44>)
 800b45e:	f7ff f815 	bl	800a48c <_PreparePacket>
 800b462:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800b464:	4b0a      	ldr	r3, [pc, #40]	@ (800b490 <SEGGER_SYSVIEW_Stop+0x48>)
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d007      	beq.n	800b47c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800b46c:	220b      	movs	r2, #11
 800b46e:	6839      	ldr	r1, [r7, #0]
 800b470:	6838      	ldr	r0, [r7, #0]
 800b472:	f7ff f8f7 	bl	800a664 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800b476:	4b06      	ldr	r3, [pc, #24]	@ (800b490 <SEGGER_SYSVIEW_Stop+0x48>)
 800b478:	2200      	movs	r2, #0
 800b47a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f383 8811 	msr	BASEPRI, r3
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	2000523c 	.word	0x2000523c
 800b490:	2000520c 	.word	0x2000520c

0800b494 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800b494:	b580      	push	{r7, lr}
 800b496:	b08c      	sub	sp, #48	@ 0x30
 800b498:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b49a:	f3ef 8311 	mrs	r3, BASEPRI
 800b49e:	f04f 0120 	mov.w	r1, #32
 800b4a2:	f381 8811 	msr	BASEPRI, r1
 800b4a6:	60fb      	str	r3, [r7, #12]
 800b4a8:	4845      	ldr	r0, [pc, #276]	@ (800b5c0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800b4aa:	f7fe ffef 	bl	800a48c <_PreparePacket>
 800b4ae:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4b8:	4b42      	ldr	r3, [pc, #264]	@ (800b5c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4be:	e00b      	b.n	800b4d8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800b4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c2:	b2da      	uxtb	r2, r3
 800b4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4c6:	1c59      	adds	r1, r3, #1
 800b4c8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b4ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b4ce:	b2d2      	uxtb	r2, r2
 800b4d0:	701a      	strb	r2, [r3, #0]
 800b4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d4:	09db      	lsrs	r3, r3, #7
 800b4d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4da:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4dc:	d8f0      	bhi.n	800b4c0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800b4de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4e0:	1c5a      	adds	r2, r3, #1
 800b4e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b4e6:	b2d2      	uxtb	r2, r2
 800b4e8:	701a      	strb	r2, [r3, #0]
 800b4ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ec:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4f2:	4b34      	ldr	r3, [pc, #208]	@ (800b5c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b4f4:	689b      	ldr	r3, [r3, #8]
 800b4f6:	623b      	str	r3, [r7, #32]
 800b4f8:	e00b      	b.n	800b512 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800b4fa:	6a3b      	ldr	r3, [r7, #32]
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b500:	1c59      	adds	r1, r3, #1
 800b502:	6279      	str	r1, [r7, #36]	@ 0x24
 800b504:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b508:	b2d2      	uxtb	r2, r2
 800b50a:	701a      	strb	r2, [r3, #0]
 800b50c:	6a3b      	ldr	r3, [r7, #32]
 800b50e:	09db      	lsrs	r3, r3, #7
 800b510:	623b      	str	r3, [r7, #32]
 800b512:	6a3b      	ldr	r3, [r7, #32]
 800b514:	2b7f      	cmp	r3, #127	@ 0x7f
 800b516:	d8f0      	bhi.n	800b4fa <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	1c5a      	adds	r2, r3, #1
 800b51c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b51e:	6a3a      	ldr	r2, [r7, #32]
 800b520:	b2d2      	uxtb	r2, r2
 800b522:	701a      	strb	r2, [r3, #0]
 800b524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b526:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	61fb      	str	r3, [r7, #28]
 800b52c:	4b25      	ldr	r3, [pc, #148]	@ (800b5c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b52e:	691b      	ldr	r3, [r3, #16]
 800b530:	61bb      	str	r3, [r7, #24]
 800b532:	e00b      	b.n	800b54c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800b534:	69bb      	ldr	r3, [r7, #24]
 800b536:	b2da      	uxtb	r2, r3
 800b538:	69fb      	ldr	r3, [r7, #28]
 800b53a:	1c59      	adds	r1, r3, #1
 800b53c:	61f9      	str	r1, [r7, #28]
 800b53e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b542:	b2d2      	uxtb	r2, r2
 800b544:	701a      	strb	r2, [r3, #0]
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	09db      	lsrs	r3, r3, #7
 800b54a:	61bb      	str	r3, [r7, #24]
 800b54c:	69bb      	ldr	r3, [r7, #24]
 800b54e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b550:	d8f0      	bhi.n	800b534 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	1c5a      	adds	r2, r3, #1
 800b556:	61fa      	str	r2, [r7, #28]
 800b558:	69ba      	ldr	r2, [r7, #24]
 800b55a:	b2d2      	uxtb	r2, r2
 800b55c:	701a      	strb	r2, [r3, #0]
 800b55e:	69fb      	ldr	r3, [r7, #28]
 800b560:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	617b      	str	r3, [r7, #20]
 800b566:	2300      	movs	r3, #0
 800b568:	613b      	str	r3, [r7, #16]
 800b56a:	e00b      	b.n	800b584 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	b2da      	uxtb	r2, r3
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	1c59      	adds	r1, r3, #1
 800b574:	6179      	str	r1, [r7, #20]
 800b576:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b57a:	b2d2      	uxtb	r2, r2
 800b57c:	701a      	strb	r2, [r3, #0]
 800b57e:	693b      	ldr	r3, [r7, #16]
 800b580:	09db      	lsrs	r3, r3, #7
 800b582:	613b      	str	r3, [r7, #16]
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	2b7f      	cmp	r3, #127	@ 0x7f
 800b588:	d8f0      	bhi.n	800b56c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	1c5a      	adds	r2, r3, #1
 800b58e:	617a      	str	r2, [r7, #20]
 800b590:	693a      	ldr	r2, [r7, #16]
 800b592:	b2d2      	uxtb	r2, r2
 800b594:	701a      	strb	r2, [r3, #0]
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b59a:	2218      	movs	r2, #24
 800b59c:	6879      	ldr	r1, [r7, #4]
 800b59e:	68b8      	ldr	r0, [r7, #8]
 800b5a0:	f7ff f860 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b5aa:	4b06      	ldr	r3, [pc, #24]	@ (800b5c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d002      	beq.n	800b5b8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800b5b2:	4b04      	ldr	r3, [pc, #16]	@ (800b5c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b5b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5b6:	4798      	blx	r3
  }
}
 800b5b8:	bf00      	nop
 800b5ba:	3730      	adds	r7, #48	@ 0x30
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}
 800b5c0:	2000523c 	.word	0x2000523c
 800b5c4:	2000520c 	.word	0x2000520c

0800b5c8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b092      	sub	sp, #72	@ 0x48
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800b5d0:	f3ef 8311 	mrs	r3, BASEPRI
 800b5d4:	f04f 0120 	mov.w	r1, #32
 800b5d8:	f381 8811 	msr	BASEPRI, r1
 800b5dc:	617b      	str	r3, [r7, #20]
 800b5de:	486a      	ldr	r0, [pc, #424]	@ (800b788 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800b5e0:	f7fe ff54 	bl	800a48c <_PreparePacket>
 800b5e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	4b66      	ldr	r3, [pc, #408]	@ (800b78c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	1ad3      	subs	r3, r2, r3
 800b5f8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b5fa:	e00b      	b.n	800b614 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800b5fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5fe:	b2da      	uxtb	r2, r3
 800b600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b602:	1c59      	adds	r1, r3, #1
 800b604:	6479      	str	r1, [r7, #68]	@ 0x44
 800b606:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b60a:	b2d2      	uxtb	r2, r2
 800b60c:	701a      	strb	r2, [r3, #0]
 800b60e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b610:	09db      	lsrs	r3, r3, #7
 800b612:	643b      	str	r3, [r7, #64]	@ 0x40
 800b614:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b616:	2b7f      	cmp	r3, #127	@ 0x7f
 800b618:	d8f0      	bhi.n	800b5fc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800b61a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b61c:	1c5a      	adds	r2, r3, #1
 800b61e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b622:	b2d2      	uxtb	r2, r2
 800b624:	701a      	strb	r2, [r3, #0]
 800b626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b628:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b634:	e00b      	b.n	800b64e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800b636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b638:	b2da      	uxtb	r2, r3
 800b63a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b63c:	1c59      	adds	r1, r3, #1
 800b63e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800b640:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b644:	b2d2      	uxtb	r2, r2
 800b646:	701a      	strb	r2, [r3, #0]
 800b648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b64a:	09db      	lsrs	r3, r3, #7
 800b64c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b650:	2b7f      	cmp	r3, #127	@ 0x7f
 800b652:	d8f0      	bhi.n	800b636 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800b654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b656:	1c5a      	adds	r2, r3, #1
 800b658:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b65a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b65c:	b2d2      	uxtb	r2, r2
 800b65e:	701a      	strb	r2, [r3, #0]
 800b660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b662:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	2220      	movs	r2, #32
 800b66a:	4619      	mov	r1, r3
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f7fe fed4 	bl	800a41a <_EncodeStr>
 800b672:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800b674:	2209      	movs	r2, #9
 800b676:	68f9      	ldr	r1, [r7, #12]
 800b678:	6938      	ldr	r0, [r7, #16]
 800b67a:	f7fe fff3 	bl	800a664 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	637b      	str	r3, [r7, #52]	@ 0x34
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	4b40      	ldr	r3, [pc, #256]	@ (800b78c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b68c:	691b      	ldr	r3, [r3, #16]
 800b68e:	1ad3      	subs	r3, r2, r3
 800b690:	633b      	str	r3, [r7, #48]	@ 0x30
 800b692:	e00b      	b.n	800b6ac <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800b694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b696:	b2da      	uxtb	r2, r3
 800b698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b69a:	1c59      	adds	r1, r3, #1
 800b69c:	6379      	str	r1, [r7, #52]	@ 0x34
 800b69e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b6a2:	b2d2      	uxtb	r2, r2
 800b6a4:	701a      	strb	r2, [r3, #0]
 800b6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a8:	09db      	lsrs	r3, r3, #7
 800b6aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800b6b0:	d8f0      	bhi.n	800b694 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800b6b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6b4:	1c5a      	adds	r2, r3, #1
 800b6b6:	637a      	str	r2, [r7, #52]	@ 0x34
 800b6b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6ba:	b2d2      	uxtb	r2, r2
 800b6bc:	701a      	strb	r2, [r3, #0]
 800b6be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	68db      	ldr	r3, [r3, #12]
 800b6ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b6cc:	e00b      	b.n	800b6e6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800b6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d0:	b2da      	uxtb	r2, r3
 800b6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d4:	1c59      	adds	r1, r3, #1
 800b6d6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b6d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b6dc:	b2d2      	uxtb	r2, r2
 800b6de:	701a      	strb	r2, [r3, #0]
 800b6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e2:	09db      	lsrs	r3, r3, #7
 800b6e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e8:	2b7f      	cmp	r3, #127	@ 0x7f
 800b6ea:	d8f0      	bhi.n	800b6ce <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800b6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ee:	1c5a      	adds	r2, r3, #1
 800b6f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b6f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b6f4:	b2d2      	uxtb	r2, r2
 800b6f6:	701a      	strb	r2, [r3, #0]
 800b6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6fa:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	691b      	ldr	r3, [r3, #16]
 800b704:	623b      	str	r3, [r7, #32]
 800b706:	e00b      	b.n	800b720 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800b708:	6a3b      	ldr	r3, [r7, #32]
 800b70a:	b2da      	uxtb	r2, r3
 800b70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b70e:	1c59      	adds	r1, r3, #1
 800b710:	6279      	str	r1, [r7, #36]	@ 0x24
 800b712:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b716:	b2d2      	uxtb	r2, r2
 800b718:	701a      	strb	r2, [r3, #0]
 800b71a:	6a3b      	ldr	r3, [r7, #32]
 800b71c:	09db      	lsrs	r3, r3, #7
 800b71e:	623b      	str	r3, [r7, #32]
 800b720:	6a3b      	ldr	r3, [r7, #32]
 800b722:	2b7f      	cmp	r3, #127	@ 0x7f
 800b724:	d8f0      	bhi.n	800b708 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800b726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b728:	1c5a      	adds	r2, r3, #1
 800b72a:	627a      	str	r2, [r7, #36]	@ 0x24
 800b72c:	6a3a      	ldr	r2, [r7, #32]
 800b72e:	b2d2      	uxtb	r2, r2
 800b730:	701a      	strb	r2, [r3, #0]
 800b732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b734:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	61fb      	str	r3, [r7, #28]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	695b      	ldr	r3, [r3, #20]
 800b73e:	61bb      	str	r3, [r7, #24]
 800b740:	e00b      	b.n	800b75a <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800b742:	69bb      	ldr	r3, [r7, #24]
 800b744:	b2da      	uxtb	r2, r3
 800b746:	69fb      	ldr	r3, [r7, #28]
 800b748:	1c59      	adds	r1, r3, #1
 800b74a:	61f9      	str	r1, [r7, #28]
 800b74c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b750:	b2d2      	uxtb	r2, r2
 800b752:	701a      	strb	r2, [r3, #0]
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	09db      	lsrs	r3, r3, #7
 800b758:	61bb      	str	r3, [r7, #24]
 800b75a:	69bb      	ldr	r3, [r7, #24]
 800b75c:	2b7f      	cmp	r3, #127	@ 0x7f
 800b75e:	d8f0      	bhi.n	800b742 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	1c5a      	adds	r2, r3, #1
 800b764:	61fa      	str	r2, [r7, #28]
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	b2d2      	uxtb	r2, r2
 800b76a:	701a      	strb	r2, [r3, #0]
 800b76c:	69fb      	ldr	r3, [r7, #28]
 800b76e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800b770:	2215      	movs	r2, #21
 800b772:	68f9      	ldr	r1, [r7, #12]
 800b774:	6938      	ldr	r0, [r7, #16]
 800b776:	f7fe ff75 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	f383 8811 	msr	BASEPRI, r3
}
 800b780:	bf00      	nop
 800b782:	3748      	adds	r7, #72	@ 0x48
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}
 800b788:	2000523c 	.word	0x2000523c
 800b78c:	2000520c 	.word	0x2000520c

0800b790 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800b790:	b580      	push	{r7, lr}
 800b792:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800b794:	4b07      	ldr	r3, [pc, #28]	@ (800b7b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b796:	6a1b      	ldr	r3, [r3, #32]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d008      	beq.n	800b7ae <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800b79c:	4b05      	ldr	r3, [pc, #20]	@ (800b7b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b79e:	6a1b      	ldr	r3, [r3, #32]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d003      	beq.n	800b7ae <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800b7a6:	4b03      	ldr	r3, [pc, #12]	@ (800b7b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b7a8:	6a1b      	ldr	r3, [r3, #32]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	4798      	blx	r3
  }
}
 800b7ae:	bf00      	nop
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	2000520c 	.word	0x2000520c

0800b7b8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b7c0:	f3ef 8311 	mrs	r3, BASEPRI
 800b7c4:	f04f 0120 	mov.w	r1, #32
 800b7c8:	f381 8811 	msr	BASEPRI, r1
 800b7cc:	617b      	str	r3, [r7, #20]
 800b7ce:	480b      	ldr	r0, [pc, #44]	@ (800b7fc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800b7d0:	f7fe fe5c 	bl	800a48c <_PreparePacket>
 800b7d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b7d6:	2280      	movs	r2, #128	@ 0x80
 800b7d8:	6879      	ldr	r1, [r7, #4]
 800b7da:	6938      	ldr	r0, [r7, #16]
 800b7dc:	f7fe fe1d 	bl	800a41a <_EncodeStr>
 800b7e0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800b7e2:	220e      	movs	r2, #14
 800b7e4:	68f9      	ldr	r1, [r7, #12]
 800b7e6:	6938      	ldr	r0, [r7, #16]
 800b7e8:	f7fe ff3c 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	f383 8811 	msr	BASEPRI, r3
}
 800b7f2:	bf00      	nop
 800b7f4:	3718      	adds	r7, #24
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}
 800b7fa:	bf00      	nop
 800b7fc:	2000523c 	.word	0x2000523c

0800b800 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800b800:	b590      	push	{r4, r7, lr}
 800b802:	b083      	sub	sp, #12
 800b804:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800b806:	4b15      	ldr	r3, [pc, #84]	@ (800b85c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b808:	6a1b      	ldr	r3, [r3, #32]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d01a      	beq.n	800b844 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800b80e:	4b13      	ldr	r3, [pc, #76]	@ (800b85c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b810:	6a1b      	ldr	r3, [r3, #32]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d015      	beq.n	800b844 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800b818:	4b10      	ldr	r3, [pc, #64]	@ (800b85c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b81a:	6a1b      	ldr	r3, [r3, #32]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	4798      	blx	r3
 800b820:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b824:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800b826:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b82a:	f04f 0200 	mov.w	r2, #0
 800b82e:	f04f 0300 	mov.w	r3, #0
 800b832:	000a      	movs	r2, r1
 800b834:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b836:	4613      	mov	r3, r2
 800b838:	461a      	mov	r2, r3
 800b83a:	4621      	mov	r1, r4
 800b83c:	200d      	movs	r0, #13
 800b83e:	f7ff fcef 	bl	800b220 <SEGGER_SYSVIEW_RecordU32x2>
 800b842:	e006      	b.n	800b852 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800b844:	4b06      	ldr	r3, [pc, #24]	@ (800b860 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	4619      	mov	r1, r3
 800b84a:	200c      	movs	r0, #12
 800b84c:	f7ff fcac 	bl	800b1a8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800b850:	bf00      	nop
 800b852:	bf00      	nop
 800b854:	370c      	adds	r7, #12
 800b856:	46bd      	mov	sp, r7
 800b858:	bd90      	pop	{r4, r7, pc}
 800b85a:	bf00      	nop
 800b85c:	2000520c 	.word	0x2000520c
 800b860:	e0001004 	.word	0xe0001004

0800b864 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800b864:	b580      	push	{r7, lr}
 800b866:	b086      	sub	sp, #24
 800b868:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b86a:	f3ef 8311 	mrs	r3, BASEPRI
 800b86e:	f04f 0120 	mov.w	r1, #32
 800b872:	f381 8811 	msr	BASEPRI, r1
 800b876:	60fb      	str	r3, [r7, #12]
 800b878:	4819      	ldr	r0, [pc, #100]	@ (800b8e0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800b87a:	f7fe fe07 	bl	800a48c <_PreparePacket>
 800b87e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800b884:	4b17      	ldr	r3, [pc, #92]	@ (800b8e4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b88c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	617b      	str	r3, [r7, #20]
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	613b      	str	r3, [r7, #16]
 800b896:	e00b      	b.n	800b8b0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	b2da      	uxtb	r2, r3
 800b89c:	697b      	ldr	r3, [r7, #20]
 800b89e:	1c59      	adds	r1, r3, #1
 800b8a0:	6179      	str	r1, [r7, #20]
 800b8a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b8a6:	b2d2      	uxtb	r2, r2
 800b8a8:	701a      	strb	r2, [r3, #0]
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	09db      	lsrs	r3, r3, #7
 800b8ae:	613b      	str	r3, [r7, #16]
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b8b4:	d8f0      	bhi.n	800b898 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	1c5a      	adds	r2, r3, #1
 800b8ba:	617a      	str	r2, [r7, #20]
 800b8bc:	693a      	ldr	r2, [r7, #16]
 800b8be:	b2d2      	uxtb	r2, r2
 800b8c0:	701a      	strb	r2, [r3, #0]
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800b8c6:	2202      	movs	r2, #2
 800b8c8:	6879      	ldr	r1, [r7, #4]
 800b8ca:	68b8      	ldr	r0, [r7, #8]
 800b8cc:	f7fe feca 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f383 8811 	msr	BASEPRI, r3
}
 800b8d6:	bf00      	nop
 800b8d8:	3718      	adds	r7, #24
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	2000523c 	.word	0x2000523c
 800b8e4:	e000ed04 	.word	0xe000ed04

0800b8e8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b8ee:	f3ef 8311 	mrs	r3, BASEPRI
 800b8f2:	f04f 0120 	mov.w	r1, #32
 800b8f6:	f381 8811 	msr	BASEPRI, r1
 800b8fa:	607b      	str	r3, [r7, #4]
 800b8fc:	4807      	ldr	r0, [pc, #28]	@ (800b91c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800b8fe:	f7fe fdc5 	bl	800a48c <_PreparePacket>
 800b902:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800b904:	2203      	movs	r2, #3
 800b906:	6839      	ldr	r1, [r7, #0]
 800b908:	6838      	ldr	r0, [r7, #0]
 800b90a:	f7fe feab 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f383 8811 	msr	BASEPRI, r3
}
 800b914:	bf00      	nop
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	2000523c 	.word	0x2000523c

0800b920 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b926:	f3ef 8311 	mrs	r3, BASEPRI
 800b92a:	f04f 0120 	mov.w	r1, #32
 800b92e:	f381 8811 	msr	BASEPRI, r1
 800b932:	607b      	str	r3, [r7, #4]
 800b934:	4807      	ldr	r0, [pc, #28]	@ (800b954 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800b936:	f7fe fda9 	bl	800a48c <_PreparePacket>
 800b93a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800b93c:	2212      	movs	r2, #18
 800b93e:	6839      	ldr	r1, [r7, #0]
 800b940:	6838      	ldr	r0, [r7, #0]
 800b942:	f7fe fe8f 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f383 8811 	msr	BASEPRI, r3
}
 800b94c:	bf00      	nop
 800b94e:	3708      	adds	r7, #8
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}
 800b954:	2000523c 	.word	0x2000523c

0800b958 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800b958:	b580      	push	{r7, lr}
 800b95a:	b088      	sub	sp, #32
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b960:	f3ef 8311 	mrs	r3, BASEPRI
 800b964:	f04f 0120 	mov.w	r1, #32
 800b968:	f381 8811 	msr	BASEPRI, r1
 800b96c:	617b      	str	r3, [r7, #20]
 800b96e:	4817      	ldr	r0, [pc, #92]	@ (800b9cc <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800b970:	f7fe fd8c 	bl	800a48c <_PreparePacket>
 800b974:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	61fb      	str	r3, [r7, #28]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	61bb      	str	r3, [r7, #24]
 800b982:	e00b      	b.n	800b99c <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800b984:	69bb      	ldr	r3, [r7, #24]
 800b986:	b2da      	uxtb	r2, r3
 800b988:	69fb      	ldr	r3, [r7, #28]
 800b98a:	1c59      	adds	r1, r3, #1
 800b98c:	61f9      	str	r1, [r7, #28]
 800b98e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800b992:	b2d2      	uxtb	r2, r2
 800b994:	701a      	strb	r2, [r3, #0]
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	09db      	lsrs	r3, r3, #7
 800b99a:	61bb      	str	r3, [r7, #24]
 800b99c:	69bb      	ldr	r3, [r7, #24]
 800b99e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b9a0:	d8f0      	bhi.n	800b984 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800b9a2:	69fb      	ldr	r3, [r7, #28]
 800b9a4:	1c5a      	adds	r2, r3, #1
 800b9a6:	61fa      	str	r2, [r7, #28]
 800b9a8:	69ba      	ldr	r2, [r7, #24]
 800b9aa:	b2d2      	uxtb	r2, r2
 800b9ac:	701a      	strb	r2, [r3, #0]
 800b9ae:	69fb      	ldr	r3, [r7, #28]
 800b9b0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800b9b2:	221c      	movs	r2, #28
 800b9b4:	68f9      	ldr	r1, [r7, #12]
 800b9b6:	6938      	ldr	r0, [r7, #16]
 800b9b8:	f7fe fe54 	bl	800a664 <_SendPacket>
  RECORD_END();
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	f383 8811 	msr	BASEPRI, r3
}
 800b9c2:	bf00      	nop
 800b9c4:	3720      	adds	r7, #32
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	bf00      	nop
 800b9cc:	2000523c 	.word	0x2000523c

0800b9d0 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b08a      	sub	sp, #40	@ 0x28
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
 800b9d8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800b9da:	f3ef 8311 	mrs	r3, BASEPRI
 800b9de:	f04f 0120 	mov.w	r1, #32
 800b9e2:	f381 8811 	msr	BASEPRI, r1
 800b9e6:	617b      	str	r3, [r7, #20]
 800b9e8:	4824      	ldr	r0, [pc, #144]	@ (800ba7c <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800b9ea:	f7fe fd4f 	bl	800a48c <_PreparePacket>
 800b9ee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	623b      	str	r3, [r7, #32]
 800b9fc:	e00b      	b.n	800ba16 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800b9fe:	6a3b      	ldr	r3, [r7, #32]
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba04:	1c59      	adds	r1, r3, #1
 800ba06:	6279      	str	r1, [r7, #36]	@ 0x24
 800ba08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ba0c:	b2d2      	uxtb	r2, r2
 800ba0e:	701a      	strb	r2, [r3, #0]
 800ba10:	6a3b      	ldr	r3, [r7, #32]
 800ba12:	09db      	lsrs	r3, r3, #7
 800ba14:	623b      	str	r3, [r7, #32]
 800ba16:	6a3b      	ldr	r3, [r7, #32]
 800ba18:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba1a:	d8f0      	bhi.n	800b9fe <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800ba1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba1e:	1c5a      	adds	r2, r3, #1
 800ba20:	627a      	str	r2, [r7, #36]	@ 0x24
 800ba22:	6a3a      	ldr	r2, [r7, #32]
 800ba24:	b2d2      	uxtb	r2, r2
 800ba26:	701a      	strb	r2, [r3, #0]
 800ba28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	61fb      	str	r3, [r7, #28]
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	61bb      	str	r3, [r7, #24]
 800ba34:	e00b      	b.n	800ba4e <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800ba36:	69bb      	ldr	r3, [r7, #24]
 800ba38:	b2da      	uxtb	r2, r3
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	1c59      	adds	r1, r3, #1
 800ba3e:	61f9      	str	r1, [r7, #28]
 800ba40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ba44:	b2d2      	uxtb	r2, r2
 800ba46:	701a      	strb	r2, [r3, #0]
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	09db      	lsrs	r3, r3, #7
 800ba4c:	61bb      	str	r3, [r7, #24]
 800ba4e:	69bb      	ldr	r3, [r7, #24]
 800ba50:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba52:	d8f0      	bhi.n	800ba36 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800ba54:	69fb      	ldr	r3, [r7, #28]
 800ba56:	1c5a      	adds	r2, r3, #1
 800ba58:	61fa      	str	r2, [r7, #28]
 800ba5a:	69ba      	ldr	r2, [r7, #24]
 800ba5c:	b2d2      	uxtb	r2, r2
 800ba5e:	701a      	strb	r2, [r3, #0]
 800ba60:	69fb      	ldr	r3, [r7, #28]
 800ba62:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800ba64:	221c      	movs	r2, #28
 800ba66:	68f9      	ldr	r1, [r7, #12]
 800ba68:	6938      	ldr	r0, [r7, #16]
 800ba6a:	f7fe fdfb 	bl	800a664 <_SendPacket>
  RECORD_END();
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	f383 8811 	msr	BASEPRI, r3
}
 800ba74:	bf00      	nop
 800ba76:	3728      	adds	r7, #40	@ 0x28
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	2000523c 	.word	0x2000523c

0800ba80 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800ba86:	f3ef 8311 	mrs	r3, BASEPRI
 800ba8a:	f04f 0120 	mov.w	r1, #32
 800ba8e:	f381 8811 	msr	BASEPRI, r1
 800ba92:	607b      	str	r3, [r7, #4]
 800ba94:	4807      	ldr	r0, [pc, #28]	@ (800bab4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800ba96:	f7fe fcf9 	bl	800a48c <_PreparePacket>
 800ba9a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800ba9c:	2211      	movs	r2, #17
 800ba9e:	6839      	ldr	r1, [r7, #0]
 800baa0:	6838      	ldr	r0, [r7, #0]
 800baa2:	f7fe fddf 	bl	800a664 <_SendPacket>
  RECORD_END();
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f383 8811 	msr	BASEPRI, r3
}
 800baac:	bf00      	nop
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}
 800bab4:	2000523c 	.word	0x2000523c

0800bab8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800bab8:	b580      	push	{r7, lr}
 800baba:	b088      	sub	sp, #32
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bac0:	f3ef 8311 	mrs	r3, BASEPRI
 800bac4:	f04f 0120 	mov.w	r1, #32
 800bac8:	f381 8811 	msr	BASEPRI, r1
 800bacc:	617b      	str	r3, [r7, #20]
 800bace:	4819      	ldr	r0, [pc, #100]	@ (800bb34 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800bad0:	f7fe fcdc 	bl	800a48c <_PreparePacket>
 800bad4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bad6:	693b      	ldr	r3, [r7, #16]
 800bad8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bada:	4b17      	ldr	r3, [pc, #92]	@ (800bb38 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800badc:	691b      	ldr	r3, [r3, #16]
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	1ad3      	subs	r3, r2, r3
 800bae2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	61fb      	str	r3, [r7, #28]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	61bb      	str	r3, [r7, #24]
 800baec:	e00b      	b.n	800bb06 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	b2da      	uxtb	r2, r3
 800baf2:	69fb      	ldr	r3, [r7, #28]
 800baf4:	1c59      	adds	r1, r3, #1
 800baf6:	61f9      	str	r1, [r7, #28]
 800baf8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bafc:	b2d2      	uxtb	r2, r2
 800bafe:	701a      	strb	r2, [r3, #0]
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	09db      	lsrs	r3, r3, #7
 800bb04:	61bb      	str	r3, [r7, #24]
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb0a:	d8f0      	bhi.n	800baee <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800bb0c:	69fb      	ldr	r3, [r7, #28]
 800bb0e:	1c5a      	adds	r2, r3, #1
 800bb10:	61fa      	str	r2, [r7, #28]
 800bb12:	69ba      	ldr	r2, [r7, #24]
 800bb14:	b2d2      	uxtb	r2, r2
 800bb16:	701a      	strb	r2, [r3, #0]
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800bb1c:	2208      	movs	r2, #8
 800bb1e:	68f9      	ldr	r1, [r7, #12]
 800bb20:	6938      	ldr	r0, [r7, #16]
 800bb22:	f7fe fd9f 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	f383 8811 	msr	BASEPRI, r3
}
 800bb2c:	bf00      	nop
 800bb2e:	3720      	adds	r7, #32
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	2000523c 	.word	0x2000523c
 800bb38:	2000520c 	.word	0x2000520c

0800bb3c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b088      	sub	sp, #32
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bb44:	f3ef 8311 	mrs	r3, BASEPRI
 800bb48:	f04f 0120 	mov.w	r1, #32
 800bb4c:	f381 8811 	msr	BASEPRI, r1
 800bb50:	617b      	str	r3, [r7, #20]
 800bb52:	4819      	ldr	r0, [pc, #100]	@ (800bbb8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800bb54:	f7fe fc9a 	bl	800a48c <_PreparePacket>
 800bb58:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bb5e:	4b17      	ldr	r3, [pc, #92]	@ (800bbbc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	1ad3      	subs	r3, r2, r3
 800bb66:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	61fb      	str	r3, [r7, #28]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	61bb      	str	r3, [r7, #24]
 800bb70:	e00b      	b.n	800bb8a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	b2da      	uxtb	r2, r3
 800bb76:	69fb      	ldr	r3, [r7, #28]
 800bb78:	1c59      	adds	r1, r3, #1
 800bb7a:	61f9      	str	r1, [r7, #28]
 800bb7c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bb80:	b2d2      	uxtb	r2, r2
 800bb82:	701a      	strb	r2, [r3, #0]
 800bb84:	69bb      	ldr	r3, [r7, #24]
 800bb86:	09db      	lsrs	r3, r3, #7
 800bb88:	61bb      	str	r3, [r7, #24]
 800bb8a:	69bb      	ldr	r3, [r7, #24]
 800bb8c:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb8e:	d8f0      	bhi.n	800bb72 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800bb90:	69fb      	ldr	r3, [r7, #28]
 800bb92:	1c5a      	adds	r2, r3, #1
 800bb94:	61fa      	str	r2, [r7, #28]
 800bb96:	69ba      	ldr	r2, [r7, #24]
 800bb98:	b2d2      	uxtb	r2, r2
 800bb9a:	701a      	strb	r2, [r3, #0]
 800bb9c:	69fb      	ldr	r3, [r7, #28]
 800bb9e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800bba0:	2204      	movs	r2, #4
 800bba2:	68f9      	ldr	r1, [r7, #12]
 800bba4:	6938      	ldr	r0, [r7, #16]
 800bba6:	f7fe fd5d 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	f383 8811 	msr	BASEPRI, r3
}
 800bbb0:	bf00      	nop
 800bbb2:	3720      	adds	r7, #32
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}
 800bbb8:	2000523c 	.word	0x2000523c
 800bbbc:	2000520c 	.word	0x2000520c

0800bbc0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b088      	sub	sp, #32
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bbc8:	f3ef 8311 	mrs	r3, BASEPRI
 800bbcc:	f04f 0120 	mov.w	r1, #32
 800bbd0:	f381 8811 	msr	BASEPRI, r1
 800bbd4:	617b      	str	r3, [r7, #20]
 800bbd6:	4819      	ldr	r0, [pc, #100]	@ (800bc3c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800bbd8:	f7fe fc58 	bl	800a48c <_PreparePacket>
 800bbdc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bbe2:	4b17      	ldr	r3, [pc, #92]	@ (800bc40 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800bbe4:	691b      	ldr	r3, [r3, #16]
 800bbe6:	687a      	ldr	r2, [r7, #4]
 800bbe8:	1ad3      	subs	r3, r2, r3
 800bbea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	61fb      	str	r3, [r7, #28]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	61bb      	str	r3, [r7, #24]
 800bbf4:	e00b      	b.n	800bc0e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800bbf6:	69bb      	ldr	r3, [r7, #24]
 800bbf8:	b2da      	uxtb	r2, r3
 800bbfa:	69fb      	ldr	r3, [r7, #28]
 800bbfc:	1c59      	adds	r1, r3, #1
 800bbfe:	61f9      	str	r1, [r7, #28]
 800bc00:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bc04:	b2d2      	uxtb	r2, r2
 800bc06:	701a      	strb	r2, [r3, #0]
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	09db      	lsrs	r3, r3, #7
 800bc0c:	61bb      	str	r3, [r7, #24]
 800bc0e:	69bb      	ldr	r3, [r7, #24]
 800bc10:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc12:	d8f0      	bhi.n	800bbf6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800bc14:	69fb      	ldr	r3, [r7, #28]
 800bc16:	1c5a      	adds	r2, r3, #1
 800bc18:	61fa      	str	r2, [r7, #28]
 800bc1a:	69ba      	ldr	r2, [r7, #24]
 800bc1c:	b2d2      	uxtb	r2, r2
 800bc1e:	701a      	strb	r2, [r3, #0]
 800bc20:	69fb      	ldr	r3, [r7, #28]
 800bc22:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800bc24:	2206      	movs	r2, #6
 800bc26:	68f9      	ldr	r1, [r7, #12]
 800bc28:	6938      	ldr	r0, [r7, #16]
 800bc2a:	f7fe fd1b 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	f383 8811 	msr	BASEPRI, r3
}
 800bc34:	bf00      	nop
 800bc36:	3720      	adds	r7, #32
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}
 800bc3c:	2000523c 	.word	0x2000523c
 800bc40:	2000520c 	.word	0x2000520c

0800bc44 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b08a      	sub	sp, #40	@ 0x28
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800bc4e:	f3ef 8311 	mrs	r3, BASEPRI
 800bc52:	f04f 0120 	mov.w	r1, #32
 800bc56:	f381 8811 	msr	BASEPRI, r1
 800bc5a:	617b      	str	r3, [r7, #20]
 800bc5c:	4827      	ldr	r0, [pc, #156]	@ (800bcfc <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800bc5e:	f7fe fc15 	bl	800a48c <_PreparePacket>
 800bc62:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bc68:	4b25      	ldr	r3, [pc, #148]	@ (800bd00 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800bc6a:	691b      	ldr	r3, [r3, #16]
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	1ad3      	subs	r3, r2, r3
 800bc70:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	623b      	str	r3, [r7, #32]
 800bc7a:	e00b      	b.n	800bc94 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800bc7c:	6a3b      	ldr	r3, [r7, #32]
 800bc7e:	b2da      	uxtb	r2, r3
 800bc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc82:	1c59      	adds	r1, r3, #1
 800bc84:	6279      	str	r1, [r7, #36]	@ 0x24
 800bc86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bc8a:	b2d2      	uxtb	r2, r2
 800bc8c:	701a      	strb	r2, [r3, #0]
 800bc8e:	6a3b      	ldr	r3, [r7, #32]
 800bc90:	09db      	lsrs	r3, r3, #7
 800bc92:	623b      	str	r3, [r7, #32]
 800bc94:	6a3b      	ldr	r3, [r7, #32]
 800bc96:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc98:	d8f0      	bhi.n	800bc7c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800bc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc9c:	1c5a      	adds	r2, r3, #1
 800bc9e:	627a      	str	r2, [r7, #36]	@ 0x24
 800bca0:	6a3a      	ldr	r2, [r7, #32]
 800bca2:	b2d2      	uxtb	r2, r2
 800bca4:	701a      	strb	r2, [r3, #0]
 800bca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	61fb      	str	r3, [r7, #28]
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	61bb      	str	r3, [r7, #24]
 800bcb2:	e00b      	b.n	800bccc <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	b2da      	uxtb	r2, r3
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	1c59      	adds	r1, r3, #1
 800bcbc:	61f9      	str	r1, [r7, #28]
 800bcbe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bcc2:	b2d2      	uxtb	r2, r2
 800bcc4:	701a      	strb	r2, [r3, #0]
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	09db      	lsrs	r3, r3, #7
 800bcca:	61bb      	str	r3, [r7, #24]
 800bccc:	69bb      	ldr	r3, [r7, #24]
 800bcce:	2b7f      	cmp	r3, #127	@ 0x7f
 800bcd0:	d8f0      	bhi.n	800bcb4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800bcd2:	69fb      	ldr	r3, [r7, #28]
 800bcd4:	1c5a      	adds	r2, r3, #1
 800bcd6:	61fa      	str	r2, [r7, #28]
 800bcd8:	69ba      	ldr	r2, [r7, #24]
 800bcda:	b2d2      	uxtb	r2, r2
 800bcdc:	701a      	strb	r2, [r3, #0]
 800bcde:	69fb      	ldr	r3, [r7, #28]
 800bce0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800bce2:	2207      	movs	r2, #7
 800bce4:	68f9      	ldr	r1, [r7, #12]
 800bce6:	6938      	ldr	r0, [r7, #16]
 800bce8:	f7fe fcbc 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	f383 8811 	msr	BASEPRI, r3
}
 800bcf2:	bf00      	nop
 800bcf4:	3728      	adds	r7, #40	@ 0x28
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	bf00      	nop
 800bcfc:	2000523c 	.word	0x2000523c
 800bd00:	2000520c 	.word	0x2000520c

0800bd04 <SEGGER_SYSVIEW_MarkStart>:
*    Record a Performance Marker Start event to start measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStart(unsigned MarkerId) {
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b088      	sub	sp, #32
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bd0c:	f3ef 8311 	mrs	r3, BASEPRI
 800bd10:	f04f 0120 	mov.w	r1, #32
 800bd14:	f381 8811 	msr	BASEPRI, r1
 800bd18:	617b      	str	r3, [r7, #20]
 800bd1a:	4817      	ldr	r0, [pc, #92]	@ (800bd78 <SEGGER_SYSVIEW_MarkStart+0x74>)
 800bd1c:	f7fe fbb6 	bl	800a48c <_PreparePacket>
 800bd20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	61fb      	str	r3, [r7, #28]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	61bb      	str	r3, [r7, #24]
 800bd2e:	e00b      	b.n	800bd48 <SEGGER_SYSVIEW_MarkStart+0x44>
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	b2da      	uxtb	r2, r3
 800bd34:	69fb      	ldr	r3, [r7, #28]
 800bd36:	1c59      	adds	r1, r3, #1
 800bd38:	61f9      	str	r1, [r7, #28]
 800bd3a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bd3e:	b2d2      	uxtb	r2, r2
 800bd40:	701a      	strb	r2, [r3, #0]
 800bd42:	69bb      	ldr	r3, [r7, #24]
 800bd44:	09db      	lsrs	r3, r3, #7
 800bd46:	61bb      	str	r3, [r7, #24]
 800bd48:	69bb      	ldr	r3, [r7, #24]
 800bd4a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bd4c:	d8f0      	bhi.n	800bd30 <SEGGER_SYSVIEW_MarkStart+0x2c>
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	1c5a      	adds	r2, r3, #1
 800bd52:	61fa      	str	r2, [r7, #28]
 800bd54:	69ba      	ldr	r2, [r7, #24]
 800bd56:	b2d2      	uxtb	r2, r2
 800bd58:	701a      	strb	r2, [r3, #0]
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_START);
 800bd5e:	220f      	movs	r2, #15
 800bd60:	68f9      	ldr	r1, [r7, #12]
 800bd62:	6938      	ldr	r0, [r7, #16]
 800bd64:	f7fe fc7e 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	f383 8811 	msr	BASEPRI, r3
}
 800bd6e:	bf00      	nop
 800bd70:	3720      	adds	r7, #32
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	2000523c 	.word	0x2000523c

0800bd7c <SEGGER_SYSVIEW_MarkStop>:
*    Record a Performance Marker Stop event to stop measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStop(unsigned MarkerId) {
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b088      	sub	sp, #32
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  U8 * pPayload;
  U8 * pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800bd84:	f3ef 8311 	mrs	r3, BASEPRI
 800bd88:	f04f 0120 	mov.w	r1, #32
 800bd8c:	f381 8811 	msr	BASEPRI, r1
 800bd90:	617b      	str	r3, [r7, #20]
 800bd92:	4817      	ldr	r0, [pc, #92]	@ (800bdf0 <SEGGER_SYSVIEW_MarkStop+0x74>)
 800bd94:	f7fe fb7a 	bl	800a48c <_PreparePacket>
 800bd98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bd9a:	693b      	ldr	r3, [r7, #16]
 800bd9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	61fb      	str	r3, [r7, #28]
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	61bb      	str	r3, [r7, #24]
 800bda6:	e00b      	b.n	800bdc0 <SEGGER_SYSVIEW_MarkStop+0x44>
 800bda8:	69bb      	ldr	r3, [r7, #24]
 800bdaa:	b2da      	uxtb	r2, r3
 800bdac:	69fb      	ldr	r3, [r7, #28]
 800bdae:	1c59      	adds	r1, r3, #1
 800bdb0:	61f9      	str	r1, [r7, #28]
 800bdb2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bdb6:	b2d2      	uxtb	r2, r2
 800bdb8:	701a      	strb	r2, [r3, #0]
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	09db      	lsrs	r3, r3, #7
 800bdbe:	61bb      	str	r3, [r7, #24]
 800bdc0:	69bb      	ldr	r3, [r7, #24]
 800bdc2:	2b7f      	cmp	r3, #127	@ 0x7f
 800bdc4:	d8f0      	bhi.n	800bda8 <SEGGER_SYSVIEW_MarkStop+0x2c>
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	1c5a      	adds	r2, r3, #1
 800bdca:	61fa      	str	r2, [r7, #28]
 800bdcc:	69ba      	ldr	r2, [r7, #24]
 800bdce:	b2d2      	uxtb	r2, r2
 800bdd0:	701a      	strb	r2, [r3, #0]
 800bdd2:	69fb      	ldr	r3, [r7, #28]
 800bdd4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_STOP);
 800bdd6:	2210      	movs	r2, #16
 800bdd8:	68f9      	ldr	r1, [r7, #12]
 800bdda:	6938      	ldr	r0, [r7, #16]
 800bddc:	f7fe fc42 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	f383 8811 	msr	BASEPRI, r3
}
 800bde6:	bf00      	nop
 800bde8:	3720      	adds	r7, #32
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	2000523c 	.word	0x2000523c

0800bdf4 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800bdfc:	4b04      	ldr	r3, [pc, #16]	@ (800be10 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800bdfe:	691b      	ldr	r3, [r3, #16]
 800be00:	687a      	ldr	r2, [r7, #4]
 800be02:	1ad3      	subs	r3, r2, r3
}
 800be04:	4618      	mov	r0, r3
 800be06:	370c      	adds	r7, #12
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr
 800be10:	2000520c 	.word	0x2000520c

0800be14 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800be14:	b580      	push	{r7, lr}
 800be16:	b08c      	sub	sp, #48	@ 0x30
 800be18:	af00      	add	r7, sp, #0
 800be1a:	4603      	mov	r3, r0
 800be1c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800be1e:	4b40      	ldr	r3, [pc, #256]	@ (800bf20 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d077      	beq.n	800bf16 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800be26:	4b3e      	ldr	r3, [pc, #248]	@ (800bf20 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800be2c:	2300      	movs	r3, #0
 800be2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be30:	e008      	b.n	800be44 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800be32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be34:	691b      	ldr	r3, [r3, #16]
 800be36:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800be38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d007      	beq.n	800be4e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800be3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be40:	3301      	adds	r3, #1
 800be42:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be44:	79fb      	ldrb	r3, [r7, #7]
 800be46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be48:	429a      	cmp	r2, r3
 800be4a:	d3f2      	bcc.n	800be32 <SEGGER_SYSVIEW_SendModule+0x1e>
 800be4c:	e000      	b.n	800be50 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800be4e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800be50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be52:	2b00      	cmp	r3, #0
 800be54:	d055      	beq.n	800bf02 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800be56:	f3ef 8311 	mrs	r3, BASEPRI
 800be5a:	f04f 0120 	mov.w	r1, #32
 800be5e:	f381 8811 	msr	BASEPRI, r1
 800be62:	617b      	str	r3, [r7, #20]
 800be64:	482f      	ldr	r0, [pc, #188]	@ (800bf24 <SEGGER_SYSVIEW_SendModule+0x110>)
 800be66:	f7fe fb11 	bl	800a48c <_PreparePacket>
 800be6a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	627b      	str	r3, [r7, #36]	@ 0x24
 800be74:	79fb      	ldrb	r3, [r7, #7]
 800be76:	623b      	str	r3, [r7, #32]
 800be78:	e00b      	b.n	800be92 <SEGGER_SYSVIEW_SendModule+0x7e>
 800be7a:	6a3b      	ldr	r3, [r7, #32]
 800be7c:	b2da      	uxtb	r2, r3
 800be7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be80:	1c59      	adds	r1, r3, #1
 800be82:	6279      	str	r1, [r7, #36]	@ 0x24
 800be84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800be88:	b2d2      	uxtb	r2, r2
 800be8a:	701a      	strb	r2, [r3, #0]
 800be8c:	6a3b      	ldr	r3, [r7, #32]
 800be8e:	09db      	lsrs	r3, r3, #7
 800be90:	623b      	str	r3, [r7, #32]
 800be92:	6a3b      	ldr	r3, [r7, #32]
 800be94:	2b7f      	cmp	r3, #127	@ 0x7f
 800be96:	d8f0      	bhi.n	800be7a <SEGGER_SYSVIEW_SendModule+0x66>
 800be98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9a:	1c5a      	adds	r2, r3, #1
 800be9c:	627a      	str	r2, [r7, #36]	@ 0x24
 800be9e:	6a3a      	ldr	r2, [r7, #32]
 800bea0:	b2d2      	uxtb	r2, r2
 800bea2:	701a      	strb	r2, [r3, #0]
 800bea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	61fb      	str	r3, [r7, #28]
 800beac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	61bb      	str	r3, [r7, #24]
 800beb2:	e00b      	b.n	800becc <SEGGER_SYSVIEW_SendModule+0xb8>
 800beb4:	69bb      	ldr	r3, [r7, #24]
 800beb6:	b2da      	uxtb	r2, r3
 800beb8:	69fb      	ldr	r3, [r7, #28]
 800beba:	1c59      	adds	r1, r3, #1
 800bebc:	61f9      	str	r1, [r7, #28]
 800bebe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bec2:	b2d2      	uxtb	r2, r2
 800bec4:	701a      	strb	r2, [r3, #0]
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	09db      	lsrs	r3, r3, #7
 800beca:	61bb      	str	r3, [r7, #24]
 800becc:	69bb      	ldr	r3, [r7, #24]
 800bece:	2b7f      	cmp	r3, #127	@ 0x7f
 800bed0:	d8f0      	bhi.n	800beb4 <SEGGER_SYSVIEW_SendModule+0xa0>
 800bed2:	69fb      	ldr	r3, [r7, #28]
 800bed4:	1c5a      	adds	r2, r3, #1
 800bed6:	61fa      	str	r2, [r7, #28]
 800bed8:	69ba      	ldr	r2, [r7, #24]
 800beda:	b2d2      	uxtb	r2, r2
 800bedc:	701a      	strb	r2, [r3, #0]
 800bede:	69fb      	ldr	r3, [r7, #28]
 800bee0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2280      	movs	r2, #128	@ 0x80
 800bee8:	4619      	mov	r1, r3
 800beea:	68f8      	ldr	r0, [r7, #12]
 800beec:	f7fe fa95 	bl	800a41a <_EncodeStr>
 800bef0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800bef2:	2216      	movs	r2, #22
 800bef4:	68f9      	ldr	r1, [r7, #12]
 800bef6:	6938      	ldr	r0, [r7, #16]
 800bef8:	f7fe fbb4 	bl	800a664 <_SendPacket>
      RECORD_END();
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800bf02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d006      	beq.n	800bf16 <SEGGER_SYSVIEW_SendModule+0x102>
 800bf08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d002      	beq.n	800bf16 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800bf10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	4798      	blx	r3
    }
  }
}
 800bf16:	bf00      	nop
 800bf18:	3730      	adds	r7, #48	@ 0x30
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	20005234 	.word	0x20005234
 800bf24:	2000523c 	.word	0x2000523c

0800bf28 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800bf2e:	4b0c      	ldr	r3, [pc, #48]	@ (800bf60 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00f      	beq.n	800bf56 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800bf36:	4b0a      	ldr	r3, [pc, #40]	@ (800bf60 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	68db      	ldr	r3, [r3, #12]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d002      	beq.n	800bf4a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	68db      	ldr	r3, [r3, #12]
 800bf48:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	691b      	ldr	r3, [r3, #16]
 800bf4e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1f2      	bne.n	800bf3c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800bf56:	bf00      	nop
 800bf58:	3708      	adds	r7, #8
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	20005234 	.word	0x20005234

0800bf64 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b086      	sub	sp, #24
 800bf68:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800bf6a:	f3ef 8311 	mrs	r3, BASEPRI
 800bf6e:	f04f 0120 	mov.w	r1, #32
 800bf72:	f381 8811 	msr	BASEPRI, r1
 800bf76:	60fb      	str	r3, [r7, #12]
 800bf78:	4817      	ldr	r0, [pc, #92]	@ (800bfd8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800bf7a:	f7fe fa87 	bl	800a48c <_PreparePacket>
 800bf7e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	617b      	str	r3, [r7, #20]
 800bf88:	4b14      	ldr	r3, [pc, #80]	@ (800bfdc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	613b      	str	r3, [r7, #16]
 800bf8e:	e00b      	b.n	800bfa8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	b2da      	uxtb	r2, r3
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	1c59      	adds	r1, r3, #1
 800bf98:	6179      	str	r1, [r7, #20]
 800bf9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800bf9e:	b2d2      	uxtb	r2, r2
 800bfa0:	701a      	strb	r2, [r3, #0]
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	09db      	lsrs	r3, r3, #7
 800bfa6:	613b      	str	r3, [r7, #16]
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	2b7f      	cmp	r3, #127	@ 0x7f
 800bfac:	d8f0      	bhi.n	800bf90 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	1c5a      	adds	r2, r3, #1
 800bfb2:	617a      	str	r2, [r7, #20]
 800bfb4:	693a      	ldr	r2, [r7, #16]
 800bfb6:	b2d2      	uxtb	r2, r2
 800bfb8:	701a      	strb	r2, [r3, #0]
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800bfbe:	221b      	movs	r2, #27
 800bfc0:	6879      	ldr	r1, [r7, #4]
 800bfc2:	68b8      	ldr	r0, [r7, #8]
 800bfc4:	f7fe fb4e 	bl	800a664 <_SendPacket>
  RECORD_END();
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f383 8811 	msr	BASEPRI, r3
}
 800bfce:	bf00      	nop
 800bfd0:	3718      	adds	r7, #24
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}
 800bfd6:	bf00      	nop
 800bfd8:	2000523c 	.word	0x2000523c
 800bfdc:	20005238 	.word	0x20005238

0800bfe0 <SEGGER_SYSVIEW_WarnfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_WarnfTarget(const char* s, ...) {
 800bfe0:	b40f      	push	{r0, r1, r2, r3}
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b082      	sub	sp, #8
 800bfe6:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800bfe8:	f107 0314 	add.w	r3, r7, #20
 800bfec:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_WARNING, &ParamList);
 800bfee:	1d3b      	adds	r3, r7, #4
 800bff0:	461a      	mov	r2, r3
 800bff2:	2101      	movs	r1, #1
 800bff4:	6938      	ldr	r0, [r7, #16]
 800bff6:	f7fe fe45 	bl	800ac84 <_VPrintTarget>
  va_end(ParamList);
}
 800bffa:	bf00      	nop
 800bffc:	3708      	adds	r7, #8
 800bffe:	46bd      	mov	sp, r7
 800c000:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c004:	b004      	add	sp, #16
 800c006:	4770      	bx	lr

0800c008 <SEGGER_SYSVIEW_ErrorfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_ErrorfTarget(const char* s, ...) {
 800c008:	b40f      	push	{r0, r1, r2, r3}
 800c00a:	b580      	push	{r7, lr}
 800c00c:	b082      	sub	sp, #8
 800c00e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800c010:	f107 0314 	add.w	r3, r7, #20
 800c014:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_ERROR, &ParamList);
 800c016:	1d3b      	adds	r3, r7, #4
 800c018:	461a      	mov	r2, r3
 800c01a:	2102      	movs	r1, #2
 800c01c:	6938      	ldr	r0, [r7, #16]
 800c01e:	f7fe fe31 	bl	800ac84 <_VPrintTarget>
  va_end(ParamList);
}
 800c022:	bf00      	nop
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c02c:	b004      	add	sp, #16
 800c02e:	4770      	bx	lr

0800c030 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800c030:	b580      	push	{r7, lr}
 800c032:	b08a      	sub	sp, #40	@ 0x28
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c038:	f3ef 8311 	mrs	r3, BASEPRI
 800c03c:	f04f 0120 	mov.w	r1, #32
 800c040:	f381 8811 	msr	BASEPRI, r1
 800c044:	617b      	str	r3, [r7, #20]
 800c046:	4827      	ldr	r0, [pc, #156]	@ (800c0e4 <SEGGER_SYSVIEW_Warn+0xb4>)
 800c048:	f7fe fa20 	bl	800a48c <_PreparePacket>
 800c04c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800c04e:	2280      	movs	r2, #128	@ 0x80
 800c050:	6879      	ldr	r1, [r7, #4]
 800c052:	6938      	ldr	r0, [r7, #16]
 800c054:	f7fe f9e1 	bl	800a41a <_EncodeStr>
 800c058:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c05e:	2301      	movs	r3, #1
 800c060:	623b      	str	r3, [r7, #32]
 800c062:	e00b      	b.n	800c07c <SEGGER_SYSVIEW_Warn+0x4c>
 800c064:	6a3b      	ldr	r3, [r7, #32]
 800c066:	b2da      	uxtb	r2, r3
 800c068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c06a:	1c59      	adds	r1, r3, #1
 800c06c:	6279      	str	r1, [r7, #36]	@ 0x24
 800c06e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c072:	b2d2      	uxtb	r2, r2
 800c074:	701a      	strb	r2, [r3, #0]
 800c076:	6a3b      	ldr	r3, [r7, #32]
 800c078:	09db      	lsrs	r3, r3, #7
 800c07a:	623b      	str	r3, [r7, #32]
 800c07c:	6a3b      	ldr	r3, [r7, #32]
 800c07e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c080:	d8f0      	bhi.n	800c064 <SEGGER_SYSVIEW_Warn+0x34>
 800c082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c084:	1c5a      	adds	r2, r3, #1
 800c086:	627a      	str	r2, [r7, #36]	@ 0x24
 800c088:	6a3a      	ldr	r2, [r7, #32]
 800c08a:	b2d2      	uxtb	r2, r2
 800c08c:	701a      	strb	r2, [r3, #0]
 800c08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c090:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	61fb      	str	r3, [r7, #28]
 800c096:	2300      	movs	r3, #0
 800c098:	61bb      	str	r3, [r7, #24]
 800c09a:	e00b      	b.n	800c0b4 <SEGGER_SYSVIEW_Warn+0x84>
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	b2da      	uxtb	r2, r3
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	1c59      	adds	r1, r3, #1
 800c0a4:	61f9      	str	r1, [r7, #28]
 800c0a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800c0aa:	b2d2      	uxtb	r2, r2
 800c0ac:	701a      	strb	r2, [r3, #0]
 800c0ae:	69bb      	ldr	r3, [r7, #24]
 800c0b0:	09db      	lsrs	r3, r3, #7
 800c0b2:	61bb      	str	r3, [r7, #24]
 800c0b4:	69bb      	ldr	r3, [r7, #24]
 800c0b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800c0b8:	d8f0      	bhi.n	800c09c <SEGGER_SYSVIEW_Warn+0x6c>
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	61fa      	str	r2, [r7, #28]
 800c0c0:	69ba      	ldr	r2, [r7, #24]
 800c0c2:	b2d2      	uxtb	r2, r2
 800c0c4:	701a      	strb	r2, [r3, #0]
 800c0c6:	69fb      	ldr	r3, [r7, #28]
 800c0c8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800c0ca:	221a      	movs	r2, #26
 800c0cc:	68f9      	ldr	r1, [r7, #12]
 800c0ce:	6938      	ldr	r0, [r7, #16]
 800c0d0:	f7fe fac8 	bl	800a664 <_SendPacket>
  RECORD_END();
 800c0d4:	697b      	ldr	r3, [r7, #20]
 800c0d6:	f383 8811 	msr	BASEPRI, r3
}
 800c0da:	bf00      	nop
 800c0dc:	3728      	adds	r7, #40	@ 0x28
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}
 800c0e2:	bf00      	nop
 800c0e4:	2000523c 	.word	0x2000523c

0800c0e8 <memcmp>:
 800c0e8:	b510      	push	{r4, lr}
 800c0ea:	3901      	subs	r1, #1
 800c0ec:	4402      	add	r2, r0
 800c0ee:	4290      	cmp	r0, r2
 800c0f0:	d101      	bne.n	800c0f6 <memcmp+0xe>
 800c0f2:	2000      	movs	r0, #0
 800c0f4:	e005      	b.n	800c102 <memcmp+0x1a>
 800c0f6:	7803      	ldrb	r3, [r0, #0]
 800c0f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c0fc:	42a3      	cmp	r3, r4
 800c0fe:	d001      	beq.n	800c104 <memcmp+0x1c>
 800c100:	1b18      	subs	r0, r3, r4
 800c102:	bd10      	pop	{r4, pc}
 800c104:	3001      	adds	r0, #1
 800c106:	e7f2      	b.n	800c0ee <memcmp+0x6>

0800c108 <memset>:
 800c108:	4402      	add	r2, r0
 800c10a:	4603      	mov	r3, r0
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d100      	bne.n	800c112 <memset+0xa>
 800c110:	4770      	bx	lr
 800c112:	f803 1b01 	strb.w	r1, [r3], #1
 800c116:	e7f9      	b.n	800c10c <memset+0x4>

0800c118 <_reclaim_reent>:
 800c118:	4b2d      	ldr	r3, [pc, #180]	@ (800c1d0 <_reclaim_reent+0xb8>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4283      	cmp	r3, r0
 800c11e:	b570      	push	{r4, r5, r6, lr}
 800c120:	4604      	mov	r4, r0
 800c122:	d053      	beq.n	800c1cc <_reclaim_reent+0xb4>
 800c124:	69c3      	ldr	r3, [r0, #28]
 800c126:	b31b      	cbz	r3, 800c170 <_reclaim_reent+0x58>
 800c128:	68db      	ldr	r3, [r3, #12]
 800c12a:	b163      	cbz	r3, 800c146 <_reclaim_reent+0x2e>
 800c12c:	2500      	movs	r5, #0
 800c12e:	69e3      	ldr	r3, [r4, #28]
 800c130:	68db      	ldr	r3, [r3, #12]
 800c132:	5959      	ldr	r1, [r3, r5]
 800c134:	b9b1      	cbnz	r1, 800c164 <_reclaim_reent+0x4c>
 800c136:	3504      	adds	r5, #4
 800c138:	2d80      	cmp	r5, #128	@ 0x80
 800c13a:	d1f8      	bne.n	800c12e <_reclaim_reent+0x16>
 800c13c:	69e3      	ldr	r3, [r4, #28]
 800c13e:	4620      	mov	r0, r4
 800c140:	68d9      	ldr	r1, [r3, #12]
 800c142:	f000 f87b 	bl	800c23c <_free_r>
 800c146:	69e3      	ldr	r3, [r4, #28]
 800c148:	6819      	ldr	r1, [r3, #0]
 800c14a:	b111      	cbz	r1, 800c152 <_reclaim_reent+0x3a>
 800c14c:	4620      	mov	r0, r4
 800c14e:	f000 f875 	bl	800c23c <_free_r>
 800c152:	69e3      	ldr	r3, [r4, #28]
 800c154:	689d      	ldr	r5, [r3, #8]
 800c156:	b15d      	cbz	r5, 800c170 <_reclaim_reent+0x58>
 800c158:	4629      	mov	r1, r5
 800c15a:	4620      	mov	r0, r4
 800c15c:	682d      	ldr	r5, [r5, #0]
 800c15e:	f000 f86d 	bl	800c23c <_free_r>
 800c162:	e7f8      	b.n	800c156 <_reclaim_reent+0x3e>
 800c164:	680e      	ldr	r6, [r1, #0]
 800c166:	4620      	mov	r0, r4
 800c168:	f000 f868 	bl	800c23c <_free_r>
 800c16c:	4631      	mov	r1, r6
 800c16e:	e7e1      	b.n	800c134 <_reclaim_reent+0x1c>
 800c170:	6961      	ldr	r1, [r4, #20]
 800c172:	b111      	cbz	r1, 800c17a <_reclaim_reent+0x62>
 800c174:	4620      	mov	r0, r4
 800c176:	f000 f861 	bl	800c23c <_free_r>
 800c17a:	69e1      	ldr	r1, [r4, #28]
 800c17c:	b111      	cbz	r1, 800c184 <_reclaim_reent+0x6c>
 800c17e:	4620      	mov	r0, r4
 800c180:	f000 f85c 	bl	800c23c <_free_r>
 800c184:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c186:	b111      	cbz	r1, 800c18e <_reclaim_reent+0x76>
 800c188:	4620      	mov	r0, r4
 800c18a:	f000 f857 	bl	800c23c <_free_r>
 800c18e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c190:	b111      	cbz	r1, 800c198 <_reclaim_reent+0x80>
 800c192:	4620      	mov	r0, r4
 800c194:	f000 f852 	bl	800c23c <_free_r>
 800c198:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c19a:	b111      	cbz	r1, 800c1a2 <_reclaim_reent+0x8a>
 800c19c:	4620      	mov	r0, r4
 800c19e:	f000 f84d 	bl	800c23c <_free_r>
 800c1a2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c1a4:	b111      	cbz	r1, 800c1ac <_reclaim_reent+0x94>
 800c1a6:	4620      	mov	r0, r4
 800c1a8:	f000 f848 	bl	800c23c <_free_r>
 800c1ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c1ae:	b111      	cbz	r1, 800c1b6 <_reclaim_reent+0x9e>
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	f000 f843 	bl	800c23c <_free_r>
 800c1b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c1b8:	b111      	cbz	r1, 800c1c0 <_reclaim_reent+0xa8>
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	f000 f83e 	bl	800c23c <_free_r>
 800c1c0:	6a23      	ldr	r3, [r4, #32]
 800c1c2:	b11b      	cbz	r3, 800c1cc <_reclaim_reent+0xb4>
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c1ca:	4718      	bx	r3
 800c1cc:	bd70      	pop	{r4, r5, r6, pc}
 800c1ce:	bf00      	nop
 800c1d0:	20000048 	.word	0x20000048

0800c1d4 <__libc_init_array>:
 800c1d4:	b570      	push	{r4, r5, r6, lr}
 800c1d6:	4d0d      	ldr	r5, [pc, #52]	@ (800c20c <__libc_init_array+0x38>)
 800c1d8:	4c0d      	ldr	r4, [pc, #52]	@ (800c210 <__libc_init_array+0x3c>)
 800c1da:	1b64      	subs	r4, r4, r5
 800c1dc:	10a4      	asrs	r4, r4, #2
 800c1de:	2600      	movs	r6, #0
 800c1e0:	42a6      	cmp	r6, r4
 800c1e2:	d109      	bne.n	800c1f8 <__libc_init_array+0x24>
 800c1e4:	4d0b      	ldr	r5, [pc, #44]	@ (800c214 <__libc_init_array+0x40>)
 800c1e6:	4c0c      	ldr	r4, [pc, #48]	@ (800c218 <__libc_init_array+0x44>)
 800c1e8:	f000 f87e 	bl	800c2e8 <_init>
 800c1ec:	1b64      	subs	r4, r4, r5
 800c1ee:	10a4      	asrs	r4, r4, #2
 800c1f0:	2600      	movs	r6, #0
 800c1f2:	42a6      	cmp	r6, r4
 800c1f4:	d105      	bne.n	800c202 <__libc_init_array+0x2e>
 800c1f6:	bd70      	pop	{r4, r5, r6, pc}
 800c1f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1fc:	4798      	blx	r3
 800c1fe:	3601      	adds	r6, #1
 800c200:	e7ee      	b.n	800c1e0 <__libc_init_array+0xc>
 800c202:	f855 3b04 	ldr.w	r3, [r5], #4
 800c206:	4798      	blx	r3
 800c208:	3601      	adds	r6, #1
 800c20a:	e7f2      	b.n	800c1f2 <__libc_init_array+0x1e>
 800c20c:	0800c70c 	.word	0x0800c70c
 800c210:	0800c70c 	.word	0x0800c70c
 800c214:	0800c70c 	.word	0x0800c70c
 800c218:	0800c710 	.word	0x0800c710

0800c21c <__retarget_lock_acquire_recursive>:
 800c21c:	4770      	bx	lr

0800c21e <__retarget_lock_release_recursive>:
 800c21e:	4770      	bx	lr

0800c220 <memcpy>:
 800c220:	440a      	add	r2, r1
 800c222:	4291      	cmp	r1, r2
 800c224:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c228:	d100      	bne.n	800c22c <memcpy+0xc>
 800c22a:	4770      	bx	lr
 800c22c:	b510      	push	{r4, lr}
 800c22e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c232:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c236:	4291      	cmp	r1, r2
 800c238:	d1f9      	bne.n	800c22e <memcpy+0xe>
 800c23a:	bd10      	pop	{r4, pc}

0800c23c <_free_r>:
 800c23c:	b538      	push	{r3, r4, r5, lr}
 800c23e:	4605      	mov	r5, r0
 800c240:	2900      	cmp	r1, #0
 800c242:	d041      	beq.n	800c2c8 <_free_r+0x8c>
 800c244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c248:	1f0c      	subs	r4, r1, #4
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	bfb8      	it	lt
 800c24e:	18e4      	addlt	r4, r4, r3
 800c250:	f000 f83e 	bl	800c2d0 <__malloc_lock>
 800c254:	4a1d      	ldr	r2, [pc, #116]	@ (800c2cc <_free_r+0x90>)
 800c256:	6813      	ldr	r3, [r2, #0]
 800c258:	b933      	cbnz	r3, 800c268 <_free_r+0x2c>
 800c25a:	6063      	str	r3, [r4, #4]
 800c25c:	6014      	str	r4, [r2, #0]
 800c25e:	4628      	mov	r0, r5
 800c260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c264:	f000 b83a 	b.w	800c2dc <__malloc_unlock>
 800c268:	42a3      	cmp	r3, r4
 800c26a:	d908      	bls.n	800c27e <_free_r+0x42>
 800c26c:	6820      	ldr	r0, [r4, #0]
 800c26e:	1821      	adds	r1, r4, r0
 800c270:	428b      	cmp	r3, r1
 800c272:	bf01      	itttt	eq
 800c274:	6819      	ldreq	r1, [r3, #0]
 800c276:	685b      	ldreq	r3, [r3, #4]
 800c278:	1809      	addeq	r1, r1, r0
 800c27a:	6021      	streq	r1, [r4, #0]
 800c27c:	e7ed      	b.n	800c25a <_free_r+0x1e>
 800c27e:	461a      	mov	r2, r3
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	b10b      	cbz	r3, 800c288 <_free_r+0x4c>
 800c284:	42a3      	cmp	r3, r4
 800c286:	d9fa      	bls.n	800c27e <_free_r+0x42>
 800c288:	6811      	ldr	r1, [r2, #0]
 800c28a:	1850      	adds	r0, r2, r1
 800c28c:	42a0      	cmp	r0, r4
 800c28e:	d10b      	bne.n	800c2a8 <_free_r+0x6c>
 800c290:	6820      	ldr	r0, [r4, #0]
 800c292:	4401      	add	r1, r0
 800c294:	1850      	adds	r0, r2, r1
 800c296:	4283      	cmp	r3, r0
 800c298:	6011      	str	r1, [r2, #0]
 800c29a:	d1e0      	bne.n	800c25e <_free_r+0x22>
 800c29c:	6818      	ldr	r0, [r3, #0]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	6053      	str	r3, [r2, #4]
 800c2a2:	4408      	add	r0, r1
 800c2a4:	6010      	str	r0, [r2, #0]
 800c2a6:	e7da      	b.n	800c25e <_free_r+0x22>
 800c2a8:	d902      	bls.n	800c2b0 <_free_r+0x74>
 800c2aa:	230c      	movs	r3, #12
 800c2ac:	602b      	str	r3, [r5, #0]
 800c2ae:	e7d6      	b.n	800c25e <_free_r+0x22>
 800c2b0:	6820      	ldr	r0, [r4, #0]
 800c2b2:	1821      	adds	r1, r4, r0
 800c2b4:	428b      	cmp	r3, r1
 800c2b6:	bf04      	itt	eq
 800c2b8:	6819      	ldreq	r1, [r3, #0]
 800c2ba:	685b      	ldreq	r3, [r3, #4]
 800c2bc:	6063      	str	r3, [r4, #4]
 800c2be:	bf04      	itt	eq
 800c2c0:	1809      	addeq	r1, r1, r0
 800c2c2:	6021      	streq	r1, [r4, #0]
 800c2c4:	6054      	str	r4, [r2, #4]
 800c2c6:	e7ca      	b.n	800c25e <_free_r+0x22>
 800c2c8:	bd38      	pop	{r3, r4, r5, pc}
 800c2ca:	bf00      	nop
 800c2cc:	2000545c 	.word	0x2000545c

0800c2d0 <__malloc_lock>:
 800c2d0:	4801      	ldr	r0, [pc, #4]	@ (800c2d8 <__malloc_lock+0x8>)
 800c2d2:	f7ff bfa3 	b.w	800c21c <__retarget_lock_acquire_recursive>
 800c2d6:	bf00      	nop
 800c2d8:	20005458 	.word	0x20005458

0800c2dc <__malloc_unlock>:
 800c2dc:	4801      	ldr	r0, [pc, #4]	@ (800c2e4 <__malloc_unlock+0x8>)
 800c2de:	f7ff bf9e 	b.w	800c21e <__retarget_lock_release_recursive>
 800c2e2:	bf00      	nop
 800c2e4:	20005458 	.word	0x20005458

0800c2e8 <_init>:
 800c2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ea:	bf00      	nop
 800c2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ee:	bc08      	pop	{r3}
 800c2f0:	469e      	mov	lr, r3
 800c2f2:	4770      	bx	lr

0800c2f4 <_fini>:
 800c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f6:	bf00      	nop
 800c2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2fa:	bc08      	pop	{r3}
 800c2fc:	469e      	mov	lr, r3
 800c2fe:	4770      	bx	lr
