vhdl xil_defaultlib  \
"../../../../verilog_v2.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \

nosort
