// Seed: 185410123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout reg id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_14;
  logic [-1 : -1] id_15;
  ;
  logic id_16 = -1, id_17;
  always @(posedge id_8 or negedge id_11) begin : LABEL_0
    id_10 <= id_10;
    id_14 = #id_18 id_13;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd80,
    parameter id_9 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout reg id_3;
  inout tri1 id_2;
  output wire id_1;
  uwire _id_5 = -1;
  wire  id_6 = -1 ? id_4 : id_3;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_4,
      id_4,
      id_2,
      id_4,
      id_6,
      id_2,
      id_3,
      id_6,
      id_2,
      id_4
  );
  logic id_7;
  ;
  wire id_8;
  ;
  parameter id_9 = 1 == 1'b0;
  bit id_10;
  ;
  string id_11 = "";
  assign id_2 = 1;
  logic [-1  !==  id_5 : id_9  ==  -1] id_12 = id_12, id_13 = id_13;
  wand id_14 = 1'b0;
  wire id_15 = id_10;
  logic [-1 : id_5] id_16;
  ;
  always
  fork
    $signed(id_9);
    ;
    id_3 = 1 - 1;
    #1 id_10 = 1;
  join : SymbolIdentifier
endmodule
