
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.55

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.22

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.22

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.38    0.01    0.06    0.06 ^ u0.u3.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00415_ (net)
                  0.01    0.00    0.06 ^ _15884_/A (XOR2_X1)
     2    4.09    0.01    0.02    0.08 v _15884_/Z (XOR2_X1)
                                         _06731_ (net)
                  0.01    0.00    0.08 v _15992_/B1 (AOI21_X1)
     1    1.26    0.01    0.02    0.11 ^ _15992_/ZN (AOI21_X1)
                                         _00348_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][5]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][5]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   22.16    0.01    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   33.36    0.02    0.04    0.16 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.16 ^ _18304_/A (BUF_X4)
    10   30.59    0.02    0.04    0.20 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.20 ^ _18395_/A (BUF_X8)
    10   37.53    0.01    0.03    0.23 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.23 ^ _18396_/A (BUF_X2)
    10   28.57    0.03    0.05    0.28 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.03    0.00    0.28 ^ _25943_/A2 (NAND2_X1)
     1    1.52    0.02    0.02    0.30 v _25943_/ZN (NAND2_X1)
                                         _02951_ (net)
                  0.02    0.00    0.30 v _25944_/B1 (OAI21_X1)
     1    7.72    0.04    0.06    0.36 ^ _25944_/ZN (OAI21_X1)
                                         _02952_ (net)
                  0.04    0.00    0.36 ^ _25945_/A3 (OR3_X1)
     1    4.15    0.01    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.01    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.68    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   34.98    0.04    0.06    0.52 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.52 ^ _29755_/A (HA_X1)
     1    1.87    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   19.98    0.02    0.05    0.62 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.62 ^ _26354_/A1 (NAND3_X1)
     5   10.63    0.03    0.05    0.67 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.67 v _26521_/A2 (AND3_X1)
     1    1.01    0.01    0.04    0.71 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.71 v _26523_/A2 (OR3_X1)
     1    2.19    0.01    0.08    0.79 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.79 v _26524_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    0.81 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.01    0.00    0.81 ^ _26530_/B1 (AOI21_X1)
     1    2.86    0.01    0.02    0.83 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.83 v _26531_/A4 (NOR4_X1)
     1    9.73    0.12    0.17    0.99 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.12    0.00    1.00 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  1.00   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   22.16    0.01    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   33.36    0.02    0.04    0.16 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.16 ^ _18304_/A (BUF_X4)
    10   30.59    0.02    0.04    0.20 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.20 ^ _18395_/A (BUF_X8)
    10   37.53    0.01    0.03    0.23 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.23 ^ _18396_/A (BUF_X2)
    10   28.57    0.03    0.05    0.28 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.03    0.00    0.28 ^ _25943_/A2 (NAND2_X1)
     1    1.52    0.02    0.02    0.30 v _25943_/ZN (NAND2_X1)
                                         _02951_ (net)
                  0.02    0.00    0.30 v _25944_/B1 (OAI21_X1)
     1    7.72    0.04    0.06    0.36 ^ _25944_/ZN (OAI21_X1)
                                         _02952_ (net)
                  0.04    0.00    0.36 ^ _25945_/A3 (OR3_X1)
     1    4.15    0.01    0.04    0.40 ^ _25945_/ZN (OR3_X1)
                                         _02953_ (net)
                  0.01    0.00    0.40 ^ _25946_/A (BUF_X2)
    10   23.68    0.03    0.05    0.45 ^ _25946_/Z (BUF_X2)
                                         _02954_ (net)
                  0.03    0.00    0.45 ^ _26133_/A (BUF_X2)
    13   34.98    0.04    0.06    0.52 ^ _26133_/Z (BUF_X2)
                                         _15158_ (net)
                  0.04    0.00    0.52 ^ _29755_/A (HA_X1)
     1    1.87    0.02    0.05    0.57 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.57 ^ _26032_/A (BUF_X2)
     9   19.98    0.02    0.05    0.62 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.62 ^ _26354_/A1 (NAND3_X1)
     5   10.63    0.03    0.05    0.67 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.67 v _26521_/A2 (AND3_X1)
     1    1.01    0.01    0.04    0.71 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.71 v _26523_/A2 (OR3_X1)
     1    2.19    0.01    0.08    0.79 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.79 v _26524_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    0.81 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.01    0.00    0.81 ^ _26530_/B1 (AOI21_X1)
     1    2.86    0.01    0.02    0.83 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.83 v _26531_/A4 (NOR4_X1)
     1    9.73    0.12    0.17    0.99 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.12    0.00    1.00 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  1.00   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_28807_/ZN                             16.02   17.23   -1.21 (VIOLATED)
_23839_/ZN                             11.48   12.07   -0.59 (VIOLATED)
_17290_/ZN                             10.47   10.77   -0.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.064812071621418

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3265

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.2098273038864136

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0755

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.04    0.16 ^ _18280_/Z (BUF_X4)
   0.04    0.20 ^ _18304_/Z (BUF_X4)
   0.03    0.23 ^ _18395_/Z (BUF_X8)
   0.05    0.28 ^ _18396_/Z (BUF_X2)
   0.02    0.30 v _25943_/ZN (NAND2_X1)
   0.06    0.36 ^ _25944_/ZN (OAI21_X1)
   0.05    0.40 ^ _25945_/ZN (OR3_X1)
   0.05    0.45 ^ _25946_/Z (BUF_X2)
   0.06    0.52 ^ _26133_/Z (BUF_X2)
   0.06    0.57 ^ _29755_/S (HA_X1)
   0.05    0.62 ^ _26032_/Z (BUF_X2)
   0.05    0.67 v _26354_/ZN (NAND3_X1)
   0.04    0.71 v _26521_/ZN (AND3_X1)
   0.08    0.79 v _26523_/ZN (OR3_X1)
   0.02    0.81 ^ _26524_/ZN (NAND3_X1)
   0.02    0.83 v _26530_/ZN (AOI21_X1)
   0.17    0.99 ^ _26531_/ZN (NOR4_X1)
   0.00    1.00 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
           1.00   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -0.22   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15884_/Z (XOR2_X1)
   0.02    0.11 ^ _15992_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][5]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][5]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9954

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2235

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-22.453285

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.02e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.80e-01   5.07e-04   3.48e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.81e-01   5.51e-04   3.58e-01 100.0%
                          49.2%      50.6%       0.2%
