--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml myVGA.twx myVGA.ncd -o myVGA.twr myVGA.pcf -ucf
constraints.ucf

Design file:              myVGA.ncd
Physical constraint file: myVGA.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_1 = PERIOD TIMEGRP "clk" 16.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP "clk" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clockManager/dcm_sp_inst/CLKIN
  Logical resource: clockManager/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockManager/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clockManager/dcm_sp_inst/CLKIN
  Logical resource: clockManager/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockManager/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clockManager/dcm_sp_inst/CLKIN
  Logical resource: clockManager/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockManager/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2 = PERIOD TIMEGRP "vgaClk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.405ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP "vgaClk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hCount<3>/CLK
  Logical resource: hCount_0/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: vgaClk
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hCount<3>/CLK
  Logical resource: hCount_1/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: vgaClk
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hCount<3>/CLK
  Logical resource: hCount_2/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: vgaClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clockManager_clk0 = PERIOD TIMEGRP "clockManager_clk0" 
TS_1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.373ns.
--------------------------------------------------------------------------------

Paths for end point dInternal_6 (ILOGIC_X1Y60.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          dInternal_6 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.502ns (1.043 - 0.541)
  Source Clock:         dcmClk rising at 0.000ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to dInternal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.CQ      Tcko                  0.391   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X1Y60.CE0     net (fanout=9)        3.798   state_FSM_FFd6
    ILOGIC_X1Y60.CLK0    Tice0ck               0.551   dInternal<6>
                                                       dInternal_6
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.942ns logic, 3.798ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point dInternal_7 (ILOGIC_X1Y61.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          dInternal_7 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.502ns (1.043 - 0.541)
  Source Clock:         dcmClk rising at 0.000ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to dInternal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.CQ      Tcko                  0.391   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X1Y61.CE0     net (fanout=9)        3.798   state_FSM_FFd6
    ILOGIC_X1Y61.CLK0    Tice0ck               0.551   dInternal<7>
                                                       dInternal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.942ns logic, 3.798ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point dInternal_4 (ILOGIC_X2Y60.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          dInternal_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.648ns (Levels of Logic = 0)
  Clock Path Skew:      0.502ns (1.043 - 0.541)
  Source Clock:         dcmClk rising at 0.000ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to dInternal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.CQ      Tcko                  0.391   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X2Y60.CE0     net (fanout=9)        3.706   state_FSM_FFd6
    ILOGIC_X2Y60.CLK0    Tice0ck               0.551   dInternal<4>
                                                       dInternal_4
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (0.942ns logic, 3.706ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clockManager_clk0 = PERIOD TIMEGRP "clockManager_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dcmClk rising at 16.666ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X23Y33.D6      net (fanout=2)        0.025   state_FSM_FFd8
    SLICE_X23Y33.CLK     Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X21Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         dcmClk rising at 16.666ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd4 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.198   state_FSM_FFd3-In
                                                       state_FSM_FFd4
    SLICE_X21Y32.AX      net (fanout=1)        0.189   state_FSM_FFd3-In
    SLICE_X21Y32.CLK     Tckdi       (-Th)    -0.059   state_FSM_FFd2-In
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd9 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dcmClk rising at 16.666ns
  Destination Clock:    dcmClk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd9 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AMUX    Tshcko                0.244   state_FSM_FFd8
                                                       state_FSM_FFd9
    SLICE_X23Y33.D5      net (fanout=1)        0.052   state_FSM_FFd9
    SLICE_X23Y33.CLK     Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.459ns logic, 0.052ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clockManager_clk0 = PERIOD TIMEGRP "clockManager_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.936ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clockManager/clkout1_buf/I0
  Logical resource: clockManager/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clockManager/clk0
--------------------------------------------------------------------------------
Slack: 15.607ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: dInternal<0>/CLK0
  Logical resource: dInternal_0/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: dcmClk
--------------------------------------------------------------------------------
Slack: 15.607ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: dInternal<1>/CLK0
  Logical resource: dInternal_1/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: dcmClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clockManager_clkfx = PERIOD TIMEGRP "clockManager_clkfx" 
TS_1 / 0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 831 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.154ns.
--------------------------------------------------------------------------------

Paths for end point b_0 (SLICE_X0Y52.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_2 (FF)
  Destination:          b_0 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.664ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_2 to b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.DQ       Tcko                  0.391   vCount<2>
                                                       vCount_2
    SLICE_X0Y13.C2       net (fanout=5)        1.242   vCount<2>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.331   b_2
                                                       b_0
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.444ns logic, 4.220ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_3 (FF)
  Destination:          b_0 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_3 to b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   vCount<6>
                                                       vCount_3
    SLICE_X0Y13.C3       net (fanout=5)        1.190   vCount<3>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.331   b_2
                                                       b_0
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.444ns logic, 4.168ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_4 (FF)
  Destination:          b_0 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_4 to b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   vCount<6>
                                                       vCount_4
    SLICE_X0Y13.C4       net (fanout=4)        1.146   vCount<4>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.331   b_2
                                                       b_0
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.444ns logic, 4.124ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point b_2 (SLICE_X0Y52.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_2 (FF)
  Destination:          b_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_2 to b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.DQ       Tcko                  0.391   vCount<2>
                                                       vCount_2
    SLICE_X0Y13.C2       net (fanout=5)        1.242   vCount<2>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.295   b_2
                                                       b_2
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.408ns logic, 4.220ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_3 (FF)
  Destination:          b_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_3 to b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   vCount<6>
                                                       vCount_3
    SLICE_X0Y13.C3       net (fanout=5)        1.190   vCount<3>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.295   b_2
                                                       b_2
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.408ns logic, 4.168ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_4 (FF)
  Destination:          b_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_4 to b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   vCount<6>
                                                       vCount_4
    SLICE_X0Y13.C4       net (fanout=4)        1.146   vCount<4>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.295   b_2
                                                       b_2
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.408ns logic, 4.124ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point b_1 (SLICE_X0Y52.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_2 (FF)
  Destination:          b_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_2 to b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.DQ       Tcko                  0.391   vCount<2>
                                                       vCount_2
    SLICE_X0Y13.C2       net (fanout=5)        1.242   vCount<2>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.276   b_2
                                                       b_1
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.389ns logic, 4.220ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_3 (FF)
  Destination:          b_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_3 to b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.391   vCount<6>
                                                       vCount_3
    SLICE_X0Y13.C3       net (fanout=5)        1.190   vCount<3>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.276   b_2
                                                       b_1
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.389ns logic, 4.168ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vCount_4 (FF)
  Destination:          b_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      5.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.706 - 0.661)
  Source Clock:         vgaClk rising at 0.000ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vCount_4 to b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.BQ       Tcko                  0.391   vCount<6>
                                                       vCount_4
    SLICE_X0Y13.C4       net (fanout=4)        1.146   vCount<4>
    SLICE_X0Y13.C        Tilo                  0.204   vs_OBUF
                                                       GND_5_o_vCount[9]_LessThan_7_o21
    SLICE_X1Y23.D5       net (fanout=2)        0.845   GND_5_o_vCount[9]_LessThan_7_o2
    SLICE_X1Y23.D        Tilo                  0.259   videoON3
                                                       videoON3
    SLICE_X1Y23.C6       net (fanout=1)        0.118   videoON3
    SLICE_X1Y23.C        Tilo                  0.259   videoON3
                                                       videoON4
    SLICE_X0Y52.CE       net (fanout=2)        2.015   videoON
    SLICE_X0Y52.CLK      Tceck                 0.276   b_2
                                                       b_1
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.389ns logic, 4.124ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clockManager_clkfx = PERIOD TIMEGRP "clockManager_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vCount_0 (SLICE_X3Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vCount_0 (FF)
  Destination:          vCount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgaClk rising at 39.998ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vCount_0 to vCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.AQ       Tcko                  0.198   vCount<2>
                                                       vCount_0
    SLICE_X3Y23.A6       net (fanout=3)        0.023   vCount<0>
    SLICE_X3Y23.CLK      Tah         (-Th)    -0.215   vCount<2>
                                                       vCount_0_rstpot
                                                       vCount_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point vCount_3 (SLICE_X3Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vCount_3 (FF)
  Destination:          vCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgaClk rising at 39.998ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vCount_3 to vCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.198   vCount<6>
                                                       vCount_3
    SLICE_X3Y24.A6       net (fanout=5)        0.036   vCount<3>
    SLICE_X3Y24.CLK      Tah         (-Th)    -0.215   vCount<6>
                                                       vCount_3_rstpot
                                                       vCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point vCount_1 (SLICE_X3Y23.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vCount_1 (FF)
  Destination:          vCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vgaClk rising at 39.998ns
  Destination Clock:    vgaClk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vCount_1 to vCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.CQ       Tcko                  0.198   vCount<2>
                                                       vCount_1
    SLICE_X3Y23.C5       net (fanout=4)        0.071   vCount<1>
    SLICE_X3Y23.CLK      Tah         (-Th)    -0.215   vCount<2>
                                                       vCount_1_rstpot
                                                       vCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.413ns logic, 0.071ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clockManager_clkfx = PERIOD TIMEGRP "clockManager_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.268ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clockManager/clkout2_buf/I0
  Logical resource: clockManager/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clockManager/clkfx
--------------------------------------------------------------------------------
Slack: 39.593ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hCount<3>/CLK
  Logical resource: hCount_0/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: vgaClk
--------------------------------------------------------------------------------
Slack: 39.593ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hCount<3>/CLK
  Logical resource: hCount_1/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: vgaClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.441ns.
--------------------------------------------------------------------------------

Paths for end point d<5> (P138.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.226ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               wr_l (FF)
  Destination:          d<5> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.335ns (Levels of Logic = 1)
  Clock Path Delay:     -0.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X16Y55.CLK     net (fanout=14)       1.131   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.169ns (-4.470ns logic, 4.301ns route)

  Maximum Data Path at Slow Process Corner: wr_l to d<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.DQ      Tcko                  0.447   wr_l_OBUF
                                                       wr_l
    P138.T               net (fanout=9)        3.247   wr_l_OBUF
    P138.PAD             Tiotp                 1.641   d<5>
                                                       d_5_IOBUF/OBUFT
                                                       d<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (2.088ns logic, 3.247ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.659ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dInternal_5 (FF)
  Destination:          d<5> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Delay:     0.369ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to dInternal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X2Y61.CLK0    net (fanout=14)       1.669   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-4.470ns logic, 4.839ns route)

  Maximum Data Path at Slow Process Corner: dInternal_5 to d<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q4      Tickq                 0.992   dInternal<5>
                                                       dInternal_5
    P138.O               net (fanout=1)        1.731   dInternal<5>
    P138.PAD             Tioop                 1.641   d<5>
                                                       d_5_IOBUF/OBUFT
                                                       d<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (2.633ns logic, 1.731ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point d<7> (P142.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.434ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               wr_l (FF)
  Destination:          d<7> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.127ns (Levels of Logic = 1)
  Clock Path Delay:     -0.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X16Y55.CLK     net (fanout=14)       1.131   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.169ns (-4.470ns logic, 4.301ns route)

  Maximum Data Path at Slow Process Corner: wr_l to d<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.DQ      Tcko                  0.447   wr_l_OBUF
                                                       wr_l
    P142.T               net (fanout=9)        3.039   wr_l_OBUF
    P142.PAD             Tiotp                 1.641   d<7>
                                                       d_7_IOBUF/OBUFT
                                                       d<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (2.088ns logic, 3.039ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.659ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dInternal_7 (FF)
  Destination:          d<7> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Delay:     0.369ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to dInternal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X1Y61.CLK0    net (fanout=14)       1.669   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-4.470ns logic, 4.839ns route)

  Maximum Data Path at Slow Process Corner: dInternal_7 to d<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y61.Q4      Tickq                 0.992   dInternal<7>
                                                       dInternal_7
    P142.O               net (fanout=1)        1.731   dInternal<7>
    P142.PAD             Tioop                 1.641   d<7>
                                                       d_7_IOBUF/OBUFT
                                                       d<7>
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (2.633ns logic, 1.731ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point d<6> (P141.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.434ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               wr_l (FF)
  Destination:          d<6> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.127ns (Levels of Logic = 1)
  Clock Path Delay:     -0.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X16Y55.CLK     net (fanout=14)       1.131   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.169ns (-4.470ns logic, 4.301ns route)

  Maximum Data Path at Slow Process Corner: wr_l to d<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y55.DQ      Tcko                  0.447   wr_l_OBUF
                                                       wr_l
    P141.T               net (fanout=9)        3.039   wr_l_OBUF
    P141.PAD             Tiotp                 1.641   d<6>
                                                       d_6_IOBUF/OBUFT
                                                       d<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (2.088ns logic, 3.039ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.721ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dInternal_6 (FF)
  Destination:          d<6> (PAD)
  Source Clock:         dcmClk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.302ns (Levels of Logic = 1)
  Clock Path Delay:     0.369ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk to dInternal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.580   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X1Y60.CLK0    net (fanout=14)       1.669   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-4.470ns logic, 4.839ns route)

  Maximum Data Path at Slow Process Corner: dInternal_6 to d<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y60.Q4      Tickq                 0.992   dInternal<6>
                                                       dInternal_6
    P141.O               net (fanout=1)        1.669   dInternal<6>
    P141.PAD             Tioop                 1.641   d<6>
                                                       d_6_IOBUF/OBUFT
                                                       d<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (2.633ns logic, 1.669ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point b<1> (P5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.071ns (clock arrival + clock path + data path - uncertainty)
  Source:               b_1 (FF)
  Destination:          b<1> (PAD)
  Source Clock:         vgaClk rising at 0.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Clock Path Delay:     -0.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk to b_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.132   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clockManager/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clockManager/clkout2_buf
                                                       clockManager/clkout2_buf
    SLICE_X0Y52.CLK      net (fanout=10)       0.561   vgaClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.233ns (-2.630ns logic, 2.397ns route)

  Minimum Data Path at Fast Process Corner: b_1 to b<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.BQ       Tcko                  0.234   b_2
                                                       b_1
    P5.O                 net (fanout=1)        1.046   b_1
    P5.PAD               Tioop                 0.699   b<1>
                                                       b_1_OBUF
                                                       b<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.933ns logic, 1.046ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point r<1> (P11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.132ns (clock arrival + clock path + data path - uncertainty)
  Source:               r_1 (FF)
  Destination:          r<1> (PAD)
  Source Clock:         vgaClk rising at 0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     -0.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk to r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.132   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clockManager/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clockManager/clkout2_buf
                                                       clockManager/clkout2_buf
    SLICE_X0Y45.CLK      net (fanout=10)       0.502   vgaClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.292ns (-2.630ns logic, 2.338ns route)

  Minimum Data Path at Fast Process Corner: r_1 to r<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.BQ       Tcko                  0.234   g_2
                                                       r_1
    P11.O                net (fanout=1)        1.166   r_1
    P11.PAD              Tioop                 0.699   r<1>
                                                       r_1_OBUF
                                                       r<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.933ns logic, 1.166ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point b<0> (P6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.156ns (clock arrival + clock path + data path - uncertainty)
  Source:               b_0 (FF)
  Destination:          b<0> (PAD)
  Source Clock:         vgaClk rising at 0.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 1)
  Clock Path Delay:     -0.233ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk to b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.132   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clockManager/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clockManager/clkout2_buf
                                                       clockManager/clkout2_buf
    SLICE_X0Y52.CLK      net (fanout=10)       0.561   vgaClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.233ns (-2.630ns logic, 2.397ns route)

  Minimum Data Path at Fast Process Corner: b_0 to b<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.234   b_2
                                                       b_0
    P6.O                 net (fanout=1)        1.131   b_0
    P6.PAD               Tioop                 0.699   b<0>
                                                       b_0_OBUF
                                                       b<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.933ns logic, 1.131ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 21 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.937ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd5 (SLICE_X23Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               txe_l (PAD)
  Destination:          state_FSM_FFd5 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Delay:     -0.303ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: txe_l to state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.310   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp32.IMUX.2
    SLICE_X23Y33.B5      net (fanout=2)        2.727   txe_l_IBUF
    SLICE_X23Y33.CLK     Tas                   0.322   state_FSM_FFd8
                                                       state_FSM_FFd5-In1
                                                       state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.632ns logic, 2.727ns route)
                                                       (37.4% logic, 62.6% route)

  Minimum Clock Path at Slow Process Corner: clk to state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.700   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X23Y33.CLK     net (fanout=14)       0.626   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.303ns (-3.714ns logic, 3.411ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X21Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.090ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               txe_l (PAD)
  Destination:          state_FSM_FFd4 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 2)
  Clock Path Delay:     -0.303ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: txe_l to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.310   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp32.IMUX.2
    SLICE_X21Y33.A6      net (fanout=2)        2.700   txe_l_IBUF
    SLICE_X21Y33.CLK     Tas                   0.322   state_FSM_FFd3-In
                                                       state_FSM_FFd4_rstpot
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.632ns logic, 2.700ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Slow Process Corner: clk to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.700   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X21Y33.CLK     net (fanout=14)       0.626   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.303ns (-3.714ns logic, 3.411ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X23Y33.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.101ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          state_FSM_FFd8 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 2)
  Clock Path Delay:     -0.303ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 1.310   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp32.IMUX.1
    SLICE_X23Y33.D3      net (fanout=2)        2.689   rxf_l_IBUF
    SLICE_X23Y33.CLK     Tas                   0.322   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.632ns logic, 2.689ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: clk to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.700   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    SLICE_X23Y33.CLK     net (fanout=14)       0.626   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                     -0.303ns (-3.714ns logic, 3.411ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk";
--------------------------------------------------------------------------------

Paths for end point dInternal_4 (ILOGIC_X2Y60.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               d<4> (PAD)
  Destination:          dInternal_4 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Clock Path Delay:     0.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: d<4> to dInternal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P137.I               Tiopi                 0.763   d<4>
                                                       d<4>
                                                       d_4_IOBUF/IBUF
                                                       ProtoComp30.IMUX.5
    ILOGIC_X2Y60.D       net (fanout=1)        0.095   N7
    ILOGIC_X2Y60.CLK0    Tiockd      (-Th)    -0.630   dInternal<4>
                                                       ProtoComp0.D2OFFBYP_SRC.4
                                                       dInternal_4
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)

  Maximum Clock Path at Fast Process Corner: clk to dInternal_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.178   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X2Y60.CLK0    net (fanout=14)       1.128   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (-2.618ns logic, 3.106ns route)

--------------------------------------------------------------------------------

Paths for end point dInternal_6 (ILOGIC_X1Y60.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               d<6> (PAD)
  Destination:          dInternal_6 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Clock Path Delay:     0.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: d<6> to dInternal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P141.I               Tiopi                 0.763   d<6>
                                                       d<6>
                                                       d_6_IOBUF/IBUF
                                                       ProtoComp30.IMUX.7
    ILOGIC_X1Y60.D       net (fanout=1)        0.095   N5
    ILOGIC_X1Y60.CLK0    Tiockd      (-Th)    -0.630   dInternal<6>
                                                       ProtoComp0.D2OFFBYP_SRC.6
                                                       dInternal_6
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)

  Maximum Clock Path at Fast Process Corner: clk to dInternal_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.178   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X1Y60.CLK0    net (fanout=14)       1.128   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (-2.618ns logic, 3.106ns route)

--------------------------------------------------------------------------------

Paths for end point dInternal_5 (ILOGIC_X2Y61.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               d<5> (PAD)
  Destination:          dInternal_5 (FF)
  Destination Clock:    dcmClk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.517ns (Levels of Logic = 2)
  Clock Path Delay:     0.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: d<5> to dInternal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P138.I               Tiopi                 0.763   d<5>
                                                       d<5>
                                                       d_5_IOBUF/IBUF
                                                       ProtoComp30.IMUX.6
    ILOGIC_X2Y61.D       net (fanout=1)        0.124   N6
    ILOGIC_X2Y61.CLK0    Tiockd      (-Th)    -0.630   dInternal<5>
                                                       ProtoComp0.D2OFFBYP_SRC.5
                                                       dInternal_5
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (1.393ns logic, 0.124ns route)
                                                       (91.8% logic, 8.2% route)

  Maximum Clock Path at Fast Process Corner: clk to dInternal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk
                                                       clk
                                                       clockManager/clkin1_buf
                                                       ProtoComp32.IMUX
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clockManager/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clockManager/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.178   clockManager/dcm_sp_inst
                                                       clockManager/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clockManager/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clockManager/clkout1_buf
                                                       clockManager/clkout1_buf
    ILOGIC_X2Y61.CLK0    net (fanout=14)       1.128   dcmClk
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (-2.618ns logic, 3.106ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_1                           |     16.666ns|      8.000ns|      4.373ns|            0|            0|            0|          854|
| TS_clockManager_clk0          |     16.666ns|      4.373ns|          N/A|            0|            0|           23|            0|
| TS_clockManager_clkfx         |     39.998ns|      6.154ns|          N/A|            0|            0|          831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
d<0>        |    2.701(R)|      SLOW  |   -0.763(R)|      FAST  |dcmClk            |   0.000|
d<1>        |    2.749(R)|      SLOW  |   -0.792(R)|      FAST  |dcmClk            |   0.000|
d<2>        |    2.761(R)|      SLOW  |   -0.823(R)|      FAST  |dcmClk            |   0.000|
d<3>        |    2.755(R)|      SLOW  |   -0.798(R)|      FAST  |dcmClk            |   0.000|
d<4>        |    2.663(R)|      SLOW  |   -0.725(R)|      FAST  |dcmClk            |   0.000|
d<5>        |    2.711(R)|      SLOW  |   -0.754(R)|      FAST  |dcmClk            |   0.000|
d<6>        |    2.663(R)|      SLOW  |   -0.725(R)|      FAST  |dcmClk            |   0.000|
d<7>        |    2.711(R)|      SLOW  |   -0.754(R)|      FAST  |dcmClk            |   0.000|
reset_l     |    4.262(R)|      SLOW  |   -1.192(R)|      FAST  |dcmClk            |   0.000|
rxf_l       |    4.899(R)|      SLOW  |   -1.998(R)|      FAST  |dcmClk            |   0.000|
txe_l       |    4.937(R)|      SLOW  |   -2.230(R)|      FAST  |dcmClk            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>        |         4.430(R)|      SLOW  |         1.156(R)|      FAST  |vgaClk            |   0.000|
b<1>        |         4.286(R)|      SLOW  |         1.071(R)|      FAST  |vgaClk            |   0.000|
b<2>        |         4.871(R)|      SLOW  |         1.413(R)|      FAST  |vgaClk            |   0.000|
d<0>        |         5.008(R)|      SLOW  |         1.992(R)|      FAST  |dcmClk            |   0.000|
d<1>        |         4.970(R)|      SLOW  |         1.935(R)|      FAST  |dcmClk            |   0.000|
d<2>        |         4.859(R)|      SLOW  |         1.910(R)|      FAST  |dcmClk            |   0.000|
d<3>        |         4.964(R)|      SLOW  |         1.727(R)|      FAST  |dcmClk            |   0.000|
d<4>        |         5.219(R)|      SLOW  |         2.257(R)|      FAST  |dcmClk            |   0.000|
d<5>        |         5.441(R)|      SLOW  |         2.240(R)|      FAST  |dcmClk            |   0.000|
d<6>        |         5.233(R)|      SLOW  |         2.257(R)|      FAST  |dcmClk            |   0.000|
d<7>        |         5.233(R)|      SLOW  |         2.240(R)|      FAST  |dcmClk            |   0.000|
g<0>        |         4.843(R)|      SLOW  |         1.381(R)|      FAST  |vgaClk            |   0.000|
g<1>        |         4.689(R)|      SLOW  |         1.288(R)|      FAST  |vgaClk            |   0.000|
g<2>        |         4.614(R)|      SLOW  |         1.279(R)|      FAST  |vgaClk            |   0.000|
hs          |         4.831(R)|      SLOW  |         1.406(R)|      FAST  |vgaClk            |   0.000|
oe_l        |         4.402(R)|      SLOW  |         1.732(R)|      FAST  |dcmClk            |   0.000|
r<0>        |         4.560(R)|      SLOW  |         1.217(R)|      FAST  |vgaClk            |   0.000|
r<1>        |         4.416(R)|      SLOW  |         1.132(R)|      FAST  |vgaClk            |   0.000|
r<2>        |         4.781(R)|      SLOW  |         1.336(R)|      FAST  |vgaClk            |   0.000|
rd_l        |         4.380(R)|      SLOW  |         1.718(R)|      FAST  |dcmClk            |   0.000|
siwua       |         5.223(R)|      SLOW  |         2.205(R)|      FAST  |dcmClk            |   0.000|
vs          |         4.699(R)|      SLOW  |         1.326(R)|      FAST  |vgaClk            |   0.000|
wr_l        |         3.929(R)|      SLOW  |         1.519(R)|      FAST  |dcmClk            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.154|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -1.419; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
d<0>              |    2.701(R)|      SLOW  |   -0.763(R)|      FAST  |    6.299|    1.263|        2.518|
d<1>              |    2.749(R)|      SLOW  |   -0.792(R)|      FAST  |    6.251|    1.292|        2.480|
d<2>              |    2.761(R)|      SLOW  |   -0.823(R)|      FAST  |    6.239|    1.323|        2.458|
d<3>              |    2.755(R)|      SLOW  |   -0.798(R)|      FAST  |    6.245|    1.298|        2.474|
d<4>              |    2.663(R)|      SLOW  |   -0.725(R)|      FAST  |    6.337|    1.225|        2.556|
d<5>              |    2.711(R)|      SLOW  |   -0.754(R)|      FAST  |    6.289|    1.254|        2.518|
d<6>              |    2.663(R)|      SLOW  |   -0.725(R)|      FAST  |    6.337|    1.225|        2.556|
d<7>              |    2.711(R)|      SLOW  |   -0.754(R)|      FAST  |    6.289|    1.254|        2.518|
reset_l           |    4.262(R)|      SLOW  |   -1.192(R)|      FAST  |    4.738|    1.692|        1.523|
rxf_l             |    4.899(R)|      SLOW  |   -1.998(R)|      FAST  |    4.101|    2.498|        0.801|
txe_l             |    4.937(R)|      SLOW  |   -2.230(R)|      FAST  |    4.063|    2.730|        0.666|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.937|         -  |      -0.725|         -  |    4.063|    1.225|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "clk";
Bus Skew: 1.512 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
b<0>                                           |        4.430|      SLOW  |        1.156|      FAST  |         0.501|
b<1>                                           |        4.286|      SLOW  |        1.071|      FAST  |         0.357|
b<2>                                           |        4.871|      SLOW  |        1.413|      FAST  |         0.942|
d<0>                                           |        5.008|      SLOW  |        1.992|      FAST  |         1.079|
d<1>                                           |        4.970|      SLOW  |        1.935|      FAST  |         1.041|
d<2>                                           |        4.859|      SLOW  |        1.910|      FAST  |         0.930|
d<3>                                           |        4.964|      SLOW  |        1.727|      FAST  |         1.035|
d<4>                                           |        5.219|      SLOW  |        2.257|      FAST  |         1.290|
d<5>                                           |        5.441|      SLOW  |        2.240|      FAST  |         1.512|
d<6>                                           |        5.233|      SLOW  |        2.257|      FAST  |         1.304|
d<7>                                           |        5.233|      SLOW  |        2.240|      FAST  |         1.304|
g<0>                                           |        4.843|      SLOW  |        1.381|      FAST  |         0.914|
g<1>                                           |        4.689|      SLOW  |        1.288|      FAST  |         0.760|
g<2>                                           |        4.614|      SLOW  |        1.279|      FAST  |         0.685|
hs                                             |        4.831|      SLOW  |        1.406|      FAST  |         0.902|
oe_l                                           |        4.402|      SLOW  |        1.732|      FAST  |         0.473|
r<0>                                           |        4.560|      SLOW  |        1.217|      FAST  |         0.631|
r<1>                                           |        4.416|      SLOW  |        1.132|      FAST  |         0.487|
r<2>                                           |        4.781|      SLOW  |        1.336|      FAST  |         0.852|
rd_l                                           |        4.380|      SLOW  |        1.718|      FAST  |         0.451|
siwua                                          |        5.223|      SLOW  |        2.205|      FAST  |         1.294|
vs                                             |        4.699|      SLOW  |        1.326|      FAST  |         0.770|
wr_l                                           |        3.929|      SLOW  |        1.519|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 906 paths, 0 nets, and 240 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   4.937ns
   Minimum output required time after clock:   5.441ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 12 17:39:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



