INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/bfm/tbuart.v" into library work
INFO: [VRFC 10-311] analyzing module tbuart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/bfm/spiflash.v" into library work
INFO: [VRFC 10-311] analyzing module spiflash
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/bfm/fpga.v" into library work
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/bfm/fsic_clock.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_clock_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/macro/RAM128.pwr.v" into library work
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/models/macro/RAM256.v" into library work
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/project_define.svh" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/defines.v" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_defines.v" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axilite_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axilite_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axis_master.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axis_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axi_ctrl_logic.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axil_axis.sv" into library work
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/sw_caravel.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/config_ctrl.v" into library work
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/fsic_clkrst.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/io_serdes.v" into library work
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/fsic_coreclk_phase_cnt.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/fsic_io_serdes_rx.v" into library work
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/LogicAnalyzer.v" into library work
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/Sram.v" into library work
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/fsic_mprj_io.v" into library work
INFO: [VRFC 10-311] analyzing module MPRJ_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_subsys.v" into library work
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axil_slav.v" into library work
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axis_mstr.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/axis_slav.v" into library work
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/irq_mux.v" into library work
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/la_mux.v" into library work
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_prj0.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/concat_EdgeDetect_Top_fsic.wire.v" into library work
INFO: [VRFC 10-311] analyzing module ccs_in_wait_coupled_v1
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module mgc_io_sync_v2
INFO: [VRFC 10-311] analyzing module ccs_out_v1
INFO: [VRFC 10-311] analyzing module ccs_genreg_v1
INFO: [VRFC 10-311] analyzing module ccs_fifo_wait_core_v5
INFO: [VRFC 10-311] analyzing module ccs_pipe_v6
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top_struct
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/spram.wire.v" into library work
INFO: [VRFC 10-311] analyzing module SPRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_prj1.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_prj2.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_prj3.v" into library work
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/fsic.v" into library work
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_project_wrapper.v" into library work
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/housekeeping_spi.v" into library work
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/housekeeping.wire.v" into library work
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mgmt_protect_hv.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mgmt_protect_hv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mgmt_protect.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mgmt_protect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/clock_div.wire.v" into library work
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module odd
INFO: [VRFC 10-311] analyzing module even
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/caravel_clocking.wire.v" into library work
INFO: [VRFC 10-311] analyzing module caravel_clocking
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/buff_flash_clkrst.wire.v" into library work
INFO: [VRFC 10-311] analyzing module buff_flash_clkrst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/ring_osc2x13.v" into library work
INFO: [VRFC 10-311] analyzing module delay_stage
INFO: [VRFC 10-311] analyzing module start_stage
INFO: [VRFC 10-311] analyzing module ring_osc2x13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/digital_pll_controller.v" into library work
INFO: [VRFC 10-311] analyzing module digital_pll_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/digital_pll.wire.v" into library work
INFO: [VRFC 10-311] analyzing module digital_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/gpio_logic_high.wire.v" into library work
INFO: [VRFC 10-311] analyzing module gpio_logic_high
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/gpio_signal_buffering.wire.v" into library work
INFO: [VRFC 10-311] analyzing module gpio_signal_buffering
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/VexRiscv_MinDebug.v" into library work
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj_logic_high.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mprj_logic_high
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj2_logic_high.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mprj2_logic_high
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mgmt_core.patrick.v" into library work
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mgmt_core_wrapper.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/pads.wire.v" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj_io_buffer.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mprj_io_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/mprj_io.wire.v" into library work
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/chip_io.wire.v" into library work
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/gpio_defaults_block.wire.v" into library work
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/gpio_control_block.wire.v" into library work
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/constant_block.wire.v" into library work
INFO: [VRFC 10-311] analyzing module constant_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_id_programming.wire.v" into library work
INFO: [VRFC 10-311] analyzing module user_id_programming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/simple_por.wire.v" into library work
INFO: [VRFC 10-311] analyzing module simple_por
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/xres_buf.wire.v" into library work
INFO: [VRFC 10-311] analyzing module xres_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/spare_logic_block.wire.v" into library work
INFO: [VRFC 10-311] analyzing module spare_logic_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/caravel_power_routing.wire.v" into library work
INFO: [VRFC 10-311] analyzing module caravel_power_routing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/copyright_block.wire.v" into library work
INFO: [VRFC 10-311] analyzing module copyright_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/caravel_motto.wire.v" into library work
INFO: [VRFC 10-311] analyzing module caravel_motto
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/caravel_logo.wire.v" into library work
INFO: [VRFC 10-311] analyzing module caravel_logo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/open_source.wire.v" into library work
INFO: [VRFC 10-311] analyzing module open_source
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/user_id_textblock.wire.v" into library work
INFO: [VRFC 10-311] analyzing module user_id_textblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/empty_macro.v" into library work
INFO: [VRFC 10-311] analyzing module empty_macro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/manual_power_connections.v" into library work
INFO: [VRFC 10-311] analyzing module manual_power_connections
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/dsn/rtl/caravel.wire.v" into library work
INFO: [VRFC 10-311] analyzing module caravel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ADATA2T/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test111/top_bench.sv" into library work
INFO: [VRFC 10-311] analyzing module top_bench
