Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 19 01:52:13 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          32          
TIMING-18  Warning           Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: m_fpga_reset (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.474      -49.458                     44                 2342        0.073        0.000                      0                 2342        9.517        0.000                       0                  1382  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {1.000 13.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          7.429        0.000                      0                 2215        0.073        0.000                      0                 2215       11.646        0.000                       0                  1338  
  sys_clk          20.541        0.000                      0                   99        0.151        0.000                      0                   99        9.517        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk         10.355        0.000                      0                   20        2.445        0.000                      0                   20  
m_fpga_clk    sys_clk            -1.474      -49.458                     44                   44       15.587        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               8.456        0.000                      0                   16       13.736        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.975ns (20.500%)  route 3.781ns (79.500%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     9.707    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.335    
                         clock uncertainty           -0.035    17.300    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.164    17.136    clk_gen/CNT0/s_CNT3_U_reg[10]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.975ns (20.500%)  route 3.781ns (79.500%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     9.707    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.335    
                         clock uncertainty           -0.035    17.300    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.164    17.136    clk_gen/CNT0/s_CNT3_U_reg[11]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.975ns (20.500%)  route 3.781ns (79.500%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     9.707    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.335    
                         clock uncertainty           -0.035    17.300    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.164    17.136    clk_gen/CNT0/s_CNT3_U_reg[13]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.975ns (20.513%)  route 3.778ns (79.487%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 17.093 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.421     9.704    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.254    17.093    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.333    
                         clock uncertainty           -0.035    17.298    
    SLICE_X39Y79         FDRE (Setup_fdre_C_CE)      -0.164    17.134    clk_gen/CNT0/s_CNT3_U_reg[4]
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.975ns (20.513%)  route 3.778ns (79.487%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 17.093 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.421     9.704    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.254    17.093    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.333    
                         clock uncertainty           -0.035    17.298    
    SLICE_X39Y79         FDRE (Setup_fdre_C_CE)      -0.164    17.134    clk_gen/CNT0/s_CNT3_U_reg[5]
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.975ns (20.513%)  route 3.778ns (79.487%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 17.093 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.421     9.704    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.254    17.093    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.333    
                         clock uncertainty           -0.035    17.298    
    SLICE_X39Y79         FDRE (Setup_fdre_C_CE)      -0.164    17.134    clk_gen/CNT0/s_CNT3_U_reg[6]
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.975ns (20.680%)  route 3.740ns (79.320%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.383     9.666    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.338    
                         clock uncertainty           -0.035    17.303    
    SLICE_X36Y81         FDRE (Setup_fdre_C_CE)      -0.164    17.139    clk_gen/CNT0/s_CNT3_U_reg[12]
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.975ns (20.680%)  route 3.740ns (79.320%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     9.016    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     9.283 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.383     9.666    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.338    
                         clock uncertainty           -0.035    17.303    
    SLICE_X36Y81         FDRE (Setup_fdre_C_CE)      -0.164    17.139    clk_gen/CNT0/s_CNT3_U_reg[14]
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 0.975ns (19.898%)  route 3.925ns (80.102%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 17.094 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.898     9.584    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.267     9.851 r  clk_gen/CNT0/s_CNT3_U[9]_i_1/O
                         net (fo=1, routed)           0.000     9.851    clk_gen/CNT0/s_CNT3_U[9]_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.255    17.094    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.334    
                         clock uncertainty           -0.035    17.299    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.036    17.335    clk_gen/CNT0/s_CNT3_U_reg[9]
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.975ns (20.024%)  route 3.894ns (79.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 f  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 r  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     7.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     7.244 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     8.567    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     8.686 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.867     9.553    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.267     9.820 r  clk_gen/CNT0/s_CNT3_U[14]_i_2/O
                         net (fo=1, routed)           0.000     9.820    clk_gen/CNT0/s_CNT3_U[14]_i_2_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.338    
                         clock uncertainty           -0.035    17.303    
    SLICE_X36Y81         FDRE (Setup_fdre_C_D)        0.036    17.339    clk_gen/CNT0/s_CNT3_U_reg[14]
  -------------------------------------------------------------------
                         required time                         17.339    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  7.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.142%)  route 0.165ns (53.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.566     1.673    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y63         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/Q
                         net (fo=1, routed)           0.165     1.978    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[14]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.905    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.863%)  route 0.204ns (59.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567     1.674    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/aclk
    SLICE_X11Y62         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.204     2.019    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/addra[4]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.933    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.779%)  route 0.205ns (59.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/aclk
    SLICE_X11Y61         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.205     2.020    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/addra[6]
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.933    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.953%)  route 0.180ns (56.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.566     1.673    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X11Y63         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/Q
                         net (fo=1, routed)           0.180     1.993    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[14]
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.905    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.953%)  route 0.180ns (56.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.566     1.673    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X11Y63         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=1, routed)           0.180     1.993    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[15]
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.905    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.816%)  route 0.181ns (56.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567     1.674    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X11Y62         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/Q
                         net (fo=1, routed)           0.181     1.995    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[6]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.905    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/read_addr_mux0/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.498%)  route 0.207ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/read_addr_mux0/aclk
    SLICE_X11Y60         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/read_addr_mux0/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/read_addr_mux0/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.207     2.023    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/addrb[4]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.874     2.235    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
                         clock pessimism             -0.488     1.747    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.930    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.761%)  route 0.166ns (50.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.566     1.673    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X10Y63         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.837 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.166     2.002    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[13]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.905    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.528%)  route 0.216ns (60.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.568     1.675    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/aclk
    SLICE_X11Y61         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux0/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.216     2.031    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/addra[6]
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y25         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.933    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.199%)  route 0.219ns (60.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.567     1.674    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/aclk
    SLICE_X11Y62         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/write_addr_mux1/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.219     2.033    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/addra[4]
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.877     2.238    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y24         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.488     1.750    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.933    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y25  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y25  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y24  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y24  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y30  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y32  OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y22  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y22  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y33  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y33  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y66  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y66  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y60  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X2Y63   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y68   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y66  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y66  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       20.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.541ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.047ns  (logic 1.217ns (30.070%)  route 2.830ns (69.930%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303    18.824    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              8.295    39.753    
                         clock uncertainty           -0.035    39.718    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352    39.366    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         39.366    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 20.541    

Slack (MET) :             20.541ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.047ns  (logic 1.217ns (30.070%)  route 2.830ns (69.930%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303    18.824    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              8.295    39.753    
                         clock uncertainty           -0.035    39.718    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352    39.366    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.366    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 20.541    

Slack (MET) :             20.541ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.047ns  (logic 1.217ns (30.070%)  route 2.830ns (69.930%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303    18.824    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              8.295    39.753    
                         clock uncertainty           -0.035    39.718    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352    39.366    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.366    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 20.541    

Slack (MET) :             20.541ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.047ns  (logic 1.217ns (30.070%)  route 2.830ns (69.930%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303    18.824    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              8.295    39.753    
                         clock uncertainty           -0.035    39.718    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352    39.366    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.366    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 20.541    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    

Slack (MET) :             20.569ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.043ns  (logic 1.217ns (30.098%)  route 2.826ns (69.902%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 31.458 - 26.000 ) 
    Source Clock Delay      (SCD):    13.777ns = ( 14.777 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.437    14.777    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.348    15.125 f  OPTRAM_CTRL/counter/cnt_reg[2]/Q
                         net (fo=8, routed)           0.557    15.682    OPTRAM_CTRL/counter/cnt_reg[10]_0[2]
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.240    15.922 r  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=7, routed)           0.677    16.600    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.105    16.705 r  OPTRAM_CTRL/counter/cnt[10]_i_3__1/O
                         net (fo=3, routed)           0.695    17.400    OPTRAM_CTRL/counter/cnt[10]_i_3__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I1_O)        0.105    17.505 r  OPTRAM_CTRL/counter/eqOp_carry_i_1__1/O
                         net (fo=1, routed)           0.000    17.505    OPTRAM_CTRL/counter/eqOp_carry_i_1__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.819 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598    18.417    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105    18.522 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299    18.821    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059    29.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084    29.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523    30.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330    31.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              8.319    39.777    
                         clock uncertainty           -0.035    39.742    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352    39.390    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                         -18.821    
  -------------------------------------------------------------------
                         slack                                 20.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.984%)  route 0.382ns (73.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.078ns = ( 8.078 - 1.000 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 3.379 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.558     3.379    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     3.520 r  AD_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.382     3.902    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.867     8.078    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.623     3.455    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.751    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.278%)  route 0.114ns (37.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 8.070 - 1.000 ) 
    Source Clock Delay      (SCD):    2.411ns = ( 3.411 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.590     3.411    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  OPTRAM_CTRL/counter/cnt_reg[8]/Q
                         net (fo=6, routed)           0.114     3.667    OPTRAM_CTRL/counter/cnt_reg[10]_0[8]
    SLICE_X4Y79          LUT3 (Prop_lut3_I0_O)        0.048     3.715 r  OPTRAM_CTRL/counter/cnt[9]_i_1__1/O
                         net (fo=1, routed)           0.000     3.715    OPTRAM_CTRL/counter/cnt[9]_i_1__1_n_0
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.860     8.070    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism             -4.646     3.424    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.107     3.531    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.531    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.902%)  route 0.114ns (38.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 8.070 - 1.000 ) 
    Source Clock Delay      (SCD):    2.411ns = ( 3.411 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.646ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.590     3.411    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     3.552 r  OPTRAM_CTRL/counter/cnt_reg[8]/Q
                         net (fo=6, routed)           0.114     3.667    OPTRAM_CTRL/counter/cnt_reg[10]_0[8]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.045     3.712 r  OPTRAM_CTRL/counter/cnt[10]_i_2__1/O
                         net (fo=1, routed)           0.000     3.712    OPTRAM_CTRL/counter/cnt[10]_i_2__1_n_0
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.860     8.070    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -4.646     3.424    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     3.515    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.319ns  (logic 0.190ns (59.580%)  route 0.129ns (40.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 8.066 - 1.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 3.408 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.587     3.408    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.129     3.678    ADRAM_CTRL/counter/Q[6]
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.049     3.727 r  ADRAM_CTRL/counter/max[9]_i_1/O
                         net (fo=1, routed)           0.000     3.727    ADRAM_CTRL/counter/plusOp[9]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.856     8.066    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/C
                         clock pessimism             -4.645     3.421    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.107     3.528    ADRAM_CTRL/counter/max_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.255%)  route 0.128ns (40.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 8.066 - 1.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 3.408 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.587     3.408    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.128     3.677    ADRAM_CTRL/counter/Q[6]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.045     3.722 r  ADRAM_CTRL/counter/max[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.722    ADRAM_CTRL/counter/plusOp[10]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.856     8.066    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[10]/C
                         clock pessimism             -4.645     3.421    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.091     3.512    ADRAM_CTRL/counter/max_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.067%)  route 0.129ns (40.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 8.066 - 1.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 3.408 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.587     3.408    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     3.549 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.129     3.678    ADRAM_CTRL/counter/Q[6]
    SLICE_X5Y76          LUT4 (Prop_lut4_I2_O)        0.045     3.723 r  ADRAM_CTRL/counter/max[8]_i_1/O
                         net (fo=1, routed)           0.000     3.723    ADRAM_CTRL/counter/plusOp[8]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.856     8.066    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
                         clock pessimism             -4.645     3.421    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092     3.513    ADRAM_CTRL/counter/max_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.964%)  route 0.447ns (76.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.078ns = ( 8.078 - 1.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 3.378 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.557     3.378    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y74          FDRE                                         r  AD_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     3.519 r  AD_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           0.447     3.967    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.867     8.078    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.623     3.455    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.751    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.952%)  route 0.080ns (26.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 8.070 - 1.000 ) 
    Source Clock Delay      (SCD):    2.411ns = ( 3.411 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.590     3.411    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     3.539 r  OPTRAM_CTRL/counter/cnt_reg[5]/Q
                         net (fo=9, routed)           0.080     3.619    OPTRAM_CTRL/counter/cnt_reg[10]_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.099     3.718 r  OPTRAM_CTRL/counter/cnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     3.718    OPTRAM_CTRL/counter/cnt[8]_i_1__1_n_0
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.860     8.070    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism             -4.659     3.411    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091     3.502    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.502    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.748%)  route 0.282ns (63.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.078ns = ( 8.078 - 1.000 ) 
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.282     3.857    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.867     8.078    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.623     3.455    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.638    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.390%)  route 0.280ns (68.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.078ns = ( 8.078 - 1.000 ) 
    Source Clock Delay      (SCD):    2.408ns = ( 3.408 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.587     3.408    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     3.536 r  ADRAM_CTRL/counter/max_reg[9]/Q
                         net (fo=4, routed)           0.280     3.816    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.867     8.078    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.623     3.455    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     3.585    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 1.000 13.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y30   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y32   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y76    ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X5Y76    ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X4Y76    ADRAM_CTRL/counter/max_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X4Y76    ADRAM_CTRL/counter/max_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.956      13.456     SLICE_X5Y76    ADRAM_CTRL/counter/max_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X5Y76    ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X6Y77    ADRAM_CTRL/counter/max_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X4Y76    ADRAM_CTRL/counter/max_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X4Y76    ADRAM_CTRL/counter/max_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.017      9.517      SLICE_X5Y76    ADRAM_CTRL/counter/max_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.355ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.017ns  (logic 1.231ns (30.642%)  route 2.786ns (69.358%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.726    17.943    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.126    18.069 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.720    18.789    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.738    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.593    29.145    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.145    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 10.355    

Slack (MET) :             10.355ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.017ns  (logic 1.231ns (30.642%)  route 2.786ns (69.358%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.726    17.943    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.126    18.069 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.720    18.789    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.738    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.593    29.145    ADRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.145    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 10.355    

Slack (MET) :             10.355ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.017ns  (logic 1.231ns (30.642%)  route 2.786ns (69.358%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.726    17.943    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.126    18.069 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.720    18.789    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.738    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.593    29.145    ADRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.145    
                         arrival time                         -18.789    
  -------------------------------------------------------------------
                         slack                                 10.355    

Slack (MET) :             10.556ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.245ns  (logic 1.315ns (30.980%)  route 2.930ns (69.020%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 29.602 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.512    19.017    main_ctrl/s_hot__4_0
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[6]/C
                         clock pessimism              0.174    29.776    
                         clock uncertainty           -0.035    29.741    
    SLICE_X9Y80          FDRE (Setup_fdre_C_CE)      -0.168    29.573    main_ctrl/s_hot_reg[6]
  -------------------------------------------------------------------
                         required time                         29.573    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 10.556    

Slack (MET) :             10.556ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.245ns  (logic 1.315ns (30.980%)  route 2.930ns (69.020%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 29.602 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.512    19.017    main_ctrl/s_hot__4_0
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism              0.174    29.776    
                         clock uncertainty           -0.035    29.741    
    SLICE_X9Y80          FDRE (Setup_fdre_C_CE)      -0.168    29.573    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         29.573    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 10.556    

Slack (MET) :             10.589ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.240ns  (logic 1.315ns (31.011%)  route 2.925ns (68.989%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.507    19.013    main_ctrl/s_hot__4_0
    SLICE_X8Y78          FDRE                                         r  main_ctrl/s_hot_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y78          FDRE                                         r  main_ctrl/s_hot_reg[3]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.738    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.136    29.602    main_ctrl/s_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 10.589    

Slack (MET) :             10.589ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.240ns  (logic 1.315ns (31.011%)  route 2.925ns (68.989%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.507    19.013    main_ctrl/s_hot__4_0
    SLICE_X8Y78          FDRE                                         r  main_ctrl/s_hot_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y78          FDRE                                         r  main_ctrl/s_hot_reg[4]/C
                         clock pessimism              0.174    29.773    
                         clock uncertainty           -0.035    29.738    
    SLICE_X8Y78          FDRE (Setup_fdre_C_CE)      -0.136    29.602    main_ctrl/s_hot_reg[4]
  -------------------------------------------------------------------
                         required time                         29.602    
                         arrival time                         -19.013    
  -------------------------------------------------------------------
                         slack                                 10.589    

Slack (MET) :             10.596ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.303ns  (logic 1.315ns (30.563%)  route 2.988ns (69.437%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 29.668 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.570    19.075    main_ctrl/s_hot__4_0
    SLICE_X2Y78          FDRE                                         r  main_ctrl/s_hot_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.329    29.668    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X2Y78          FDRE                                         r  main_ctrl/s_hot_reg[1]/C
                         clock pessimism              0.174    29.842    
                         clock uncertainty           -0.035    29.807    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.136    29.671    main_ctrl/s_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         29.671    
                         arrival time                         -19.075    
  -------------------------------------------------------------------
                         slack                                 10.596    

Slack (MET) :             10.596ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.303ns  (logic 1.315ns (30.563%)  route 2.988ns (69.437%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 29.668 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.735    17.952    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.105    18.057 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.343    18.400    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.105    18.505 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.570    19.075    main_ctrl/s_hot__4_0
    SLICE_X2Y78          FDRE                                         r  main_ctrl/s_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.329    29.668    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X2Y78          FDRE                                         r  main_ctrl/s_hot_reg[2]/C
                         clock pessimism              0.174    29.842    
                         clock uncertainty           -0.035    29.807    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.136    29.671    main_ctrl/s_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         29.671    
                         arrival time                         -19.075    
  -------------------------------------------------------------------
                         slack                                 10.596    

Slack (MET) :             10.670ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.842ns  (logic 1.231ns (32.042%)  route 2.611ns (67.958%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 29.667 - 25.000 ) 
    Source Clock Delay      (SCD):    13.772ns = ( 14.772 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.432    14.772    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y76          FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379    15.151 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.821    15.972    ADRAM_CTRL/counter/Q[6]
    SLICE_X8Y77          LUT5 (Prop_lut5_I4_O)        0.108    16.080 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.519    16.599    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.286    16.885 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.885    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.217 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.726    17.943    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.126    18.069 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.545    18.614    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.328    29.667    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.174    29.841    
                         clock uncertainty           -0.035    29.806    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.522    29.284    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                 10.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.445ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.016ns  (logic 0.409ns (40.250%)  route 0.607ns (59.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.202     4.427    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X7Y78          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.859     2.219    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y78          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism             -0.188     2.031    
                         clock uncertainty            0.035     2.066    
    SLICE_X7Y78          FDRE (Hold_fdre_C_R)        -0.085     1.981    ADRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.445ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.016ns  (logic 0.409ns (40.250%)  route 0.607ns (59.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.202     4.427    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X7Y78          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.859     2.219    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X7Y78          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism             -0.188     2.031    
                         clock uncertainty            0.035     2.066    
    SLICE_X7Y78          FDRE (Hold_fdre_C_R)        -0.085     1.981    ADRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.409ns (38.558%)  route 0.652ns (61.442%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.310     4.179    ADRAM_CTRL/counter/CO[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.045     4.224 r  ADRAM_CTRL/counter/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.247     4.471    ADRAM_CTRL/counter/cnt[10]_i_1__1_n_0
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.858     2.218    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X4Y77          FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.188     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X4Y77          FDRE (Hold_fdre_C_R)        -0.085     1.980    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.528ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.148ns  (logic 0.454ns (39.560%)  route 0.694ns (60.440%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.305     4.175    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.045     4.220 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.162     4.381    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.045     4.426 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.132     4.558    main_ctrl/s_hot__4_0
    SLICE_X5Y81          FDSE                                         r  main_ctrl/s_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.862     2.222    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X5Y81          FDSE                                         r  main_ctrl/s_hot_reg[0]/C
                         clock pessimism             -0.188     2.034    
                         clock uncertainty            0.035     2.069    
    SLICE_X5Y81          FDSE (Hold_fdse_C_CE)       -0.039     2.030    main_ctrl/s_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           4.558    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.148ns  (logic 0.454ns (39.560%)  route 0.694ns (60.440%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    2.410ns = ( 3.410 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.589     3.410    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X6Y77          FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.095     3.669    ADRAM_CTRL/counter/Q[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     3.714 r  ADRAM_CTRL/counter/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.714    ADRAM_CTRL/counter/eqOp_carry_i_3_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.869 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.305     4.175    main_ctrl/CO[0]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.045     4.220 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.162     4.381    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.045     4.426 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=9, routed)           0.132     4.558    main_ctrl/s_hot__4_0
    SLICE_X5Y81          FDRE                                         r  main_ctrl/s_hot_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.862     2.222    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X5Y81          FDRE                                         r  main_ctrl/s_hot_reg[5]/C
                         clock pessimism             -0.188     2.034    
                         clock uncertainty            0.035     2.069    
    SLICE_X5Y81          FDRE (Hold_fdre_C_CE)       -0.039     2.030    main_ctrl/s_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           4.558    
  -------------------------------------------------------------------
                         slack                                  2.528    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :           44  Failing Endpoints,  Worst Slack       -1.474ns,  Total Violation      -49.458ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.192ns (44.812%)  route 1.468ns (55.188%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303     7.611    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.192ns (44.812%)  route 1.468ns (55.188%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303     7.611    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.192ns (44.812%)  route 1.468ns (55.188%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303     7.611    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.192ns (44.812%)  route 1.468ns (55.188%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.303     7.611    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X4Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[9]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X4Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.192ns (44.875%)  route 1.464ns (55.125%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 6.458 - 1.000 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X6Y80          FDRE                                         r  OPTRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.433     5.384 r  OPTRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=6, routed)           0.303     5.687    OPTRAM_CTRL/counter/Q[3]
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     5.792 r  OPTRAM_CTRL/counter/eqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.265     6.057    OPTRAM_CTRL/counter/eqOp_carry_i_7__1_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.105     6.162 r  OPTRAM_CTRL/counter/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.162    OPTRAM_CTRL/counter/eqOp_carry_i_3__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.606 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.598     7.204    ADDR_LATCH/CO[0]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.105     7.309 r  ADDR_LATCH/cnt[10]_i_1/O
                         net (fo=11, routed)          0.299     7.608    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.330     6.458    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X5Y79          FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.066     6.524    
                         clock uncertainty           -0.035     6.489    
    SLICE_X5Y79          FDRE (Setup_fdre_C_R)       -0.352     6.137    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 -1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.587ns  (arrival time - required time)
  Source:                 PC_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/r_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.778ns  (logic 0.388ns (49.854%)  route 0.390ns (50.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.714ns = ( 14.714 - 1.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 29.606 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.267    29.606    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y85          FDRE                                         r  PC_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.304    29.910 f  PC_LATCH/latched_input_reg[0]/Q
                         net (fo=11, routed)          0.390    30.300    PC_LATCH/Q[0]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.084    30.384 r  PC_LATCH/r_delay[0]_i_1/O
                         net (fo=1, routed)           0.000    30.384    OPTRAM_CTRL/D[0]
    SLICE_X9Y81          FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.374    14.714    OPTRAM_CTRL/m_debug_header_OBUF[1]
    SLICE_X9Y81          FDRE                                         r  OPTRAM_CTRL/r_delay_reg[0]/C
                         clock pessimism             -0.174    14.540    
                         clock uncertainty            0.035    14.575    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.222    14.797    OPTRAM_CTRL/r_delay_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.797    
                         arrival time                          30.384    
  -------------------------------------------------------------------
                         slack                                 15.587    

Slack (MET) :             15.748ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.941ns  (logic 0.473ns (50.240%)  route 0.468ns (49.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.712ns = ( 14.712 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.468    30.349    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.194    30.543 r  main_ctrl/latched_input[5]_i_1/O
                         net (fo=1, routed)           0.000    30.543    OUT_LATCH/D[5]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
                         clock pessimism             -0.174    14.538    
                         clock uncertainty            0.035    14.573    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.222    14.795    OUT_LATCH/latched_input_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.795    
                         arrival time                          30.543    
  -------------------------------------------------------------------
                         slack                                 15.748    

Slack (MET) :             15.750ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.944ns  (logic 0.473ns (50.080%)  route 0.471ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.712ns = ( 14.712 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.471    30.352    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.194    30.546 r  main_ctrl/latched_input[0]_i_1/O
                         net (fo=1, routed)           0.000    30.546    OUT_LATCH/D[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
                         clock pessimism             -0.174    14.538    
                         clock uncertainty            0.035    14.573    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.223    14.796    OUT_LATCH/latched_input_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.796    
                         arrival time                          30.546    
  -------------------------------------------------------------------
                         slack                                 15.750    

Slack (MET) :             15.899ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.091ns  (logic 0.473ns (43.369%)  route 0.618ns (56.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.710ns = ( 14.710 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.618    30.499    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.194    30.693 r  main_ctrl/latched_input[2]_i_1/O
                         net (fo=1, routed)           0.000    30.693    OUT_LATCH/D[2]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.370    14.710    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
                         clock pessimism             -0.174    14.536    
                         clock uncertainty            0.035    14.571    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.222    14.793    OUT_LATCH/latched_input_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.793    
                         arrival time                          30.693    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.901ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.091ns  (logic 0.473ns (43.369%)  route 0.618ns (56.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.710ns = ( 14.710 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.618    30.499    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.194    30.693 r  main_ctrl/latched_input[6]_i_1/O
                         net (fo=1, routed)           0.000    30.693    OUT_LATCH/D[6]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.370    14.710    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
                         clock pessimism             -0.174    14.536    
                         clock uncertainty            0.035    14.571    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.220    14.791    OUT_LATCH/latched_input_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.791    
                         arrival time                          30.693    
  -------------------------------------------------------------------
                         slack                                 15.901    

Slack (MET) :             15.973ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.219ns  (logic 0.473ns (38.793%)  route 0.746ns (61.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.712ns = ( 14.712 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.746    30.627    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.194    30.821 r  main_ctrl/latched_input[4]_i_1/O
                         net (fo=1, routed)           0.000    30.821    OUT_LATCH/D[4]
    SLICE_X8Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
                         clock pessimism             -0.174    14.538    
                         clock uncertainty            0.035    14.573    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.275    14.848    OUT_LATCH/latched_input_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.848    
                         arrival time                          30.821    
  -------------------------------------------------------------------
                         slack                                 15.973    

Slack (MET) :             16.003ns  (arrival time - required time)
  Source:                 ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.167ns  (logic 0.498ns (42.668%)  route 0.669ns (57.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.712ns = ( 14.712 - 1.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 29.629 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.290    29.629    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.414    30.043 r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=2, routed)           0.669    30.712    main_ctrl/latched_input_reg[7]_0[7]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.084    30.796 r  main_ctrl/latched_input[7]_i_1__0/O
                         net (fo=1, routed)           0.000    30.796    OUT_LATCH/D[7]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
                         clock pessimism             -0.174    14.538    
                         clock uncertainty            0.035    14.573    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.220    14.793    OUT_LATCH/latched_input_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.793    
                         arrival time                          30.796    
  -------------------------------------------------------------------
                         slack                                 16.003    

Slack (MET) :             16.003ns  (arrival time - required time)
  Source:                 PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.162ns  (logic 0.498ns (42.848%)  route 0.664ns (57.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.711ns = ( 14.711 - 1.000 ) 
    Source Clock Delay      (SCD):    4.635ns = ( 29.635 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.296    29.635    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.414    30.049 r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=3, routed)           0.664    30.713    main_ctrl/latched_input_reg[7][3]
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.084    30.797 r  main_ctrl/latched_input[3]_i_1/O
                         net (fo=1, routed)           0.000    30.797    OUT_LATCH/D[3]
    SLICE_X11Y78         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.711    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y78         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
                         clock pessimism             -0.174    14.537    
                         clock uncertainty            0.035    14.572    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.222    14.794    OUT_LATCH/latched_input_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.794    
                         arrival time                          30.797    
  -------------------------------------------------------------------
                         slack                                 16.003    

Slack (MET) :             16.031ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.224ns  (logic 0.473ns (38.634%)  route 0.751ns (61.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.712ns = ( 14.712 - 1.000 ) 
    Source Clock Delay      (SCD):    4.602ns = ( 29.602 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.263    29.602    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X9Y80          FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.279    29.881 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.751    30.632    main_ctrl/s_hot_reg[8]_0[6]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.194    30.826 r  main_ctrl/latched_input[1]_i_1/O
                         net (fo=1, routed)           0.000    30.826    OUT_LATCH/D[1]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
                         clock pessimism             -0.174    14.538    
                         clock uncertainty            0.035    14.573    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.222    14.795    OUT_LATCH/latched_input_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.795    
                         arrival time                          30.826    
  -------------------------------------------------------------------
                         slack                                 16.031    

Slack (MET) :             16.062ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.255ns  (logic 0.431ns (34.345%)  route 0.824ns (65.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.749ns = ( 14.749 - 1.000 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 29.599 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    29.599    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X8Y78          FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.347    29.946 r  main_ctrl/s_hot_reg[4]/Q
                         net (fo=11, routed)          0.473    30.419    main_ctrl/len_latch/Q[0]
    SLICE_X6Y76          LUT2 (Prop_lut2_I1_O)        0.084    30.503 r  main_ctrl/len_latch/RAM1_i_1__0/O
                         net (fo=13, routed)          0.350    30.854    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.408    14.749    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.174    14.575    
                         clock uncertainty            0.035    14.610    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.182    14.792    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.792    
                         arrival time                          30.854    
  -------------------------------------------------------------------
                         slack                                 16.062    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.589ns (16.166%)  route 3.054ns (83.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 17.100 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.305     8.595    clk_gen/CNT0/m_reset
    SLICE_X34Y83         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.261    17.100    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y83         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.340    
                         clock uncertainty           -0.035    17.305    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.254    17.051    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.589ns (16.166%)  route 3.054ns (83.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 17.100 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.305     8.595    clk_gen/CNT0/m_reset
    SLICE_X34Y83         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.261    17.100    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y83         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.340    
                         clock uncertainty           -0.035    17.305    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.254    17.051    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.589ns (16.166%)  route 3.054ns (83.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 17.100 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.305     8.595    clk_gen/CNT0/m_reset
    SLICE_X34Y83         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.261    17.100    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y83         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.340    
                         clock uncertainty           -0.035    17.305    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.254    17.051    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.589ns (16.166%)  route 3.054ns (83.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 17.100 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.305     8.595    clk_gen/CNT0/m_reset
    SLICE_X34Y83         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.261    17.100    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y83         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.340    
                         clock uncertainty           -0.035    17.305    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.254    17.051    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.589ns (16.547%)  route 2.971ns (83.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 17.099 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.221     8.511    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    17.099    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.339    
                         clock uncertainty           -0.035    17.304    
    SLICE_X34Y82         FDPE (Recov_fdpe_C_PRE)     -0.288    17.016    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.589ns (16.547%)  route 2.971ns (83.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 17.099 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.221     8.511    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    17.099    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.339    
                         clock uncertainty           -0.035    17.304    
    SLICE_X34Y82         FDCE (Recov_fdce_C_CLR)     -0.254    17.050    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.589ns (16.547%)  route 2.971ns (83.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 17.099 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.221     8.511    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    17.099    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.339    
                         clock uncertainty           -0.035    17.304    
    SLICE_X34Y82         FDCE (Recov_fdce_C_CLR)     -0.254    17.050    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.589ns (16.547%)  route 2.971ns (83.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 17.099 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.221     8.511    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.260    17.099    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.339    
                         clock uncertainty           -0.035    17.304    
    SLICE_X34Y82         FDCE (Recov_fdce_C_CLR)     -0.254    17.050    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.589ns (17.168%)  route 2.842ns (82.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.093     8.382    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.338    
                         clock uncertainty           -0.035    17.303    
    SLICE_X34Y81         FDCE (Recov_fdce_C_CLR)     -0.254    17.049    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  8.667    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.589ns (17.168%)  route 2.842ns (82.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     4.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE                                         r  ADDR_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     5.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     6.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.070     7.184    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     7.289 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          1.093     8.382    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.338    
                         clock uncertainty           -0.035    17.303    
    SLICE_X34Y81         FDCE (Recov_fdce_C_CLR)     -0.254    17.049    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  8.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.736ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.367%)  route 1.024ns (84.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 14.687 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.539    27.908    clk_gen/CNT0/m_reset
    SLICE_X34Y80         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.827    14.687    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y80         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.200    
                         clock uncertainty            0.035    14.235    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.063    14.172    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.172    
                         arrival time                          27.908    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.736ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.367%)  route 1.024ns (84.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 14.687 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.539    27.908    clk_gen/CNT0/m_reset
    SLICE_X34Y80         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.827    14.687    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y80         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.200    
                         clock uncertainty            0.035    14.235    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.063    14.172    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.172    
                         arrival time                          27.908    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.736ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.367%)  route 1.024ns (84.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 14.687 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.539    27.908    clk_gen/CNT0/m_reset
    SLICE_X34Y80         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.827    14.687    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y80         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.200    
                         clock uncertainty            0.035    14.235    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.063    14.172    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.172    
                         arrival time                          27.908    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.740ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.367%)  route 1.024ns (84.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 14.687 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.539    27.908    clk_gen/CNT0/m_reset
    SLICE_X34Y80         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.827    14.687    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y80         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.200    
                         clock uncertainty            0.035    14.235    
    SLICE_X34Y80         FDPE (Remov_fdpe_C_PRE)     -0.067    14.168    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.168    
                         arrival time                          27.908    
  -------------------------------------------------------------------
                         slack                                 13.740    

Slack (MET) :             13.818ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.381%)  route 1.107ns (85.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.622    27.991    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X34Y81         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.991    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.818ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.381%)  route 1.107ns (85.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.622    27.991    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X34Y81         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.991    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.818ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.381%)  route 1.107ns (85.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.622    27.991    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X34Y81         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.991    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.818ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.381%)  route 1.107ns (85.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 14.688 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.622    27.991    clk_gen/CNT0/m_reset
    SLICE_X34Y81         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y81         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.201    
                         clock uncertainty            0.035    14.236    
    SLICE_X34Y81         FDCE (Remov_fdce_C_CLR)     -0.063    14.173    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.173    
                         arrival time                          27.991    
  -------------------------------------------------------------------
                         slack                                 13.818    

Slack (MET) :             13.889ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.625%)  route 1.179ns (86.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.693    28.063    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          28.063    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.889ns  (arrival time - required time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.625%)  route 1.179ns (86.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 26.698 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.591    26.698    ADDR_LATCH/CLK
    SLICE_X5Y80          FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141    26.839 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=17, routed)          0.486    27.324    ADDR_LATCH/s_address[6]
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.045    27.369 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=86, routed)          0.693    28.063    clk_gen/CNT0/m_reset
    SLICE_X34Y82         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.829    14.689    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.488    14.202    
                         clock uncertainty            0.035    14.237    
    SLICE_X34Y82         FDCE (Remov_fdce_C_CLR)     -0.063    14.174    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.174    
                         arrival time                          28.063    
  -------------------------------------------------------------------
                         slack                                 13.889    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.839ns (56.327%)  route 3.751ns (43.673%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.525    m_ren_IBUF
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.105     2.630 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.655     5.285    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.590 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.590    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.831ns (57.089%)  route 3.631ns (42.911%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.525    m_ren_IBUF
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.105     2.630 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.535     5.165    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.462 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.462    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 1.748ns (20.931%)  route 6.605ns (79.069%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.167     6.753    clk_gen/CNT0/s_m_8254_reset
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105     6.858 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.644     7.501    clk_gen/CNT0/m_cw19_out
    SLICE_X33Y81         LUT4 (Prop_lut4_I3_O)        0.105     7.606 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.747     8.353    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X38Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.832ns (57.909%)  route 3.512ns (42.091%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.525    m_ren_IBUF
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.105     2.630 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.416     5.046    m_data_IOBUF[1]_inst/T
    L7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.299     8.345 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.345    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 4.849ns (58.831%)  route 3.394ns (41.169%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.525    m_ren_IBUF
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.105     2.630 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.297     4.927    m_data_IOBUF[4]_inst/T
    L5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.316     8.243 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.243    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_mode_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 1.762ns (21.576%)  route 6.406ns (78.424%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.167     6.753    clk_gen/CNT0/s_m_8254_reset
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105     6.858 r  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.928     7.786    clk_gen/CNT0/m_cw19_out
    SLICE_X35Y80         LUT3 (Prop_lut3_I1_O)        0.119     7.905 r  clk_gen/CNT0/s_mode_i_1/O
                         net (fo=1, routed)           0.264     8.168    clk_gen/CNT0/s_mode_i_1_n_0
    SLICE_X36Y80         FDCE                                         r  clk_gen/CNT0/s_mode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.850ns (59.695%)  route 3.275ns (40.305%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.525    m_ren_IBUF
    SLICE_X85Y99         LUT1 (Prop_lut1_I0_O)        0.105     2.630 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.178     4.808    m_data_IOBUF[3]_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.317     8.125 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.125    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.748ns (21.575%)  route 6.355ns (78.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.167     6.753    clk_gen/CNT0/s_m_8254_reset
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105     6.858 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.644     7.501    clk_gen/CNT0/m_cw19_out
    SLICE_X33Y81         LUT4 (Prop_lut4_I3_O)        0.105     7.606 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.498     8.104    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X35Y82         FDCE                                         r  clk_gen/CNT0/s_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.748ns (21.575%)  route 6.355ns (78.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.167     6.753    clk_gen/CNT0/s_m_8254_reset
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105     6.858 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.644     7.501    clk_gen/CNT0/m_cw19_out
    SLICE_X33Y81         LUT4 (Prop_lut4_I3_O)        0.105     7.606 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.498     8.104    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X35Y82         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.748ns (21.575%)  route 6.355ns (78.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.167     6.753    clk_gen/CNT0/s_m_8254_reset
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.105     6.858 f  clk_gen/CNT0/s_REG[15]_i_3/O
                         net (fo=6, routed)           0.644     7.501    clk_gen/CNT0/m_cw19_out
    SLICE_X33Y81         LUT4 (Prop_lut4_I3_O)        0.105     7.606 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.498     8.104    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X35Y82         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.177     0.318    clk_gen/CNT0/s_wr_L
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.363 r  clk_gen/CNT0/s_wr_L_i_1/O
                         net (fo=1, routed)           0.000     0.363    clk_gen/CNT0/s_wr_L_i_1_n_0
    SLICE_X33Y81         FDCE                                         r  clk_gen/CNT0/s_wr_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_L_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.184ns (50.622%)  route 0.179ns (49.378%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_L_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_L_reg/Q
                         net (fo=4, routed)           0.179     0.320    clk_gen/CNT0/s_wr_L
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.043     0.363 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.363    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X33Y81         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.849%)  route 0.229ns (55.151%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.229     0.370    clk_gen/CNT0/s_wr_M
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.415    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X33Y81         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.226ns (52.765%)  route 0.202ns (47.235%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I1_O)        0.098     0.322 r  clk_gen/CNT0/s_REG[15]_i_1/O
                         net (fo=8, routed)           0.107     0.428    clk_gen/CNT0/s_REG[15]_i_1_n_0
    SLICE_X31Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.232ns (51.133%)  route 0.222ns (48.867%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.126     0.454    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X32Y80         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.232ns (50.400%)  route 0.228ns (49.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.133     0.460    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.232ns (50.400%)  route 0.228ns (49.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.133     0.460    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X35Y81         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.232ns (50.400%)  route 0.228ns (49.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.133     0.460    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.232ns (50.400%)  route 0.228ns (49.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.133     0.460    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.232ns (50.400%)  route 0.228ns (49.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.096     0.224    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X33Y81         LUT4 (Prop_lut4_I2_O)        0.104     0.328 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.133     0.460    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 3.727ns (44.036%)  route 4.736ns (55.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y68          FDRE                                         r  DA_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.433     5.320 r  DA_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           4.736    10.056    m_dac_d_OBUF[6]
    AD13                 OBUF (Prop_obuf_I_O)         3.294    13.350 r  m_dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.350    m_dac_d[6]
    AD13                                                              r  m_dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 3.715ns (44.622%)  route 4.611ns (55.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y68          FDRE                                         r  DA_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.433     5.320 r  DA_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           4.611     9.931    m_dac_d_OBUF[7]
    AB11                 OBUF (Prop_obuf_I_O)         3.282    13.214 r  m_dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.214    m_dac_d[7]
    AB11                                                              r  m_dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 3.725ns (45.355%)  route 4.488ns (54.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y68          FDRE                                         r  DA_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.433     5.320 r  DA_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           4.488     9.808    m_dac_d_OBUF[5]
    AD14                 OBUF (Prop_obuf_I_O)         3.292    13.100 r  m_dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.100    m_dac_d[5]
    AD14                                                              r  m_dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 3.706ns (49.829%)  route 3.731ns (50.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y68          FDRE                                         r  DA_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.379     5.266 r  DA_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           3.731     8.997    m_dac_d_OBUF[0]
    AF4                  OBUF (Prop_obuf_I_O)         3.327    12.324 r  m_dac_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.324    m_dac_d[0]
    AF4                                                               r  m_dac_d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 3.758ns (51.143%)  route 3.590ns (48.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y68          FDRE                                         r  DA_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.433     5.320 r  DA_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           3.590     8.910    m_dac_d_OBUF[4]
    AC2                  OBUF (Prop_obuf_I_O)         3.325    12.234 r  m_dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.234    m_dac_d[4]
    AC2                                                               r  m_dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 3.712ns (50.607%)  route 3.623ns (49.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y68          FDRE                                         r  DA_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.379     5.266 r  DA_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           3.623     8.889    m_dac_d_OBUF[2]
    AF2                  OBUF (Prop_obuf_I_O)         3.333    12.223 r  m_dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.223    m_dac_d[2]
    AF2                                                               r  m_dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.715ns (51.830%)  route 3.452ns (48.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y68          FDRE                                         r  DA_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.379     5.266 r  DA_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           3.452     8.719    m_dac_d_OBUF[1]
    AF3                  OBUF (Prop_obuf_I_O)         3.336    12.054 r  m_dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.054    m_dac_d[1]
    AF3                                                               r  m_dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 3.710ns (55.927%)  route 2.924ns (44.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.374     4.887    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y68          FDRE                                         r  DA_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.379     5.266 r  DA_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           2.924     8.190    m_dac_d_OBUF[3]
    AC3                  OBUF (Prop_obuf_I_O)         3.331    11.521 r  m_dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.521    m_dac_d[3]
    AC3                                                               r  m_dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.483%)  route 0.104ns (42.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.560     1.667    clk_gen/m_debug_header_OBUF[0]
    SLICE_X36Y82         FDRE                                         r  clk_gen/s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  clk_gen/s_data_reg[3]/Q
                         net (fo=2, routed)           0.104     1.912    clk_gen/CNT0/s_REG_reg[7]_0[3]
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.561     1.668    clk_gen/m_debug_header_OBUF[0]
    SLICE_X35Y83         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.114     1.923    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X35Y82         FDCE                                         r  clk_gen/CNT0/s_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.561     1.668    clk_gen/m_debug_header_OBUF[0]
    SLICE_X35Y83         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.122     1.931    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X35Y82         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.021%)  route 0.109ns (36.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X32Y81         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.109     1.916    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.961 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     1.961    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X33Y81         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.558     1.665    clk_gen/m_debug_header_OBUF[0]
    SLICE_X31Y80         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.160     1.966    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X31Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.430%)  route 0.163ns (53.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.560     1.667    clk_gen/m_debug_header_OBUF[0]
    SLICE_X36Y82         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.163     1.970    clk_gen/CNT0/s_REG_reg[7]_0[2]
    SLICE_X35Y81         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.117%)  route 0.186ns (56.883%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X32Y81         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.186     1.993    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.368%)  route 0.184ns (56.632%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.561     1.668    clk_gen/m_debug_header_OBUF[0]
    SLICE_X35Y83         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.184     1.993    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.045%)  route 0.194ns (57.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X32Y81         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.194     2.001    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X35Y81         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.559     1.666    clk_gen/m_debug_header_OBUF[0]
    SLICE_X32Y81         FDRE                                         r  clk_gen/s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  clk_gen/s_data_reg[6]/Q
                         net (fo=4, routed)           0.203     2.009    clk_gen/CNT0/s_REG_reg[7]_0[6]
    SLICE_X35Y82         FDCE                                         r  clk_gen/CNT0/s_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.873%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.368    18.381    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.437    18.818 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.892    19.710    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X35Y82         LUT4 (Prop_lut4_I1_O)        0.105    19.815 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.506    20.321    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.105    20.426 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.660    21.086    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.105    21.191 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.391    22.582    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.687 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.589    23.276    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.357 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.658    26.015    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    29.300 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.300    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.368    18.381    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.437    18.818 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.892    19.710    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X35Y82         LUT4 (Prop_lut4_I1_O)        0.105    19.815 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.506    20.321    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X35Y83         LUT5 (Prop_lut5_I4_O)        0.105    20.426 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.660    21.086    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.105    21.191 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.391    22.582    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.105    22.687 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.589    23.276    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.357 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.661    26.018    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    28.800 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    28.800    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 3.664ns (47.911%)  route 3.984ns (52.089%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.371    14.711    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y78         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.379    15.090 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           3.984    19.074    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    22.359 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.359    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 3.648ns (47.848%)  route 3.976ns (52.152%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.379    15.091 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           3.976    19.067    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       3.269    22.336 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.336    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 3.655ns (48.055%)  route 3.951ns (51.945%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.370    14.710    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.379    15.089 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           3.951    19.040    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    22.316 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.316    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 3.717ns (49.115%)  route 3.851ns (50.885%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.433    15.145 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           3.851    18.997    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    22.281 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.281    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 3.645ns (48.385%)  route 3.888ns (51.615%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.370    14.710    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.379    15.089 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           3.888    18.978    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    22.244 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.244    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 3.646ns (48.580%)  route 3.859ns (51.420%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.379    15.091 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           3.859    18.951    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    22.218 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.218    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 3.657ns (48.965%)  route 3.812ns (51.035%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.379    15.091 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           3.812    18.903    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       3.278    22.181 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.181    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 3.652ns (49.215%)  route 3.769ns (50.785%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.438     5.951    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.379     6.330 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.680     7.010    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.105     7.115 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          1.024     8.139    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.105     8.244 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.018     9.261    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.366 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.592     9.958    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.433    10.391 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.559    10.951    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.105    11.056 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.546    11.602    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.707 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.859    12.565    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.105    12.670 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.589    13.259    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.340 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.372    14.712    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.379    15.091 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           3.769    18.860    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    22.134 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.134    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.818     3.640    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     4.831 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.831    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     3.647    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     4.888 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.888    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.370ns (45.692%)  route 1.628ns (54.308%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.561     3.382    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     3.523 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           1.628     5.152    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     6.380 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.380    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.375ns (45.120%)  route 1.672ns (54.880%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.561     3.382    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     3.523 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           1.672     5.195    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     6.429 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.429    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.364ns (44.462%)  route 1.703ns (55.538%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.561     3.382    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     3.523 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           1.703     5.227    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     6.450 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.450    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.362ns (44.165%)  route 1.722ns (55.835%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.381    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     3.522 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.722     5.245    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     6.466 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.466    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.403ns (45.233%)  route 1.699ns (54.767%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.561     3.382    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X8Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     3.546 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           1.699     5.246    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     6.485 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.485    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.372ns (44.094%)  route 1.740ns (55.906%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.381    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y78          FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     3.522 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           1.740     5.262    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     6.493 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.493    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.134ns  (logic 1.365ns (43.558%)  route 1.769ns (56.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.561     3.382    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y79          FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     3.523 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           1.769     5.293    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     6.517 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.517    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.137ns  (logic 1.381ns (44.035%)  route 1.756ns (55.965%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.198     2.486    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.531 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.265     2.796    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.822 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.381    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y78         FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     3.522 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           1.756     5.278    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     6.518 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.518    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.194ns  (logic 1.924ns (23.486%)  route 6.269ns (76.514%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 17.094 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.898     7.927    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.267     8.194 r  clk_gen/CNT0/s_CNT3_U[9]_i_1/O
                         net (fo=1, routed)           0.000     8.194    clk_gen/CNT0/s_CNT3_U[9]_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.255    17.094    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.163ns  (logic 1.924ns (23.575%)  route 6.238ns (76.425%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.867     7.896    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.267     8.163 r  clk_gen/CNT0/s_CNT3_U[14]_i_2/O
                         net (fo=1, routed)           0.000     8.163    clk_gen/CNT0/s_CNT3_U[14]_i_2_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.156ns  (logic 1.924ns (23.594%)  route 6.232ns (76.406%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 17.098 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.861     7.889    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.267     8.156 r  clk_gen/CNT0/s_CNT3_U[12]_i_1/O
                         net (fo=1, routed)           0.000     8.156    clk_gen/CNT0/s_CNT3_U[12]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.259    17.098    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.084ns  (logic 1.924ns (23.805%)  route 6.160ns (76.195%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 17.097 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.789     7.817    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.267     8.084 r  clk_gen/CNT0/s_CNT3_D[4]_i_1/O
                         net (fo=1, routed)           0.000     8.084    clk_gen/CNT0/p_3_in[4]
    SLICE_X33Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.258    17.097    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X33Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 1.924ns (23.867%)  route 6.138ns (76.133%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 17.096 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.767     7.796    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.267     8.063 r  clk_gen/CNT0/s_CNT3_U[2]_i_1/O
                         net (fo=1, routed)           0.000     8.063    clk_gen/CNT0/s_CNT3_U[2]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.257    17.096    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.060ns  (logic 1.924ns (23.876%)  route 6.135ns (76.124%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 17.097 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.764     7.793    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.267     8.060 r  clk_gen/CNT0/s_CNT3_D[5]_i_1/O
                         net (fo=1, routed)           0.000     8.060    clk_gen/CNT0/p_3_in[5]
    SLICE_X33Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.258    17.097    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X33Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.924ns (23.906%)  route 6.125ns (76.094%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     7.358    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     7.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     8.050    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.924ns (23.906%)  route 6.125ns (76.094%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     7.358    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     7.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     8.050    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.924ns (23.906%)  route 6.125ns (76.094%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 17.095 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     7.358    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     7.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.424     8.050    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.256    17.095    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 1.924ns (23.915%)  route 6.122ns (76.085%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 17.093 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=5, routed)           4.048     5.481    ADDR_LATCH/m_debug_led_OBUF[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.105     5.586 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          1.323     6.909    clk_gen/CNT0/s_m_8254_reset
    SLICE_X35Y79         LUT4 (Prop_lut4_I1_O)        0.119     7.028 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.330     7.358    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.267     7.625 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.421     8.047    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        1.254    17.093    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.289%)  route 0.276ns (59.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.129     0.462    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.826    14.686    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.289%)  route 0.276ns (59.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.129     0.462    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y79         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.826    14.686    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y79         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.289%)  route 0.276ns (59.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.129     0.462    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.826    14.686    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.289%)  route 0.276ns (59.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.129     0.462    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.826    14.686    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.957%)  route 0.304ns (62.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.157     0.490    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y80         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.825    14.685    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y80         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.957%)  route 0.304ns (62.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.157     0.490    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.825    14.685    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.957%)  route 0.304ns (62.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.157     0.490    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.825    14.685    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X39Y80         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.292%)  route 0.327ns (63.708%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.180     0.513    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.292%)  route 0.327ns (63.708%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.180     0.513    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.828    14.688    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X36Y81         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.174%)  route 0.328ns (63.826%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.328     0.469    clk_gen/CNT0/s_REG_reg_n_0_[0]
    SLICE_X34Y79         LUT5 (Prop_lut5_I3_O)        0.045     0.514 r  clk_gen/CNT0/s_CNT3_D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.514    clk_gen/CNT0/s_CNT3_D[0]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.826    14.686    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X34Y79         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.453ns (24.848%)  route 4.396ns (75.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 6.386 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         1.453     1.453 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           4.396     5.849    AD_LATCH/D[4]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.258     6.386    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.832ns  (logic 1.435ns (24.599%)  route 4.397ns (75.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 6.386 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         1.435     1.435 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           4.397     5.832    AD_LATCH/D[6]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.258     6.386    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 1.431ns (24.587%)  route 4.388ns (75.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 6.386 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         1.431     1.431 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           4.388     5.819    AD_LATCH/D[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.258     6.386    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.433ns (25.292%)  route 4.232ns (74.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 6.386 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           4.232     5.665    AD_LATCH/D[1]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.258     6.386    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.481ns  (logic 1.437ns (26.215%)  route 4.044ns (73.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 6.386 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         1.437     1.437 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           4.044     5.481    AD_LATCH/D[7]
    SLICE_X9Y76          FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.258     6.386    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.315ns  (logic 1.454ns (27.359%)  route 3.861ns (72.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 6.385 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         1.454     1.454 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.861     5.315    AD_LATCH/D[5]
    SLICE_X9Y74          FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.257     6.385    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y74          FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 1.463ns (31.389%)  route 3.197ns (68.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 6.387 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           3.197     4.660    AD_LATCH/D[3]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.259     6.387    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.462ns (31.437%)  route 3.188ns (68.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 6.387 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.188     4.649    AD_LATCH/D[2]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.059     4.444    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.084     4.528 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.523     5.051    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.128 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.259     6.387    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.299ns (15.234%)  route 1.664ns (84.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 8.036 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           1.664     1.964    AD_LATCH/D[3]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.826     8.036    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.298ns (14.994%)  route 1.689ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 8.036 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.689     1.986    AD_LATCH/D[2]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.826     8.036    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y73         FDRE                                         r  AD_LATCH/latched_input_reg[2]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.349ns  (logic 0.291ns (12.375%)  route 2.058ns (87.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 8.035 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         0.291     0.291 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           2.058     2.349    AD_LATCH/D[5]
    SLICE_X9Y74          FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     8.035    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y74          FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.436ns  (logic 0.273ns (11.219%)  route 2.163ns (88.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 8.036 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           2.163     2.436    AD_LATCH/D[7]
    SLICE_X9Y76          FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.826     8.036    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.534ns  (logic 0.269ns (10.635%)  route 2.264ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 8.035 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         0.269     0.269 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           2.264     2.534    AD_LATCH/D[1]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     8.035    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.612ns  (logic 0.271ns (10.379%)  route 2.341ns (89.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 8.035 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           2.341     2.612    AD_LATCH/D[6]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     8.035    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.616ns  (logic 0.267ns (10.223%)  route 2.348ns (89.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 8.035 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         0.267     0.267 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           2.348     2.616    AD_LATCH/D[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     8.035    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.647ns  (logic 0.290ns (10.946%)  route 2.358ns (89.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.035ns = ( 8.035 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           2.358     2.647    AD_LATCH/D[4]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1339, routed)        0.860     3.220    ADDR_LATCH/CLK
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.175     3.395 r  ADDR_LATCH/latched_input_reg[7]/Q
                         net (fo=2, routed)           0.347     3.742    ADDR_LATCH/s_address[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.056     3.798 f  ADDR_LATCH/FSM_onehot_state[5]_i_5/O
                         net (fo=16, routed)          0.600     4.398    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.056     4.454 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.607     5.061    clk_gen/CNT0/s_m_8254_reset
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.056     5.117 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.349     5.465    clk_gen/CNT0/s_wr
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.204     5.669 f  clk_gen/CNT0/s_REG_reg[11]/Q
                         net (fo=8, routed)           0.296     5.966    clk_gen/CNT0/s_REG_reg_n_0_[11]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.056     6.022 r  clk_gen/CNT0/s_sys_clk_g_i_8/O
                         net (fo=1, routed)           0.269     6.291    clk_gen/CNT0/s_sys_clk_g_i_8_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.056     6.347 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.480     6.826    clk_gen/CNT0/s_out23__1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.056     6.882 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.299     7.181    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.210 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     8.035    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y75         FDRE                                         r  AD_LATCH/latched_input_reg[4]/C





