Analysis & Elaboration report for de0_nano
Fri Oct 25 18:15:35 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: adc_process:adc|de0nano_adc:adc|spi_master:spi_driver
  5. Parameter Settings for User Entity Instance: mcp4725_dac:dac|i2c_master:i2c_master_inst
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "mcp4725_dac:dac|i2c_master:i2c_master_inst"
  8. Port Connectivity Checks: "adc_process:adc|de0nano_adc:adc|spi_master:spi_driver"
  9. Port Connectivity Checks: "adc_process:adc|de0nano_adc:adc"
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Oct 25 18:15:35 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de0_nano                                    ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_process:adc|de0nano_adc:adc|spi_master:spi_driver ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; slaves         ; 1     ; Signed Integer                                                            ;
; d_width        ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp4725_dac:dac|i2c_master:i2c_master_inst ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                              ;
; bus_clk        ; 1000000  ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top_level          ; de0_nano           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp4725_dac:dac|i2c_master:i2c_master_inst"                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_rd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_process:adc|de0nano_adc:adc|spi_master:spi_driver"                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpha           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cont           ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; ss_n           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_process:adc|de0nano_adc:adc"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; state.initialize ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state.busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 25 18:15:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file adc_process.vhd
    Info (12022): Found design unit 1: adc_process-main File: D:/Documents/Quartus_files/de0_nano/adc_process.vhd Line: 22
    Info (12023): Found entity 1: adc_process File: D:/Documents/Quartus_files/de0_nano/adc_process.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mcp4725_dac.vhd
    Info (12022): Found design unit 1: mcp4725_dac-behavior File: D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd Line: 18
    Info (12023): Found entity 1: mcp4725_dac File: D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: D:/Documents/Quartus_files/de0_nano/i2c_master.vhd Line: 27
    Info (12023): Found entity 1: i2c_master File: D:/Documents/Quartus_files/de0_nano/i2c_master.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file utils/virtual_clock.vhdl
    Info (12022): Found design unit 1: virtual_clock-vclock File: D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl Line: 15
    Info (12023): Found entity 1: virtual_clock File: D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file utils/types.vhdl
    Info (12022): Found design unit 1: machine_state_type (utils) File: D:/Documents/Quartus_files/de0_nano/utils/types.vhdl Line: 5
    Info (12022): Found design unit 2: machine_state_type-body File: D:/Documents/Quartus_files/de0_nano/utils/types.vhdl Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file utils/fonts.vhdl
    Info (12022): Found design unit 1: fonts (utils) File: D:/Documents/Quartus_files/de0_nano/utils/fonts.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file spi_master.vhd
    Info (12022): Found design unit 1: spi_master-logic File: D:/Documents/Quartus_files/de0_nano/spi_master.vhd Line: 52
    Info (12023): Found entity 1: spi_master File: D:/Documents/Quartus_files/de0_nano/spi_master.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file de0nano_adc.vhd
    Info (12022): Found design unit 1: de0nano_adc-main File: D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd Line: 25
    Info (12023): Found entity 1: de0nano_adc File: D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-behavior File: D:/Documents/Quartus_files/de0_nano/top_level.vhd Line: 24
    Info (12023): Found entity 1: top_level File: D:/Documents/Quartus_files/de0_nano/top_level.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file i2c_mcp4725.vhd
    Info (12022): Found design unit 1: I2C_MCP4725-Behavioral File: D:/Documents/Quartus_files/de0_nano/I2C_MCP4725.vhd Line: 17
    Info (12023): Found entity 1: I2C_MCP4725 File: D:/Documents/Quartus_files/de0_nano/I2C_MCP4725.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file sample_table.vhd
    Info (12022): Found design unit 1: sample_table File: D:/Documents/Quartus_files/de0_nano/sample_table.vhd Line: 4
    Info (12022): Found design unit 2: sample_table-body File: D:/Documents/Quartus_files/de0_nano/sample_table.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file tb_top_level.vhd
    Info (12022): Found design unit 1: tb_top_level-sim File: D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd Line: 8
    Info (12023): Found entity 1: tb_top_level File: D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd Line: 5
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(34): object "start" assigned a value but never read File: D:/Documents/Quartus_files/de0_nano/top_level.vhd Line: 34
Info (12128): Elaborating entity "adc_process" for hierarchy "adc_process:adc" File: D:/Documents/Quartus_files/de0_nano/top_level.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at adc_process.vhd(44): object "voltage_level" assigned a value but never read File: D:/Documents/Quartus_files/de0_nano/adc_process.vhd Line: 44
Info (12128): Elaborating entity "virtual_clock" for hierarchy "adc_process:adc|virtual_clock:vclock" File: D:/Documents/Quartus_files/de0_nano/adc_process.vhd Line: 32
Info (12128): Elaborating entity "de0nano_adc" for hierarchy "adc_process:adc|de0nano_adc:adc" File: D:/Documents/Quartus_files/de0_nano/adc_process.vhd Line: 35
Info (12128): Elaborating entity "spi_master" for hierarchy "adc_process:adc|de0nano_adc:adc|spi_master:spi_driver" File: D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd Line: 29
Info (12128): Elaborating entity "mcp4725_dac" for hierarchy "mcp4725_dac:dac" File: D:/Documents/Quartus_files/de0_nano/top_level.vhd Line: 47
Info (12128): Elaborating entity "i2c_master" for hierarchy "mcp4725_dac:dac|i2c_master:i2c_master_inst" File: D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd Line: 60
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Fri Oct 25 18:15:35 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:09


