# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/eq1.v" \
"../../../../2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/eq2.v" \
"../../../../2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_2bit.v" \
"../../../../2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_4bit.v" \
"../../../../2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/greater_than_4bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
