

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_20_2'
================================================================
* Date:           Thu May  2 14:11:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2  |       59|       59|        11|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     193|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    189|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_111_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln22_fu_129_p2         |         +|   0|  0|  71|          64|          64|
    |icmp_ln20_fu_105_p2        |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 103|          78|          73|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem3_blk_n_AR           |   9|          2|    1|          2|
    |gmem3_blk_n_R            |   9|          2|    1|          2|
    |i_1_fu_62                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem3_addr_read_reg_186           |  32|   0|   32|          0|
    |gmem3_addr_reg_180                |  64|   0|   64|          0|
    |i_1_fu_62                         |   6|   0|    6|          0|
    |i_reg_171                         |   6|   0|    6|          0|
    |i_reg_171                         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 193|  32|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_20_2|  return value|
|m_axi_gmem3_AWVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WVALID      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WREADY      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WDATA       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WSTRB       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WLAST       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WID         |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WUSER       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARVALID     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREADY     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARADDR      |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARID        |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLEN       |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARSIZE      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARBURST     |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLOCK      |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARCACHE     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARPROT      |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARQOS       |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREGION    |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARUSER      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RDATA       |   in|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RLAST       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM    |   in|    9|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BVALID      |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BREADY      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BRESP       |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BID         |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BUSER       |   in|    1|       m_axi|                              gmem3|       pointer|
|op                      |   in|   64|     ap_none|                                 op|        scalar|
|ALU_operation_address0  |  out|    6|   ap_memory|                      ALU_operation|         array|
|ALU_operation_ce0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_we0       |  out|    1|   ap_memory|                      ALU_operation|         array|
|ALU_operation_d0        |  out|   32|   ap_memory|                      ALU_operation|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op"   --->   Operation 16 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln20 = store i6 0, i6 %i_1" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 17 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%icmp_ln20 = icmp_eq  i6 %i, i6 50" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 21 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln20 = add i6 %i, i6 1" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 22 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc17.i.split, void %selecf.exit.loopexit3.exitStub" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 23 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 24 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %shl_ln1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 25 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %zext_ln22, i64 %op_read" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 26 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22, i32 2, i32 63" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln2" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 28 'sext' 'sext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln22" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 29 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln20 = store i6 %add_ln20, i6 %i_1" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 30 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [8/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 31 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [7/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 32 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 33 [6/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 33 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [5/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 34 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 35 [4/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 35 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 36 [3/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 36 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 37 [2/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 37 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 38 [1/8] (7.30ns)   --->   "%gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 38 'readreq' 'gmem3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 39 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem3_addr" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 39 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %i" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 41 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 43 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln20" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 44 'getelementptr' 'ALU_operation_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %gmem3_addr_read, i6 %ALU_operation_addr" [HLS/core.c:22->HLS/core.c:123]   --->   Operation 45 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc17.i" [HLS/core.c:20->HLS/core.c:123]   --->   Operation 46 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
op_read                (read             ) [ 000000000000]
store_ln20             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 011111111111]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln20              (icmp             ) [ 011111111110]
add_ln20               (add              ) [ 000000000000]
br_ln20                (br               ) [ 000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000]
zext_ln22              (zext             ) [ 000000000000]
add_ln22               (add              ) [ 000000000000]
trunc_ln2              (partselect       ) [ 000000000000]
sext_ln22              (sext             ) [ 000000000000]
gmem3_addr             (getelementptr    ) [ 011111111110]
store_ln20             (store            ) [ 000000000000]
gmem3_load_req         (readreq          ) [ 000000000000]
gmem3_addr_read        (read             ) [ 010000000001]
zext_ln20              (zext             ) [ 000000000000]
specpipeline_ln20      (specpipeline     ) [ 000000000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000]
specloopname_ln20      (specloopname     ) [ 000000000000]
ALU_operation_addr     (getelementptr    ) [ 000000000000]
store_ln22             (store            ) [ 000000000000]
br_ln20                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="op">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ALU_operation">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="op_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem3_load_req/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="gmem3_addr_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="9"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ALU_operation_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ALU_operation_addr/11 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln22_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln20_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="6" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln20_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln20_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shl_ln1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln22_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln22_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="62" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="0" index="3" bw="7" slack="0"/>
<pin id="140" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln22_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="62" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="gmem3_addr_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln20_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="10"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/11 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="10"/>
<pin id="173" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln20_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="9"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="180" class="1005" name="gmem3_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="gmem3_addr_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="60" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="102" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="66" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="148"><net_src comp="135" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="111" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="167"><net_src comp="62" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="174"><net_src comp="102" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="105" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="149" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="189"><net_src comp="79" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: ALU_operation | {11 }
 - Input state : 
	Port: dec_MIMD_Pipeline_VITIS_LOOP_20_2 : gmem3 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_20_2 : op | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_20_2 : ALU_operation | {}
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		shl_ln1 : 2
		zext_ln22 : 3
		add_ln22 : 4
		trunc_ln2 : 5
		sext_ln22 : 6
		gmem3_addr : 7
		store_ln20 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		ALU_operation_addr : 1
		store_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln20_fu_111      |    0    |    14   |
|          |       add_ln22_fu_129      |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln20_fu_105      |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   |     op_read_read_fu_66     |    0    |    0    |
|          | gmem3_addr_read_read_fu_79 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_72     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln1_fu_117       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln22_fu_125      |    0    |    0    |
|          |      zext_ln20_fu_160      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln2_fu_135      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln22_fu_145      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    99   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem3_addr_read_reg_186|   32   |
|   gmem3_addr_reg_180  |   32   |
|      i_1_reg_164      |    6   |
|       i_reg_171       |    6   |
|   icmp_ln20_reg_176   |    1   |
+-----------------------+--------+
|         Total         |   77   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   99   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   77   |    -   |
+-----------+--------+--------+
|   Total   |   77   |   99   |
+-----------+--------+--------+
