Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  2 11:31:45 2025
| Host         : DESKTOP-CSNIEDM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_button_debounce/u1_DFF/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_button_debounce/u2_DFF/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.574        0.000                      0                   25        0.275        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.574        0.000                      0                   25        0.275        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.902ns (78.474%)  route 0.522ns (21.526%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.582 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.582    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_6
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    u_button_debounce/u_clock_8Hz/i_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.704ns (29.463%)  route 1.685ns (70.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.634     5.155    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u_button_debounce/u_clock_8Hz/i_count_reg[17]/Q
                         net (fo=2, routed)           0.809     6.420    u_button_debounce/u_clock_8Hz/i_count_reg[17]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     6.544 r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_5/O
                         net (fo=1, routed)           0.877     7.421    u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_5_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.124     7.545 r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_1/O
                         net (fo=1, routed)           0.000     7.545    u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.857    u_button_debounce/u_clock_8Hz/clk
    SLICE_X1Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.881ns (78.286%)  route 0.522ns (21.714%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.561 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.561    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    u_button_debounce/u_clock_8Hz/i_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.807ns (77.596%)  route 0.522ns (22.404%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.487 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.487    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_5
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    u_button_debounce/u_clock_8Hz/i_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.791ns (77.441%)  route 0.522ns (22.559%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.471 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.471    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_7
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    u_button_debounce/u_clock_8Hz/i_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.788ns (77.412%)  route 0.522ns (22.588%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.468    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_6
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.856    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.062    15.157    u_button_debounce/u_clock_8Hz/i_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.767ns (77.204%)  route 0.522ns (22.796%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.447 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.447    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.856    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.062    15.157    u_button_debounce/u_clock_8Hz/i_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.693ns (76.443%)  route 0.522ns (23.557%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.373 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.373    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.856    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.062    15.157    u_button_debounce/u_clock_8Hz/i_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.784    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.677ns (76.271%)  route 0.522ns (23.729%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.134    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.357 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.357    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_7
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.856    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[16]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.062    15.157    u_button_debounce/u_clock_8Hz/i_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.674ns (76.239%)  route 0.522ns (23.761%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.637     5.158    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  u_button_debounce/u_clock_8Hz/i_count_reg[0]/Q
                         net (fo=2, routed)           0.522     6.136    u_button_debounce/u_clock_8Hz/i_count_reg[0]
    SLICE_X0Y8           LUT1 (Prop_lut1_I0_O)        0.124     6.260 r  u_button_debounce/u_clock_8Hz/i_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.260    u_button_debounce/u_clock_8Hz/i_count[0]_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.792 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.020    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.354    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_6
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.516    14.857    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.062    15.158    u_button_debounce/u_clock_8Hz/i_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    u_button_debounce/u_clock_8Hz/clk
    SLICE_X1Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/Q
                         net (fo=3, routed)           0.180     1.798    u_button_debounce/u_clock_8Hz/o_clk_8Hz
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_button_debounce/u_clock_8Hz/o_clk_8Hz_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    u_button_debounce/u_clock_8Hz/clk
    SLICE_X1Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    u_button_debounce/u_clock_8Hz/o_clk_8Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.750    u_button_debounce/u_clock_8Hz/i_count_reg[10]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_5
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    u_button_debounce/u_clock_8Hz/i_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.750    u_button_debounce/u_clock_8Hz/i_count_reg[14]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_5
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    u_button_debounce/u_clock_8Hz/i_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.748    u_button_debounce/u_clock_8Hz/i_count_reg[22]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_5
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    u_button_debounce/u_clock_8Hz/i_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.475    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.750    u_button_debounce/u_clock_8Hz/i_count_reg[18]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    u_button_debounce/u_clock_8Hz/i_count_reg[16]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.989    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y12          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    u_button_debounce/u_clock_8Hz/i_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_button_debounce/u_clock_8Hz/i_count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.752    u_button_debounce/u_clock_8Hz/i_count_reg[2]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    u_button_debounce/u_clock_8Hz/i_count_reg[0]_i_1_n_5
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y8           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.105     1.582    u_button_debounce/u_clock_8Hz/i_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.477    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y9           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_button_debounce/u_clock_8Hz/i_count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.752    u_button_debounce/u_clock_8Hz/i_count_reg[6]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    u_button_debounce/u_clock_8Hz/i_count_reg[4]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.992    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y9           FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105     1.582    u_button_debounce/u_clock_8Hz/i_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_button_debounce/u_clock_8Hz/i_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.750    u_button_debounce/u_clock_8Hz/i_count_reg[10]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    u_button_debounce/u_clock_8Hz/i_count_reg[8]_i_1_n_4
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y10          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    u_button_debounce/u_clock_8Hz/i_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.476    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_button_debounce/u_clock_8Hz/i_count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.750    u_button_debounce/u_clock_8Hz/i_count_reg[14]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    u_button_debounce/u_clock_8Hz/i_count_reg[12]_i_1_n_4
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.991    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y11          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    u_button_debounce/u_clock_8Hz/i_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_8Hz/i_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_button_debounce/u_clock_8Hz/i_count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.748    u_button_debounce/u_clock_8Hz/i_count_reg[22]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    u_button_debounce/u_clock_8Hz/i_count_reg[20]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    u_button_debounce/u_clock_8Hz/clk
    SLICE_X0Y13          FDCE                                         r  u_button_debounce/u_clock_8Hz/i_count_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    u_button_debounce/u_clock_8Hz/i_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    u_button_debounce/u_clock_8Hz/i_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    u_button_debounce/u_clock_8Hz/i_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     u_button_debounce/u_clock_8Hz/i_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    u_button_debounce/u_clock_8Hz/i_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    u_button_debounce/u_clock_8Hz/i_count_reg[13]/C



