INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Tue Oct 31 00:04:21 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 21.35 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 21.56 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top rpn_top -name=rpn_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_top.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.52 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_3x3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.44 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./rpn_conv_1x1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./rpn_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.49 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.19 seconds. CPU system time: 3.85 seconds. Elapsed time: 20.45 seconds; current allocated memory: 1.485 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rpn_top -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rpn_top -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,149 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,149 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,673 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,673 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,489 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,489 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,369 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,369 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:170:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:45:24)
INFO: [HLS 214-248] Applying array_partition to 'rpn_weight_buf_1x1': Complete partitioning on dimension 1. (./rpn_top.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_in_fm_buf': Complete partitioning on dimension 1. (./rpn_top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_out_fm_buf': Complete partitioning on dimension 1. (./rpn_top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_weight_buf_3x3': Complete partitioning on dimension 1. (./rpn_top.cpp:30:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.64 seconds. CPU system time: 1.59 seconds. Elapsed time: 14.24 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rpn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1663.72 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1655.35 seconds. CPU system time: 1.83 seconds. Elapsed time: 1663.73 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1701.05 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1693.57 seconds. CPU system time: 1.64 seconds. Elapsed time: 1701.13 seconds; current allocated memory: 1.949 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_conv_1x1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (./rpn_top.cpp:73) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_6' (./rpn_top.cpp:93) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_9' (./rpn_top.cpp:109) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_12' (./rpn_top.cpp:127) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_15' (./rpn_top.cpp:145) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_18' (./rpn_top.cpp:163) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_21' (./rpn_top.cpp:187) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_24' (./rpn_top.cpp:207) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_27' (./rpn_top.cpp:227) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_30' (./rpn_top.cpp:244) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_33' (./rpn_top.cpp:260) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_36' (./rpn_top.cpp:277) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_302_39' (./rpn_top.cpp:302) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_42' (./rpn_top.cpp:320) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_45' (./rpn_top.cpp:339) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_48' (./rpn_top.cpp:357) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_51' (./rpn_top.cpp:376) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_394_54' (./rpn_top.cpp:394) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-20' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_56' (./rpn_top.cpp:425) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-22' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_448_58' (./rpn_top.cpp:448) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-24' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_60' (./rpn_top.cpp:471) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_conv_1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_conv_1x1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_9.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_8.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_63' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_63.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_62' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_62.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_61' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_61.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_60' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_60.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_59' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_59.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_58' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_58.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_57' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_57.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_56' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_56.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_55' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_55.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_54' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_54.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_53' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_53.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_52' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_52.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_51' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_51.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_50' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_50.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_49' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_49.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_48' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_48.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_47' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_47.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_46' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_46.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_45' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_45.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_44' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_44.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_43' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_43.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_42' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_42.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_41' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_41.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_40' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_40.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_39' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_39.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_38' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_38.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_37' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_37.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_36' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_36.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_35' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_35.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_34' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_34.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_33' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_33.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_32' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_32.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_31' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_31.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_30' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_30.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_29' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_29.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_28' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_28.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_27' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_27.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_26' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_26.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_25' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_25.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_24' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_24.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_23' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_23.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_22' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_22.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_21' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_21.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_20' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_20.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_19' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_19.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_18' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_18.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_17' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_17.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_16' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_16.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_15.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_14.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_13.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_12.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_11.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_10.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_0.0' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
Command         transform done; 24 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:423:14) to (./rpn_top.cpp:425:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:446:14) to (./rpn_top.cpp:448:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:469:14) to (./rpn_top.cpp:471:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
Command         transform done; 2.48 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 25.93 seconds. CPU system time: 0.17 seconds. Elapsed time: 26.5 seconds; current allocated memory: 1.949 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_2' (./rpn_top.cpp:71:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_1' (./rpn_top.cpp:69:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (./rpn_top.cpp:91:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_4' (./rpn_top.cpp:89:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_8' (./rpn_top.cpp:107:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_7' (./rpn_top.cpp:105:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_11' (./rpn_top.cpp:125:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_10' (./rpn_top.cpp:123:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_14' (./rpn_top.cpp:143:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_13' (./rpn_top.cpp:141:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_17' (./rpn_top.cpp:161:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_16' (./rpn_top.cpp:159:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_20' (./rpn_top.cpp:185:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_19' (./rpn_top.cpp:183:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_23' (./rpn_top.cpp:205:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_22' (./rpn_top.cpp:203:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_26' (./rpn_top.cpp:225:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_25' (./rpn_top.cpp:223:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_242_29' (./rpn_top.cpp:242:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_28' (./rpn_top.cpp:240:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_258_32' (./rpn_top.cpp:258:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_31' (./rpn_top.cpp:256:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_35' (./rpn_top.cpp:275:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_273_34' (./rpn_top.cpp:273:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_38' (./rpn_top.cpp:300:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_37' (./rpn_top.cpp:298:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_41' (./rpn_top.cpp:318:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_316_40' (./rpn_top.cpp:316:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_44' (./rpn_top.cpp:337:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_335_43' (./rpn_top.cpp:335:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_355_47' (./rpn_top.cpp:355:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_353_46' (./rpn_top.cpp:353:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_50' (./rpn_top.cpp:374:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_49' (./rpn_top.cpp:372:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_53' (./rpn_top.cpp:392:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_52' (./rpn_top.cpp:390:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_421_55' (./rpn_top.cpp:421:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_444_57' (./rpn_top.cpp:444:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_467_59' (./rpn_top.cpp:467:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:19) in function 'rpn_conv_1x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:294:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:294:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
Execute           auto_get_db
Command         transform done; 37.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.31 seconds. CPU system time: 0.39 seconds. Elapsed time: 37.11 seconds; current allocated memory: 2.456 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3428.49 sec.
Command     elaborate done; 3463.2 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.47 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
Execute       ap_set_top_model rpn_top 
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
Command       ap_set_top_model done; 0.3 sec.
Execute       get_model_list rpn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rpn_top 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       preproc_iomode -model rpn_top_Pipeline_23 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       preproc_iomode -model rpn_top_Pipeline_21 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       preproc_iomode -model rpn_top_Pipeline_19 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       preproc_iomode -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       preproc_iomode -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       preproc_iomode -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       preproc_iomode -model rpn_conv_1x1 
Execute       preproc_iomode -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       preproc_iomode -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       preproc_iomode -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       preproc_iomode -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       preproc_iomode -model rpn_conv_3x3 
Execute       preproc_iomode -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       preproc_iomode -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       preproc_iomode -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
INFO-FLOW: Configuring Module : rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       apply_spec_resource_limit rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Configuring Module : rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       apply_spec_resource_limit rpn_conv_3x3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       apply_spec_resource_limit rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO-FLOW: Configuring Module : rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       apply_spec_resource_limit rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
INFO-FLOW: Configuring Module : rpn_conv_1x1 ...
Execute       set_default_model rpn_conv_1x1 
Execute       apply_spec_resource_limit rpn_conv_1x1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       apply_spec_resource_limit rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
INFO-FLOW: Configuring Module : rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       apply_spec_resource_limit rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_19 ...
Execute       set_default_model rpn_top_Pipeline_19 
Execute       apply_spec_resource_limit rpn_top_Pipeline_19 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_21 ...
Execute       set_default_model rpn_top_Pipeline_21 
Execute       apply_spec_resource_limit rpn_top_Pipeline_21 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_23 ...
Execute       set_default_model rpn_top_Pipeline_23 
Execute       apply_spec_resource_limit rpn_top_Pipeline_23 
INFO-FLOW: Configuring Module : rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       apply_spec_resource_limit rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
INFO-FLOW: Configuring Module : rpn_top ...
Execute       set_default_model rpn_top 
Execute       apply_spec_resource_limit rpn_top 
INFO-FLOW: Model list for preprocess: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 ...
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       cdfg_preprocess -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO-FLOW: Preprocessing Module: rpn_conv_3x3 ...
Execute       set_default_model rpn_conv_3x3 
Execute       cdfg_preprocess -model rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_conv_3x3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 ...
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       cdfg_preprocess -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO-FLOW: Preprocessing Module: rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> ...
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       cdfg_preprocess -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
INFO-FLOW: Preprocessing Module: rpn_conv_1x1 ...
Execute       set_default_model rpn_conv_1x1 
Execute       cdfg_preprocess -model rpn_conv_1x1 
Execute       rtl_gen_preprocess rpn_conv_1x1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 ...
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       cdfg_preprocess -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
INFO-FLOW: Preprocessing Module: rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> ...
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       cdfg_preprocess -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_19 ...
Execute       set_default_model rpn_top_Pipeline_19 
Execute       cdfg_preprocess -model rpn_top_Pipeline_19 
Execute       rtl_gen_preprocess rpn_top_Pipeline_19 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_21 ...
Execute       set_default_model rpn_top_Pipeline_21 
Execute       cdfg_preprocess -model rpn_top_Pipeline_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_21 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_23 ...
Execute       set_default_model rpn_top_Pipeline_23 
Execute       cdfg_preprocess -model rpn_top_Pipeline_23 
Execute       rtl_gen_preprocess rpn_top_Pipeline_23 
INFO-FLOW: Preprocessing Module: rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 ...
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       cdfg_preprocess -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
INFO-FLOW: Preprocessing Module: rpn_top ...
Execute       set_default_model rpn_top 
Execute       cdfg_preprocess -model rpn_top 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for synthesis: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.461 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.462 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [93]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [112]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [127]  (1.825 ns)
	'icmp' operation ('notrhs2_mid1', ./rpn_util.h:85->./rpn_util.h:309) [149]  (1.825 ns)
	'and' operation ('brmerge20_not_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [150]  (0.000 ns)
	'select' operation ('select_ln85_4', ./rpn_util.h:85->./rpn_util.h:309) [151]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [229]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       schedule -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln34', ./rpn_conv_3x3.cpp:34) and 'icmp' operation ('icmp_ln34', ./rpn_conv_3x3.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 17, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
Execute       set_default_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       bind -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_3x3 
Execute       schedule -model rpn_conv_3x3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_3x3.
Execute       set_default_model rpn_conv_3x3 
Execute       bind -model rpn_conv_3x3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_3x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln111_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln111) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.486 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [93]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [112]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [127]  (1.825 ns)
	'icmp' operation ('notrhs2_mid1', ./rpn_util.h:85->./rpn_util.h:309) [149]  (1.825 ns)
	'and' operation ('brmerge20_not_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [150]  (0.000 ns)
	'select' operation ('select_ln85_4', ./rpn_util.h:85->./rpn_util.h:309) [151]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [229]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [87]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [103]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [120]  (1.825 ns)
	'icmp' operation ('cmp20_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [130]  (1.825 ns)
	'select' operation ('select_ln85_8', ./rpn_util.h:85->./rpn_util.h:309) [131]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [218]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       schedule -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1.
Execute       set_default_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       bind -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       schedule -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
Execute       set_default_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       bind -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_conv_1x1 
Execute       schedule -model rpn_conv_1x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 330, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.51 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.66 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_conv_1x1.
Execute       set_default_model rpn_conv_1x1 
Execute       bind -model rpn_conv_1x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.41 seconds; current allocated memory: 2.524 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.61 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.bind.adb -f 
INFO-FLOW: Finish binding rpn_conv_1x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.526 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.527 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.528 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.529 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.530 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln211) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.531 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.532 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.532 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.532 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln248) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.543 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.544 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.554 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.555 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.555 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln304) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.556 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.567 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln324) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.568 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.578 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.579 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln361) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.579 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln378_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln378) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.580 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       schedule -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3.
Execute       set_default_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       bind -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       schedule -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
Execute       set_default_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       bind -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln398) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.591 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_19 
Execute       schedule -model rpn_top_Pipeline_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_19.
Execute       set_default_model rpn_top_Pipeline_19 
Execute       bind -model rpn_top_Pipeline_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' (loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_5', ./rpn_top.cpp:428) and 'select' operation ('select_ln421_2', ./rpn_top.cpp:421).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' (loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag0_addr_1_write_ln436', ./rpn_top.cpp:436) of constant 1 on array 'flag0' and 'load' operation ('flag0_load', ./rpn_top.cpp:427) on array 'flag0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_21 
Execute       schedule -model rpn_top_Pipeline_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_21.
Execute       set_default_model rpn_top_Pipeline_21 
Execute       bind -model rpn_top_Pipeline_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' (loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_4', ./rpn_top.cpp:451) and 'select' operation ('select_ln444_2', ./rpn_top.cpp:444).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' (loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag1_addr_1_write_ln458', ./rpn_top.cpp:458) of constant 1 on array 'flag1' and 'load' operation ('flag1_load', ./rpn_top.cpp:450) on array 'flag1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_23 
Execute       schedule -model rpn_top_Pipeline_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_23.
Execute       set_default_model rpn_top_Pipeline_23 
Execute       bind -model rpn_top_Pipeline_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.593 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       schedule -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' (loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_2', ./rpn_top.cpp:474) and 'select' operation ('select_ln467_2', ./rpn_top.cpp:467).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' (loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag2_addr_1_write_ln482', ./rpn_top.cpp:482) of constant 1 on array 'flag2' and 'load' operation ('flag2_load', ./rpn_top.cpp:473) on array 'flag2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.
Execute       set_default_model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       bind -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.bind.adb -f 
INFO-FLOW: Finish binding rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rpn_top 
Execute       schedule -model rpn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.594 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.sched.adb -f 
INFO-FLOW: Finish scheduling rpn_top.
Execute       set_default_model rpn_top 
Execute       bind -model rpn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.597 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.08 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.bind.adb -f 
INFO-FLOW: Finish binding rpn_top.
Execute       get_model_list rpn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 
Execute       rtl_gen_preprocess rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       rtl_gen_preprocess rpn_conv_3x3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       rtl_gen_preprocess rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 
Execute       rtl_gen_preprocess rpn_conv_1x1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 
Execute       rtl_gen_preprocess rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       rtl_gen_preprocess rpn_top_Pipeline_19 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       rtl_gen_preprocess rpn_top_Pipeline_21 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       rtl_gen_preprocess rpn_top_Pipeline_23 
Execute       rtl_gen_preprocess rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       rtl_gen_preprocess rpn_top 
INFO-FLOW: Model list for RTL generation: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' pipeline 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.598 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.602 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.614 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_6ns_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.622 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       gen_rtl rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
Execute       syn_report -csynth -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.adb 
Execute       db_write -model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_3x3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.632 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_3x3 
Execute       gen_rtl rpn_conv_3x3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_3x3 
Execute       syn_report -csynth -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_3x3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_conv_3x3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model rpn_conv_3x3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.adb 
Execute       db_write -model rpn_conv_3x3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_3x3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.640 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.644 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.645 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.647 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.659 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' pipeline 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.665 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.667 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.672 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.683 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.690 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.694 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.696 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.698 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.709 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' pipeline 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 2.716 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' pipeline 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.718 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.722 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.734 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.740 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.745 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.746 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.748 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
Execute       gen_rtl rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
Execute       syn_report -csynth -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.adb 
Execute       db_write -model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.759 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       gen_rtl rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
Execute       syn_report -csynth -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' pipeline 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.765 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.767 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.771 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_conv_1x1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_conv_1x1' is 29901 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_1x1'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.791 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_conv_1x1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_conv_1x1 
Execute       gen_rtl rpn_conv_1x1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_conv_1x1 
Execute       syn_report -csynth -model rpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_1x1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model rpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_conv_1x1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_conv_1x1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.67 sec.
Execute       db_write -model rpn_conv_1x1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model rpn_conv_1x1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_conv_1x1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 2.805 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.809 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.810 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.812 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.822 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' pipeline 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.831 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' pipeline 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.833 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.837 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.847 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.851 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.852 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.854 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.864 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' pipeline 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.873 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' pipeline 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.875 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.879 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.889 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.893 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.895 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.897 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.905 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' pipeline 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.914 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' pipeline 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.917 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.920 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.930 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.934 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.938 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.939 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.947 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.3 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' pipeline 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.955 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' pipeline 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.959 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.961 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.971 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.975 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.979 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.981 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.987 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.32 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' pipeline 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.996 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' pipeline 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.001 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.003 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.011 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.017 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.adb 
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.021 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.022 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 
Execute       gen_rtl rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 
Execute       syn_report -csynth -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.adb 
Execute       db_write -model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.028 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       gen_rtl rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
Execute       syn_report -csynth -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' pipeline 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.036 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_19 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.041 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_19 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_19 
Execute       gen_rtl rpn_top_Pipeline_19 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_19 
Execute       syn_report -csynth -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_19 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_19 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.adb 
Execute       db_write -model rpn_top_Pipeline_19 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_19 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_421_55_VITIS_LOOP_425_56' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' pipeline 'VITIS_LOOP_421_55_VITIS_LOOP_425_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.043 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_21 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.044 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_21 
Execute       gen_rtl rpn_top_Pipeline_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_21 
Execute       syn_report -csynth -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.adb 
Execute       db_write -model rpn_top_Pipeline_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_444_57_VITIS_LOOP_448_58' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' pipeline 'VITIS_LOOP_444_57_VITIS_LOOP_448_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.046 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_23 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.047 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_23 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_23 
Execute       gen_rtl rpn_top_Pipeline_23 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_23 
Execute       syn_report -csynth -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_23_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_23_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_23 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_23 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.adb 
Execute       db_write -model rpn_top_Pipeline_23 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_23 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -top_prefix rpn_top_ -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_467_59_VITIS_LOOP_471_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' pipeline 'VITIS_LOOP_467_59_VITIS_LOOP_471_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.048 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       gen_rtl rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
Execute       syn_report -csynth -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.adb 
Execute       db_write -model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rpn_top -top_prefix  -sub_prefix rpn_top_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_9_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_10_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_11_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_12_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_13_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_14_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_15_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_16_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_17_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_18_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_19_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_20_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_21_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_22_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_23_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_24_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_25_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_26_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_27_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_28_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_29_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_30_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_31_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_32_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_33_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_34_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_35_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_36_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_37_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_38_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_39_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_40_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_41_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_42_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_43_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_44_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_45_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_46_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_47_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_48_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_49_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_50_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_51_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_52_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_53_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_54_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_55_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_56_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_57_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_58_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_59_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_60_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_61_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_62_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_63_0_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_top' is 11563, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state10), (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 10.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.75 seconds. CPU system time: 0.83 seconds. Elapsed time: 10.43 seconds; current allocated memory: 3.101 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/rpn_top 
Command       gen_rtl done; 0.46 sec.
Execute       gen_rtl rpn_top -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/rpn_top 
Command       gen_rtl done; 0.25 sec.
Execute       syn_report -csynth -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/rpn_top_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.9 sec.
Execute       db_write -model rpn_top -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model rpn_top -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rpn_top -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top 
Command       gen_tb_info done; 0.18 sec.
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       syn_report -designview -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.design.xml 
Command       syn_report done; 5.15 sec.
Execute       syn_report -csynthDesign -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -wcfg -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rpn_top -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.protoinst 
Execute       sc_get_clocks rpn_top 
Execute       sc_get_portdomain rpn_top 
INFO-FLOW: Model list for RTL component generation: rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4 {rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2 {rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5 {rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1 {rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3 {rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model rpn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component rpn_top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model rpn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component rpn_top_mux_64_6_32_1_1.
INFO-FLOW: Append model rpn_top_mux_64_6_32_1_1
INFO-FLOW: Found component rpn_top_mac_muladd_12s_6ns_12ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_12s_6ns_12ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_3x3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_64ns_64ns_128_5_1.
INFO-FLOW: Append model rpn_top_mul_64ns_64ns_128_5_1
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_9_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1.
INFO-FLOW: Append model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_conv_1x1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Found component rpn_top_mul_3ns_7ns_8_1_1.
INFO-FLOW: Append model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.compgen.tcl 
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: Found component rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_19] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_23] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.compgen.tcl 
INFO-FLOW: Found component rpn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rpn_top] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO-FLOW: Found component rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component rpn_top_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model rpn_top_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag0_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag1_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: Found component rpn_top_flag2_RAM_AUTO_1R1W.
INFO-FLOW: Append model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2
INFO-FLOW: Append model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: Append model rpn_conv_3x3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
INFO-FLOW: Append model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
INFO-FLOW: Append model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
INFO-FLOW: Append model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
INFO-FLOW: Append model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4
INFO-FLOW: Append model rpn_conv_1x1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5
INFO-FLOW: Append model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
INFO-FLOW: Append model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3
INFO-FLOW: Append model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3
INFO-FLOW: Append model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54
INFO-FLOW: Append model rpn_top_Pipeline_19
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56
INFO-FLOW: Append model rpn_top_Pipeline_21
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58
INFO-FLOW: Append model rpn_top_Pipeline_23
INFO-FLOW: Append model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60
INFO-FLOW: Append model rpn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1 rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fadd_32ns_32ns_32_5_full_dsp_1 rpn_top_fmul_32ns_32ns_32_4_max_dsp_1 rpn_top_mux_64_6_32_1_1 rpn_top_mac_muladd_12s_6ns_12ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_64ns_64ns_128_5_1 rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_9_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1 rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_2ns_7ns_8_1_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1 rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mul_3ns_7ns_8_1_1 rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1 rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1 rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1 rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1 rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1 rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_flow_control_loop_pipe_sequential_init rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1 rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1 rpn_top_fexp_32ns_32ns_32_10_full_dsp_1 rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W rpn_top_flag0_RAM_AUTO_1R1W rpn_top_flag1_RAM_AUTO_1R1W rpn_top_flag2_RAM_AUTO_1R1W rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 rpn_conv_3x3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 rpn_conv_1x1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 rpn_top_Pipeline_19 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 rpn_top_Pipeline_21 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 rpn_top_Pipeline_23 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model rpn_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model rpn_top_mux_64_6_32_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_12s_6ns_12ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_64ns_64ns_128_5_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_9_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mul_3ns_7ns_8_1_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
INFO-FLOW: To file: write model rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model rpn_top_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_flag2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2
INFO-FLOW: To file: write model rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
INFO-FLOW: To file: write model rpn_conv_3x3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
INFO-FLOW: To file: write model rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
INFO-FLOW: To file: write model rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
INFO-FLOW: To file: write model rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4
INFO-FLOW: To file: write model rpn_conv_1x1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5
INFO-FLOW: To file: write model rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
INFO-FLOW: To file: write model rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3
INFO-FLOW: To file: write model rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54
INFO-FLOW: To file: write model rpn_top_Pipeline_19
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56
INFO-FLOW: To file: write model rpn_top_Pipeline_21
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58
INFO-FLOW: To file: write model rpn_top_Pipeline_23
INFO-FLOW: To file: write model rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60
INFO-FLOW: To file: write model rpn_top
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_5_full_dsp_1
rpn_top_fmul_32ns_32ns_32_4_max_dsp_1
rpn_top_mux_64_6_32_1_1
rpn_top_mac_muladd_12s_6ns_12ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_5_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1
rpn_top_fexp_32ns_32ns_32_10_full_dsp_1
rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6
rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12
rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18
rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4
rpn_conv_1x1
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24
rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30
rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36
rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42
rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48
rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54
rpn_top_Pipeline_19
rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56
rpn_top_Pipeline_21
rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58
rpn_top_Pipeline_23
rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60
rpn_top
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.15 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.12 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.16 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.53 seconds. CPU system time: 1.53 seconds. Elapsed time: 14.8 seconds; current allocated memory: 3.123 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rpn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rpn_top_mac_muladd_9ns_8ns_8ns_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_9s_17_4_1
rpn_top_mac_muladd_6ns_6ns_6ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fadd_32ns_32ns_32_5_full_dsp_1
rpn_top_fmul_32ns_32ns_32_4_max_dsp_1
rpn_top_mux_64_6_32_1_1
rpn_top_mac_muladd_12s_6ns_12ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_64ns_64ns_128_5_1
rpn_top_mac_muladd_7ns_6ns_6ns_13_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_9_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_7ns_17_4_1
rpn_top_mac_muladd_9ns_7ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_8s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_2ns_7ns_8_1_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_9ns_8ns_6ns_17_4_1
rpn_top_mac_muladd_9ns_6ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_7s_17_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_8ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mul_3ns_7ns_8_1_1
rpn_top_mac_muladd_2ns_8ns_8ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_7ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_7ns_10_4_1
rpn_top_mac_muladd_2ns_7ns_7ns_9_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_7ns_8ns_6ns_15_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_2ns_8ns_6ns_10_4_1
rpn_top_mac_muladd_2ns_6ns_6ns_8_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_8ns_12_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_7ns_12_4_1
rpn_top_mac_muladd_4ns_7ns_7ns_11_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_mac_muladd_4ns_8ns_6ns_12_4_1
rpn_top_mac_muladd_4ns_6ns_6ns_10_4_1
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_flow_control_loop_pipe_sequential_init
rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1
rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1
rpn_top_fexp_32ns_32ns_32_10_full_dsp_1
rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W
rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W
rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W
rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W
rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W
rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W
rpn_top_flag0_RAM_AUTO_1R1W
rpn_top_flag1_RAM_AUTO_1R1W
rpn_top_flag2_RAM_AUTO_1R1W
rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2
rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5
rpn_conv_3x3
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6
rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12
rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15
rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s
rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18
rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4
rpn_conv_1x1
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4
rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24
rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3
rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30
rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2
rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36
rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5
rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42
rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1
rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48
rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51
rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1
rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3
rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3
rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s
rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54
rpn_top_Pipeline_19
rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56
rpn_top_Pipeline_21
rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58
rpn_top_Pipeline_23
rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60
rpn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_3x3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_conv_1x1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_19.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_23.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/rpn_top.constraint.tcl 
Execute       sc_get_clocks rpn_top 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/rpn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rpn_top MODULE2INSTS {rpn_top rpn_top rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 grp_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_fu_658 rpn_top_Pipeline_19 grp_rpn_top_Pipeline_19_fu_666 rpn_top_Pipeline_21 grp_rpn_top_Pipeline_21_fu_672 rpn_top_Pipeline_23 grp_rpn_top_Pipeline_23_fu_678 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_684 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_529 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_670 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_fu_679 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_815 rpn_conv_3x3 {grp_rpn_conv_3x3_fu_950 grp_rpn_conv_3x3_fu_940 grp_rpn_conv_3x3_fu_923} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1339 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1347 rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 grp_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_fu_1084 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 grp_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_1094 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_1102 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_519 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_660 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_fu_669 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_805 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1329 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1337 rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 grp_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_fu_1502 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 grp_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_fu_1512 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_1520 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_505 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_643 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_fu_652 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_788 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1312 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1320 rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 grp_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_fu_1920 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 grp_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_1930 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_1938 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_fu_662 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_fu_801 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_fu_809 rpn_conv_1x1 {grp_rpn_conv_1x1_fu_944 grp_rpn_conv_1x1_fu_947 grp_rpn_conv_1x1_fu_924 grp_rpn_conv_1x1_fu_944 grp_rpn_conv_1x1_fu_947 grp_rpn_conv_1x1_fu_924} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_fu_1333 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_fu_1341 rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 grp_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_fu_2338 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 grp_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_fu_2350 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 grp_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_fu_2358 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_2365 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_664 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_fu_804 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_812 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1336 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1344 rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 grp_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_fu_2765 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 grp_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_fu_2777 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 grp_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_fu_2785 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_2792 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_644 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_789 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1313 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1321 rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 grp_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_fu_3192 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 grp_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_fu_3204 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 grp_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_fu_3212 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_3219 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_fu_662 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_fu_801 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_fu_809 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_fu_1333 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_fu_1341 rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 grp_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_fu_3619 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 grp_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_fu_3629 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_3637 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_664 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_fu_804 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_812 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1336 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1344 rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 grp_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_fu_4037 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 grp_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_fu_4047 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_4055 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_fu_644 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_fu_789 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_fu_1313 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_fu_1321 rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 grp_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_fu_4455} INST2MODULE {rpn_top rpn_top grp_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_fu_658 rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 grp_rpn_top_Pipeline_19_fu_666 rpn_top_Pipeline_19 grp_rpn_top_Pipeline_21_fu_672 rpn_top_Pipeline_21 grp_rpn_top_Pipeline_23_fu_678 rpn_top_Pipeline_23 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_684 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_529 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_670 rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_fu_679 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_815 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 grp_rpn_conv_3x3_fu_950 rpn_conv_3x3 grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430 rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1339 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1347 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_fu_1084 rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 grp_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_1094 rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_1102 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_519 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_660 rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_fu_669 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_805 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 grp_rpn_conv_3x3_fu_940 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1329 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1337 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 grp_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_fu_1502 rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 grp_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_fu_1512 rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_1520 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_505 rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_643 rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_fu_652 rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_788 rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 grp_rpn_conv_3x3_fu_923 rpn_conv_3x3 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1312 rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1320 rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_fu_1920 rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 grp_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_1930 rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_1938 rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_fu_662 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_fu_801 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_fu_809 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 grp_rpn_conv_1x1_fu_944 rpn_conv_1x1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_fu_1333 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_fu_1341 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 grp_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_fu_2338 rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 grp_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_fu_2350 rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 grp_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_fu_2358 rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_2365 rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_664 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_fu_804 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_812 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 grp_rpn_conv_1x1_fu_947 rpn_conv_1x1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1336 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1344 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 grp_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_fu_2765 rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 grp_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_fu_2777 rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 grp_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_fu_2785 rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_2792 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_644 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_789 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 grp_rpn_conv_1x1_fu_924 rpn_conv_1x1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1313 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1321 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 grp_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_fu_3192 rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 grp_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_fu_3204 rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 grp_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_fu_3212 rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_3219 rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_fu_662 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_fu_801 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_fu_809 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_fu_1333 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_fu_1341 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 grp_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_fu_3619 rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 grp_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_fu_3629 rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_3637 rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_664 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_fu_804 rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_812 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1336 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1344 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 grp_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_fu_4037 rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 grp_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_fu_4047 rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_4055 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_fu_644 rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_fu_789 rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_fu_1313 rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_fu_1321 rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 grp_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_fu_4455 rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54} INSTDATA {rpn_top {DEPTH 1 CHILDREN {grp_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_fu_658 grp_rpn_top_Pipeline_19_fu_666 grp_rpn_top_Pipeline_21_fu_672 grp_rpn_top_Pipeline_23_fu_678 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_684 grp_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_fu_1084 grp_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_1094 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_1102 grp_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_fu_1502 grp_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_fu_1512 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_1520 grp_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_fu_1920 grp_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_1930 grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_1938 grp_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_fu_2338 grp_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_fu_2350 grp_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_fu_2358 grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_2365 grp_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_fu_2765 grp_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_fu_2777 grp_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_fu_2785 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_2792 grp_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_fu_3192 grp_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_fu_3204 grp_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_fu_3212 grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_3219 grp_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_fu_3619 grp_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_fu_3629 grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_3637 grp_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_fu_4037 grp_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_fu_4047 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_4055 grp_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_fu_4455}} grp_rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3_fu_658 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_19_fu_666 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_21_fu_672 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_23_fu_678 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s_fu_684 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_529 grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_670 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_fu_679 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_815 grp_rpn_conv_3x3_fu_950 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1339 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1347}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_529 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_670 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2_fu_679 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_815 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_950 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430} grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430 {DEPTH 4 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1339 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1347 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6_fu_1084 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9_fu_1094 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s_fu_1102 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_519 grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_660 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_fu_669 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_805 grp_rpn_conv_3x3_fu_940 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1329 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1337}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_519 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_660 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_fu_669 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_805 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_940 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1329 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1337 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12_fu_1502 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15_fu_1512 {DEPTH 2 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s_fu_1520 {DEPTH 2 CHILDREN {grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_505 grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_643 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_fu_652 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_788 grp_rpn_conv_3x3_fu_923 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1312 grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1320}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_505 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1_fu_643 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1_fu_652 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_788 {DEPTH 3 CHILDREN {}} grp_rpn_conv_3x3_fu_923 {DEPTH 3 CHILDREN grp_rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5_fu_1430} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1312 {DEPTH 3 CHILDREN {}} grp_rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1320 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18_fu_1920 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21_fu_1930 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s_fu_1938 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_fu_662 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_fu_801 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_fu_809 grp_rpn_conv_1x1_fu_944 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_fu_1333 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_fu_1341}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4_fu_662 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2_fu_801 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4_fu_809 {DEPTH 3 CHILDREN {}} grp_rpn_conv_1x1_fu_944 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4_fu_1333 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4_fu_1341 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24_fu_2338 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27_fu_2350 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56_fu_2358 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s_fu_2365 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_664 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_fu_804 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_812 grp_rpn_conv_1x1_fu_947 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1336 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1344}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_664 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_fu_804 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_fu_812 {DEPTH 3 CHILDREN {}} grp_rpn_conv_1x1_fu_947 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_fu_1336 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_fu_1344 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30_fu_2765 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33_fu_2777 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58_fu_2785 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s_fu_2792 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_644 grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_789 grp_rpn_conv_1x1_fu_924 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1321}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2_fu_644 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2_fu_789 {DEPTH 3 CHILDREN {}} grp_rpn_conv_1x1_fu_924 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2_fu_1313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2_fu_1321 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36_fu_3192 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39_fu_3204 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60_fu_3212 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s_fu_3219 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_fu_662 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_fu_801 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_fu_809 grp_rpn_conv_1x1_fu_944 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_fu_1333 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_fu_1341}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5_fu_662 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3_fu_801 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5_fu_809 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5_fu_1333 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5_fu_1341 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42_fu_3619 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45_fu_3629 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s_fu_3637 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_664 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_fu_804 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_812 grp_rpn_conv_1x1_fu_947 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1336 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1344}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1_fu_664 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1_fu_804 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1_fu_812 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1_fu_1336 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1_fu_1344 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48_fu_4037 {DEPTH 2 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51_fu_4047 {DEPTH 2 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s_fu_4055 {DEPTH 2 CHILDREN {grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_fu_644 grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_fu_789 grp_rpn_conv_1x1_fu_924 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_fu_1313 grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_fu_1321}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3_fu_644 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1_fu_781 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3_fu_789 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3_fu_1313 {DEPTH 3 CHILDREN {}} grp_rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3_fu_1321 {DEPTH 3 CHILDREN {}} grp_rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54_fu_4455 {DEPTH 2 CHILDREN {}}} MODULEDATA {rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_146_p2 SOURCE ./rpn_top.cpp:69 VARIABLE add_ln69_1 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_158_p2 SOURCE ./rpn_top.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:75 VARIABLE mul_ln75 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_241_p2 SOURCE ./rpn_top.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./rpn_top.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_310_p2 SOURCE ./rpn_top.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_323_p2 SOURCE ./rpn_top.cpp:75 VARIABLE add_ln75_2 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_272_p2 SOURCE ./rpn_top.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_182_p2 SOURCE ./rpn_top.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_1905_p2 SOURCE ./rpn_util.h:85 VARIABLE tmp1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_1664_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1673_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U5 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U5 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1788_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U6 SOURCE ./rpn_util.h:92 VARIABLE mul_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_mid1_fu_1921_p2 SOURCE ./rpn_util.h:85 VARIABLE tmp1_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_1938_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_9s_17_4_1_U5 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_2_fu_1973_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U6 SOURCE ./rpn_util.h:92 VARIABLE add_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1985_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_3_fu_1995_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_3 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_4_fu_2004_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_4 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1891_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_1701_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_6_fu_1238_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_6 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_1247_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_1316_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln153_fu_1345_p2 SOURCE ./rpn_util.h:153 VARIABLE sub_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_1372_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1403_p2 SOURCE ./rpn_util.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_1409_p2 SOURCE ./rpn_util.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_1271_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_2129_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_2258_p2 SOURCE ./rpn_conv_3x3.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_2184_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_2212_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE sub_ln32 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln36_1_fu_2229_p2 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE sub_ln36_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_6ns_12ns_12_4_1_U152 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_6ns_12ns_12_4_1_U152 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U149 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE mul LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U148 SOURCE ./rpn_conv_3x3.cpp:36 VARIABLE add LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_2352_p2 SOURCE ./rpn_conv_3x3.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_2357_p2 SOURCE ./rpn_conv_3x3.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} rpn_conv_3x3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_1756_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1911_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_2_fu_1780_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_1786_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_1792_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_1847_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_1857_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_1894_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1942_p2 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE empty LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_5_1_U293 SOURCE ./rpn_conv_3x3.cpp:18 VARIABLE bound LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_2125_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_2130_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_2 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_3_fu_2135_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_2140_p2 SOURCE ./rpn_conv_3x3.cpp:21 VARIABLE add_ln21_4 LOOP VITIS_LOOP_18_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U490 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U490 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_2_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_2 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_92_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_167_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_179_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U563 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_262_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U563 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_335_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_203_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_274_p2 SOURCE ./rpn_util.h:209 VARIABLE empty LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_179_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_191_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U566 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U567 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_2 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U567 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_292_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U566 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_324_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid1105 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U567 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_3 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_4_fu_423_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_340_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_6_fu_440_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_6 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_345_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_215_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_1432_p2 SOURCE {} VARIABLE empty_63 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_2_fu_1444_p2 SOURCE ./rpn_util.h:294 VARIABLE add_ln294_2 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_1462_p2 SOURCE ./rpn_util.h:294 VARIABLE add_ln294 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_9_1_1_U574 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_1565_p2 SOURCE ./rpn_util.h:296 VARIABLE add_ln296 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1137_fu_1640_p2 SOURCE ./rpn_util.h:296 VARIABLE p_mid1137 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_1680_p2 SOURCE ./rpn_util.h:303 VARIABLE add_ln303 LOOP VITIS_LOOP_303_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_1745_p2 SOURCE ./rpn_util.h:313 VARIABLE add_ln313 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_1755_p2 SOURCE ./rpn_util.h:313 VARIABLE empty_65 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_1699_p2 SOURCE ./rpn_util.h:301 VARIABLE add_ln301 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_2_fu_1704_p2 SOURCE ./rpn_util.h:296 VARIABLE add_ln296_2 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_165_p2 SOURCE ./rpn_top.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_177_p2 SOURCE ./rpn_top.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U776 SOURCE ./rpn_top.cpp:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_260_p2 SOURCE ./rpn_top.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U776 SOURCE ./rpn_top.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_329_p2 SOURCE ./rpn_top.cpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_342_p2 SOURCE ./rpn_top.cpp:96 VARIABLE add_ln96_2 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_291_p2 SOURCE ./rpn_top.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_201_p2 SOURCE ./rpn_top.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_158_p2 SOURCE ./rpn_top.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_170_p2 SOURCE ./rpn_top.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U780 SOURCE ./rpn_top.cpp:111 VARIABLE mul_ln111 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U781 SOURCE ./rpn_top.cpp:111 VARIABLE mul_ln111_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_257_p2 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U780 SOURCE ./rpn_top.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_1_fu_319_p2 SOURCE ./rpn_top.cpp:111 VARIABLE add_ln111_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U781 SOURCE ./rpn_top.cpp:111 VARIABLE add_ln111_2 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_4_fu_363_p2 SOURCE ./rpn_top.cpp:111 VARIABLE add_ln111_4 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_375_p2 SOURCE ./rpn_top.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_198_p2 SOURCE ./rpn_top.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_1905_p2 SOURCE ./rpn_util.h:85 VARIABLE tmp1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_1664_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1673_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U786 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U786 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1788_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U787 SOURCE ./rpn_util.h:92 VARIABLE mul_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_mid1_fu_1921_p2 SOURCE ./rpn_util.h:85 VARIABLE tmp1_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_1938_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8s_17_4_1_U786 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_3_fu_1973_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_3 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U787 SOURCE ./rpn_util.h:92 VARIABLE add_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1985_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_1995_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_4_fu_2004_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_4 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1891_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_1701_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_1238_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_1247_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_6_fu_1316_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_6 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln153_fu_1345_p2 SOURCE ./rpn_util.h:153 VARIABLE sub_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_1372_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1403_p2 SOURCE ./rpn_util.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_1409_p2 SOURCE ./rpn_util.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_1271_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U930 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U930 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_2_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_2 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_92_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_167_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_179_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1002 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_262_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1002 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_335_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_203_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_296_p2 SOURCE ./rpn_util.h:209 VARIABLE empty LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_2_fu_201_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_2 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_213_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1005 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1006 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1006 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_314_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1005 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1105_fu_346_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid1105 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U1006 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_3 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_4_fu_445_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_362_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_6_fu_462_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_6 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_367_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_237_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_1 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_1_fu_1415_p2 SOURCE ./rpn_util.h:294 VARIABLE add_ln294_1 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_1427_p2 SOURCE ./rpn_util.h:294 VARIABLE add_ln294 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U1014 SOURCE ./rpn_util.h:202 VARIABLE mul_ln202 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_1541_p2 SOURCE ./rpn_util.h:296 VARIABLE add_ln296 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_1637_p2 SOURCE ./rpn_util.h:303 VARIABLE add_ln303 LOOP VITIS_LOOP_303_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_1702_p2 SOURCE ./rpn_util.h:313 VARIABLE add_ln313 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_1712_p2 SOURCE ./rpn_util.h:313 VARIABLE empty_58 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_1656_p2 SOURCE ./rpn_util.h:301 VARIABLE add_ln301 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_1_fu_1661_p2 SOURCE ./rpn_util.h:296 VARIABLE add_ln296_1 LOOP loop1_VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_177_p2 SOURCE ./rpn_top.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_189_p2 SOURCE ./rpn_top.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U1216 SOURCE ./rpn_top.cpp:130 VARIABLE mul_ln130 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U1217 SOURCE ./rpn_top.cpp:129 VARIABLE mul_ln129 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_275_p2 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U1216 SOURCE ./rpn_top.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_336_p2 SOURCE ./rpn_top.cpp:130 VARIABLE add_ln130_1 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U1217 SOURCE ./rpn_top.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_349_p2 SOURCE ./rpn_top.cpp:130 VARIABLE add_ln130_2 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_355_p2 SOURCE ./rpn_top.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_213_p2 SOURCE ./rpn_top.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_158_p2 SOURCE ./rpn_top.cpp:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_170_p2 SOURCE ./rpn_top.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1221 SOURCE ./rpn_top.cpp:147 VARIABLE mul_ln147 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1222 SOURCE ./rpn_top.cpp:147 VARIABLE mul_ln147_1 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_257_p2 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1221 SOURCE ./rpn_top.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_330_p2 SOURCE ./rpn_top.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1222 SOURCE ./rpn_top.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_374_p2 SOURCE ./rpn_top.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_292_p2 SOURCE ./rpn_top.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_198_p2 SOURCE ./rpn_top.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1866_p2 SOURCE ./rpn_util.h:85 VARIABLE empty LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_4_fu_1640_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_4 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1649_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U1227 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_3 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U1227 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1759_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1228 SOURCE ./rpn_util.h:92 VARIABLE mul_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1882_p2 SOURCE ./rpn_util.h:85 VARIABLE p_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7s_17_4_1_U1227 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_5 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_6_fu_1925_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_6 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1228 SOURCE ./rpn_util.h:92 VARIABLE add_ln92 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1937_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_2_fu_1947_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_2 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_7_fu_1956_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_7 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1852_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_3_fu_1677_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_3 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_9_fu_1238_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_9 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_1247_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_8_fu_1316_p2 SOURCE ./rpn_util.h:147 VARIABLE add_ln147_8 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln153_fu_1345_p2 SOURCE ./rpn_util.h:153 VARIABLE sub_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_1372_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1403_p2 SOURCE ./rpn_util.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_1409_p2 SOURCE ./rpn_util.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_1271_p2 SOURCE ./rpn_util.h:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_2_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_2 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1368 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1368 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_5 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_3_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_3 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_92_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_167_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_2 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_179_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1440 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_262_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1440 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_335_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_203_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_2 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_4_fu_175_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_187_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1443 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1444 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_3 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1444 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_2 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_273_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U1444 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_7 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_8_fu_388_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_8 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U1443 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_9 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_305_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_12_fu_405_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_12 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_310_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_2_fu_211_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_2 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_1385_p2 SOURCE ./rpn_util.h:296 VARIABLE add_ln296 LOOP VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_1394_p2 SOURCE ./rpn_util.h:298 VARIABLE add_ln298 LOOP VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_1486_p2 SOURCE ./rpn_util.h:303 VARIABLE add_ln303 LOOP VITIS_LOOP_303_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_1529_p2 SOURCE ./rpn_util.h:313 VARIABLE add_ln313 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_1539_p2 SOURCE ./rpn_util.h:313 VARIABLE empty_61 LOOP VITIS_LOOP_313_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_1505_p2 SOURCE ./rpn_util.h:301 VARIABLE add_ln301 LOOP VITIS_LOOP_296_1_VITIS_LOOP_301_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_177_p2 SOURCE ./rpn_top.cpp:159 VARIABLE add_ln159_1 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_189_p2 SOURCE ./rpn_top.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1650 SOURCE ./rpn_top.cpp:166 VARIABLE mul_ln166 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1651 SOURCE ./rpn_top.cpp:165 VARIABLE mul_ln165 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_275_p2 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U1650 SOURCE ./rpn_top.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_347_p2 SOURCE ./rpn_top.cpp:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U1651 SOURCE ./rpn_top.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_2_fu_360_p2 SOURCE ./rpn_top.cpp:166 VARIABLE add_ln166_2 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_306_p2 SOURCE ./rpn_top.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_213_p2 SOURCE ./rpn_top.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_146_p2 SOURCE ./rpn_top.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_158_p2 SOURCE ./rpn_top.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1655 SOURCE ./rpn_top.cpp:189 VARIABLE mul_ln189 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_241_p2 SOURCE ./rpn_top.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1655 SOURCE ./rpn_top.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_310_p2 SOURCE ./rpn_top.cpp:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_2_fu_323_p2 SOURCE ./rpn_top.cpp:189 VARIABLE add_ln189_2 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_272_p2 SOURCE ./rpn_top.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_182_p2 SOURCE ./rpn_top.cpp:185 VARIABLE add_ln185_1 LOOP VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_1715_p2 SOURCE ./rpn_util.h:85 VARIABLE empty_68 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_7_fu_1642_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_7 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1651_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U1658 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_8 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U1658 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1770_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1659 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1805_p2 SOURCE ./rpn_util.h:85 VARIABLE p_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U1658 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_11 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_12_fu_1903_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_12 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1659 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1858_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_13_fu_1919_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_13 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1863_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_5_fu_1679_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_5 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_conv_1x1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_3029_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_3041_p2 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1858 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE empty LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U1858 SOURCE ./rpn_conv_1x1.cpp:17 VARIABLE empty_56 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1794 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1730 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1795 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1731 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1796 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1732 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1797 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1733 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1798 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1734 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1799 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1735 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1800 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1736 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1801 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1737 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1802 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1738 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1803 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_9 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1739 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_9 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1804 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_s LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1740 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_s LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1805 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_10 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1741 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_10 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1806 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_11 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1742 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_11 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1807 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_12 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1743 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_12 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1808 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_13 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1744 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_13 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1809 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_14 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1745 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_14 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1810 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_15 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1746 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_15 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1811 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_16 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1747 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_16 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1812 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1748 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1813 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1749 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1814 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1750 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1815 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1751 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1816 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1752 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1817 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_22 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1753 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_22 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1818 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1754 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_23 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1819 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_24 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1755 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_24 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1820 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1756 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1821 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_26 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1757 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_26 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1822 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_27 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1758 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_27 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1823 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_28 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1759 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_28 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1824 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_29 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1760 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_29 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1825 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1761 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_30 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1826 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_31 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1762 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_31 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1827 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_32 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1763 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_32 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1828 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_33 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1764 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_33 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1829 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_34 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1765 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_34 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1830 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_35 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1766 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_35 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1831 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_36 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1767 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_36 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1832 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_37 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1768 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_37 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1833 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_38 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1769 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_38 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1834 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_39 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1770 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_39 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1835 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_40 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1771 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_40 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1836 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_41 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1772 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_41 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1837 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_42 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1773 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_42 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1838 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_43 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1774 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_43 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1839 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_44 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1775 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_44 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1840 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_45 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1776 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_45 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1841 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_46 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1777 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_46 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1842 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_47 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1778 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_47 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1843 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_48 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1779 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_48 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1844 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_49 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1780 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_49 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1845 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_50 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1781 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_50 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1846 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_51 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1782 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_51 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1847 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_52 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1783 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_52 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1848 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_53 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1784 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_53 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1849 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_54 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1785 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_54 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1850 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_55 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1786 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_55 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1851 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_56 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1787 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_56 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1852 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_57 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1788 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_57 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1853 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_58 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1789 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_58 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1854 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_59 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1790 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_59 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1855 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_60 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1791 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_60 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1856 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_61 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1792 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_61 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1857 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE mul_62 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1793 SOURCE ./rpn_conv_1x1.cpp:30 VARIABLE add_62 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_3073_p2 SOURCE ./rpn_conv_1x1.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 321 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_4_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_4 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2054 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2054 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_13 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_5_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_5 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_4_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_4 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2124 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2124 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_266_p2 SOURCE ./rpn_util.h:209 VARIABLE empty_70 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_6_fu_171_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_6 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_183_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U2128 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2127 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_284_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2127 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_19 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid174_fu_316_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid174 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U2128 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_21 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_22_fu_415_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_22 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_332_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_24_fu_432_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_24 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_337_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_207_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_3_fu_1375_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237_3 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1387_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U2134 SOURCE ./rpn_util.h:239 VARIABLE p_mid2104 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_1479_p2 SOURCE ./rpn_util.h:239 VARIABLE empty_78 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1491_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1538_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1561_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1571_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_1510_p2 SOURCE ./rpn_util.h:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_338_p2 SOURCE ./rpn_top.cpp:203 VARIABLE empty LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_52_fu_360_p2 SOURCE ./rpn_top.cpp:205 VARIABLE empty_52 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_223_p2 SOURCE ./rpn_top.cpp:203 VARIABLE add_ln203_1 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_366_p2 SOURCE ./rpn_top.cpp:203 VARIABLE add_ln203 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1149_fu_410_p2 SOURCE ./rpn_top.cpp:203 VARIABLE p_mid1149 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_423_p2 SOURCE ./rpn_top.cpp:205 VARIABLE add_ln205 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_452_p2 SOURCE ./rpn_top.cpp:205 VARIABLE p_mid1 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U2338 SOURCE ./rpn_top.cpp:211 VARIABLE mul_ln211 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_8ns_10_4_1_U2338 SOURCE ./rpn_top.cpp:211 VARIABLE add_ln211 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_1_fu_541_p2 SOURCE ./rpn_top.cpp:211 VARIABLE add_ln211_1 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_2_fu_553_p2 SOURCE ./rpn_top.cpp:211 VARIABLE add_ln211_2 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_503_p2 SOURCE ./rpn_top.cpp:210 VARIABLE add_ln210 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_277_p2 SOURCE ./rpn_top.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_283_p2 SOURCE ./rpn_top.cpp:205 VARIABLE add_ln205_1 LOOP VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_158_p2 SOURCE ./rpn_top.cpp:223 VARIABLE add_ln223_1 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_170_p2 SOURCE ./rpn_top.cpp:223 VARIABLE add_ln223 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U2344 SOURCE ./rpn_top.cpp:229 VARIABLE mul_ln229 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U2345 SOURCE ./rpn_top.cpp:229 VARIABLE mul_ln229_1 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_257_p2 SOURCE ./rpn_top.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U2344 SOURCE ./rpn_top.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_319_p2 SOURCE ./rpn_top.cpp:229 VARIABLE add_ln229_1 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U2345 SOURCE ./rpn_top.cpp:229 VARIABLE add_ln229_2 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_4_fu_363_p2 SOURCE ./rpn_top.cpp:229 VARIABLE add_ln229_4 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_375_p2 SOURCE ./rpn_top.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_198_p2 SOURCE ./rpn_top.cpp:225 VARIABLE add_ln225_1 LOOP VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1737_p2 SOURCE ./rpn_util.h:85 VARIABLE empty LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_8_fu_1664_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_8 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1673_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U2348 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_7 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U2348 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1792_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U2349 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1827_p2 SOURCE ./rpn_util.h:85 VARIABLE p_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U2348 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_11 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_12_fu_1925_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_12 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U2349 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1880_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_13_fu_1941_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_13 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1885_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_6_fu_1701_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_6 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_4_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_4 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2423 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2423 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_13 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_5_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_5 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_4_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_4 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2493 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2493 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_286_p2 SOURCE ./rpn_util.h:209 VARIABLE empty LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_7_fu_191_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_7 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_203_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U2497 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2496 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_304_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2496 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_19 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid174_fu_336_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid174 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U2497 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_21 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_22_fu_435_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_22 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_352_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_24_fu_452_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_24 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_357_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_4_fu_227_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_4 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_1420_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1429_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1537_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1584_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1607_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1617_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_1556_p2 SOURCE ./rpn_util.h:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_452_p2 SOURCE ./rpn_top.cpp:240 VARIABLE empty LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_51_fu_345_p2 SOURCE ./rpn_top.cpp:242 VARIABLE empty_51 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_231_p2 SOURCE ./rpn_top.cpp:240 VARIABLE add_ln240_1 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_351_p2 SOURCE ./rpn_top.cpp:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1207_fu_479_p2 SOURCE ./rpn_top.cpp:240 VARIABLE p_mid1207 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_382_p2 SOURCE ./rpn_top.cpp:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1195_fu_411_p2 SOURCE ./rpn_top.cpp:242 VARIABLE p_mid1195 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U2706 SOURCE ./rpn_top.cpp:248 VARIABLE mul_ln248 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_7ns_10_4_1_U2706 SOURCE ./rpn_top.cpp:248 VARIABLE add_ln248 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_1_fu_510_p2 SOURCE ./rpn_top.cpp:248 VARIABLE add_ln248_1 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_2_fu_562_p2 SOURCE ./rpn_top.cpp:248 VARIABLE add_ln248_2 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U2707 SOURCE ./rpn_top.cpp:246 VARIABLE mul_ln246 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_7ns_7ns_9_4_1_U2707 SOURCE ./rpn_top.cpp:246 VARIABLE add_ln246 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_550_p2 SOURCE ./rpn_top.cpp:247 VARIABLE add_ln247 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_285_p2 SOURCE ./rpn_top.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_1_fu_291_p2 SOURCE ./rpn_top.cpp:242 VARIABLE add_ln242_1 LOOP VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_1_fu_158_p2 SOURCE ./rpn_top.cpp:256 VARIABLE add_ln256_1 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_170_p2 SOURCE ./rpn_top.cpp:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U2714 SOURCE ./rpn_top.cpp:262 VARIABLE mul_ln262 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U2715 SOURCE ./rpn_top.cpp:262 VARIABLE mul_ln262_1 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_257_p2 SOURCE ./rpn_top.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U2714 SOURCE ./rpn_top.cpp:262 VARIABLE add_ln262 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_1_fu_330_p2 SOURCE ./rpn_top.cpp:262 VARIABLE add_ln262_1 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U2715 SOURCE ./rpn_top.cpp:262 VARIABLE add_ln262_2 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_4_fu_374_p2 SOURCE ./rpn_top.cpp:262 VARIABLE add_ln262_4 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_292_p2 SOURCE ./rpn_top.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_1_fu_198_p2 SOURCE ./rpn_top.cpp:258 VARIABLE add_ln258_1 LOOP VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_12_fu_1630_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_12 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1639_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U2718 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_11 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U2718 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1738_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U2719 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U2718 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_17 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_18_fu_1849_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_18 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U2719 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1804_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_19_fu_1865_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_19 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1809_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_7_fu_1667_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_7 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_6_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_6 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2790 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2790 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_21 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_7_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_7 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_6 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2860 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2860 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_6_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_6 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_8_fu_165_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_8 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_177_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U2864 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2863 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_6 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_263_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U2864 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_31 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_32_fu_378_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_32 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U2863 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_33 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_295_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_36_fu_395_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_36 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_300_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_6_fu_201_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_6 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_1344_p2 SOURCE ./rpn_util.h:241 VARIABLE add_ln241 LOOP VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1378_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1411_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1434_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1444_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_367_p2 SOURCE ./rpn_top.cpp:273 VARIABLE empty LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_50_fu_389_p2 SOURCE ./rpn_top.cpp:275 VARIABLE empty_50 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_1_fu_229_p2 SOURCE ./rpn_top.cpp:273 VARIABLE add_ln273_1 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_324_p2 SOURCE ./rpn_top.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1265_fu_423_p2 SOURCE ./rpn_top.cpp:273 VARIABLE p_mid1265 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_436_p2 SOURCE ./rpn_top.cpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1253_fu_465_p2 SOURCE ./rpn_top.cpp:275 VARIABLE p_mid1253 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U3071 SOURCE ./rpn_top.cpp:281 VARIABLE mul_ln281 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_8ns_6ns_10_4_1_U3071 SOURCE ./rpn_top.cpp:281 VARIABLE add_ln281 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_1_fu_504_p2 SOURCE ./rpn_top.cpp:281 VARIABLE add_ln281_1 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_2_fu_561_p2 SOURCE ./rpn_top.cpp:281 VARIABLE add_ln281_2 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U3072 SOURCE ./rpn_top.cpp:279 VARIABLE mul_ln279 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_6ns_6ns_8_4_1_U3072 SOURCE ./rpn_top.cpp:279 VARIABLE add_ln279 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_544_p2 SOURCE ./rpn_top.cpp:280 VARIABLE add_ln280 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_283_p2 SOURCE ./rpn_top.cpp:277 VARIABLE add_ln277 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_1_fu_289_p2 SOURCE ./rpn_top.cpp:275 VARIABLE add_ln275_1 LOOP VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_1_fu_146_p2 SOURCE ./rpn_top.cpp:298 VARIABLE add_ln298_1 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_158_p2 SOURCE ./rpn_top.cpp:298 VARIABLE add_ln298 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U3079 SOURCE ./rpn_top.cpp:304 VARIABLE mul_ln304 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_241_p2 SOURCE ./rpn_top.cpp:300 VARIABLE add_ln300 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U3079 SOURCE ./rpn_top.cpp:304 VARIABLE add_ln304 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_1_fu_310_p2 SOURCE ./rpn_top.cpp:304 VARIABLE add_ln304_1 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_2_fu_323_p2 SOURCE ./rpn_top.cpp:304 VARIABLE add_ln304_2 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_272_p2 SOURCE ./rpn_top.cpp:302 VARIABLE add_ln302 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_1_fu_182_p2 SOURCE ./rpn_top.cpp:300 VARIABLE add_ln300_1 LOOP VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_1715_p2 SOURCE ./rpn_util.h:85 VARIABLE empty_67 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_5_fu_1642_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_5 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1651_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U3082 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_6 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U3082 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1770_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3083 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1805_p2 SOURCE ./rpn_util.h:85 VARIABLE p_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U3082 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_8 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_9_fu_1903_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_9 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3083 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1858_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_10_fu_1919_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_10 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1863_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_4_fu_1679_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_4 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_3_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_3 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3156 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3156 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_9 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_4_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_4 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_3 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3226 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3226 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_3_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_3 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_266_p2 SOURCE ./rpn_util.h:209 VARIABLE empty_69 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_5_fu_171_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_5 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_183_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U3230 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3229 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_3 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_284_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3229 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_13 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid174_fu_316_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid174 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U3230 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_15 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_16_fu_415_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_16 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_332_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_18_fu_432_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_18 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_337_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_3_fu_207_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_3 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_4_fu_1375_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237_4 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1387_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U3235 SOURCE ./rpn_util.h:239 VARIABLE p_mid2104 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_1479_p2 SOURCE ./rpn_util.h:239 VARIABLE empty_80 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1491_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1538_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1561_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1571_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_1510_p2 SOURCE ./rpn_util.h:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_1_fu_169_p2 SOURCE ./rpn_top.cpp:316 VARIABLE add_ln316_1 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_187_p2 SOURCE ./rpn_top.cpp:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_233_p2 SOURCE ./rpn_top.cpp:318 VARIABLE add_ln318 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U3435 SOURCE ./rpn_top.cpp:324 VARIABLE mul_ln324 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_12_4_1_U3435 SOURCE ./rpn_top.cpp:324 VARIABLE add_ln324 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_1_fu_335_p2 SOURCE ./rpn_top.cpp:324 VARIABLE add_ln324_1 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_2_fu_347_p2 SOURCE ./rpn_top.cpp:324 VARIABLE add_ln324_2 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_265_p2 SOURCE ./rpn_top.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_1_fu_271_p2 SOURCE ./rpn_top.cpp:318 VARIABLE add_ln318_1 LOOP VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_1_fu_158_p2 SOURCE ./rpn_top.cpp:335 VARIABLE add_ln335_1 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_170_p2 SOURCE ./rpn_top.cpp:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U3440 SOURCE ./rpn_top.cpp:341 VARIABLE mul_ln341 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U3441 SOURCE ./rpn_top.cpp:341 VARIABLE mul_ln341_1 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_fu_257_p2 SOURCE ./rpn_top.cpp:337 VARIABLE add_ln337 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_7ns_17_4_1_U3440 SOURCE ./rpn_top.cpp:341 VARIABLE add_ln341 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_1_fu_319_p2 SOURCE ./rpn_top.cpp:341 VARIABLE add_ln341_1 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_7ns_16_4_1_U3441 SOURCE ./rpn_top.cpp:341 VARIABLE add_ln341_2 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_4_fu_363_p2 SOURCE ./rpn_top.cpp:341 VARIABLE add_ln341_4 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_375_p2 SOURCE ./rpn_top.cpp:339 VARIABLE add_ln339 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_1_fu_198_p2 SOURCE ./rpn_top.cpp:337 VARIABLE add_ln337_1 LOOP VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1737_p2 SOURCE ./rpn_util.h:85 VARIABLE empty LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_10_fu_1664_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_10 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1673_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U3444 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_9 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U3444 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1792_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3445 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1827_p2 SOURCE ./rpn_util.h:85 VARIABLE p_mid1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1_U3444 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_14 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_15_fu_1925_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_15 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3445 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1880_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_16_fu_1941_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_16 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1885_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_7_fu_1701_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_7 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_5_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_5 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3519 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3519 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_17 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_6_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_6 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_5 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3589 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3589 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_5_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_5 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_286_p2 SOURCE ./rpn_util.h:209 VARIABLE empty LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_8_fu_191_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_8 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_203_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U3593 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3592 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_5 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_304_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3592 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_25 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid174_fu_336_p2 SOURCE ./rpn_util.h:209 VARIABLE p_mid174 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_7ns_15_4_1_U3593 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_27 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_28_fu_435_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_28 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_352_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_30_fu_452_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_30 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_357_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_5_fu_227_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_5 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_2_fu_1420_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237_2 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1429_p2 SOURCE ./rpn_util.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1537_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1584_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1607_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1617_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_1556_p2 SOURCE ./rpn_util.h:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_1_VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_1_fu_177_p2 SOURCE ./rpn_top.cpp:353 VARIABLE add_ln353_1 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_272_p2 SOURCE ./rpn_top.cpp:353 VARIABLE add_ln353 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_292_p2 SOURCE ./rpn_top.cpp:355 VARIABLE add_ln355 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U3798 SOURCE ./rpn_top.cpp:361 VARIABLE mul_ln361 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_7ns_12_4_1_U3798 SOURCE ./rpn_top.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_1_fu_346_p2 SOURCE ./rpn_top.cpp:361 VARIABLE add_ln361_1 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_2_fu_361_p2 SOURCE ./rpn_top.cpp:361 VARIABLE add_ln361_2 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U3799 SOURCE ./rpn_top.cpp:359 VARIABLE mul_ln359 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_7ns_7ns_11_4_1_U3799 SOURCE ./rpn_top.cpp:359 VARIABLE add_ln359 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln357_fu_231_p2 SOURCE ./rpn_top.cpp:357 VARIABLE add_ln357 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_1_fu_237_p2 SOURCE ./rpn_top.cpp:355 VARIABLE add_ln355_1 LOOP VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_1_fu_158_p2 SOURCE ./rpn_top.cpp:372 VARIABLE add_ln372_1 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_fu_170_p2 SOURCE ./rpn_top.cpp:372 VARIABLE add_ln372 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U3805 SOURCE ./rpn_top.cpp:378 VARIABLE mul_ln378 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U3806 SOURCE ./rpn_top.cpp:378 VARIABLE mul_ln378_1 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_257_p2 SOURCE ./rpn_top.cpp:374 VARIABLE add_ln374 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_6ns_17_4_1_U3805 SOURCE ./rpn_top.cpp:378 VARIABLE add_ln378 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_1_fu_330_p2 SOURCE ./rpn_top.cpp:378 VARIABLE add_ln378_1 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6ns_6ns_15_4_1_U3806 SOURCE ./rpn_top.cpp:378 VARIABLE add_ln378_2 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_4_fu_374_p2 SOURCE ./rpn_top.cpp:378 VARIABLE add_ln378_4 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_292_p2 SOURCE ./rpn_top.cpp:376 VARIABLE add_ln376 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_1_fu_198_p2 SOURCE ./rpn_top.cpp:374 VARIABLE add_ln374_1 LOOP VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_9_fu_1630_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_9 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1639_p2 SOURCE ./rpn_util.h:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U3809 SOURCE ./rpn_util.h:83 VARIABLE add_ln83_10 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U3809 SOURCE ./rpn_util.h:109 VARIABLE mul_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1738_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3810 SOURCE ./rpn_util.h:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1_U3809 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_14 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_15_fu_1849_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_15 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_4_1_U3810 SOURCE ./rpn_util.h:98 VARIABLE add_ln98 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_1804_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_16_fu_1865_p2 SOURCE ./rpn_util.h:109 VARIABLE add_ln109_16 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1809_p2 SOURCE ./rpn_util.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_6_fu_1667_p2 SOURCE ./rpn_util.h:85 VARIABLE add_ln85_6 LOOP VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_5_fu_1111_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181_5 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1123_p2 SOURCE ./rpn_util.h:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3881 SOURCE ./rpn_util.h:188 VARIABLE mul_ln188 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1210_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3881 SOURCE ./rpn_util.h:188 VARIABLE add_ln188_17 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_1238_p2 SOURCE ./rpn_util.h:185 VARIABLE add_ln185 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_6_fu_1151_p2 SOURCE ./rpn_util.h:183 VARIABLE add_ln183_6 LOOP VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_80_p2 SOURCE ./rpn_util.h:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_150_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55_5 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_162_p2 SOURCE ./rpn_util.h:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3951 SOURCE ./rpn_util.h:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_245_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3951 SOURCE ./rpn_util.h:61 VARIABLE add_ln61 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_318_p2 SOURCE ./rpn_util.h:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_5_fu_186_p2 SOURCE ./rpn_util.h:57 VARIABLE add_ln57_5 LOOP VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_7_fu_165_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207_7 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_177_p2 SOURCE ./rpn_util.h:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U3955 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3954 SOURCE ./rpn_util.h:213 VARIABLE mul_ln213_5 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_263_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_6ns_15_4_1_U3955 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_25 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_26_fu_378_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_26 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U3954 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_27 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_295_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_30_fu_395_p2 SOURCE ./rpn_util.h:213 VARIABLE add_ln213_30 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_300_p2 SOURCE ./rpn_util.h:211 VARIABLE add_ln211 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_5_fu_201_p2 SOURCE ./rpn_util.h:209 VARIABLE add_ln209_5 LOOP VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_1344_p2 SOURCE ./rpn_util.h:241 VARIABLE add_ln241 LOOP VITIS_LOOP_239_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_1378_p2 SOURCE ./rpn_util.h:246 VARIABLE add_ln246 LOOP VITIS_LOOP_246_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_1411_p2 SOURCE ./rpn_util.h:256 VARIABLE add_ln256 LOOP VITIS_LOOP_256_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_1434_p2 SOURCE ./rpn_util.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_1444_p2 SOURCE ./rpn_util.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_168_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 327 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_1_fu_175_p2 SOURCE ./rpn_top.cpp:390 VARIABLE add_ln390_1 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_fu_270_p2 SOURCE ./rpn_top.cpp:390 VARIABLE add_ln390 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_fu_290_p2 SOURCE ./rpn_top.cpp:392 VARIABLE add_ln392 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U4158 SOURCE ./rpn_top.cpp:398 VARIABLE mul_ln398 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_6ns_12_4_1_U4158 SOURCE ./rpn_top.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_1_fu_344_p2 SOURCE ./rpn_top.cpp:398 VARIABLE add_ln398_1 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_2_fu_359_p2 SOURCE ./rpn_top.cpp:398 VARIABLE add_ln398_2 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U4159 SOURCE ./rpn_top.cpp:396 VARIABLE mul_ln396 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U4159 SOURCE ./rpn_top.cpp:396 VARIABLE add_ln396 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_229_p2 SOURCE ./rpn_top.cpp:394 VARIABLE add_ln394 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_1_fu_235_p2 SOURCE ./rpn_top.cpp:392 VARIABLE add_ln392_1 LOOP VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} rpn_top_Pipeline_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_58_p2 SOURCE {} VARIABLE empty_55 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_136_p2 SOURCE ./rpn_top.cpp:421 VARIABLE add_ln421 LOOP VITIS_LOOP_421_55_VITIS_LOOP_425_56 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln425_fu_175_p2 SOURCE ./rpn_top.cpp:425 VARIABLE add_ln425 LOOP VITIS_LOOP_421_55_VITIS_LOOP_425_56 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_58_p2 SOURCE {} VARIABLE empty_54 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_fu_136_p2 SOURCE ./rpn_top.cpp:444 VARIABLE add_ln444 LOOP VITIS_LOOP_444_57_VITIS_LOOP_448_58 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln448_fu_175_p2 SOURCE ./rpn_top.cpp:448 VARIABLE add_ln448 LOOP VITIS_LOOP_444_57_VITIS_LOOP_448_58 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_58_p2 SOURCE {} VARIABLE empty_53 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln467_fu_136_p2 SOURCE ./rpn_top.cpp:467 VARIABLE add_ln467 LOOP VITIS_LOOP_467_59_VITIS_LOOP_471_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln471_fu_175_p2 SOURCE ./rpn_top.cpp:471 VARIABLE add_ln471 LOOP VITIS_LOOP_467_59_VITIS_LOOP_471_60 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rpn_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag0_U SOURCE ./rpn_top.cpp:420 VARIABLE flag0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag1_U SOURCE ./rpn_top.cpp:443 VARIABLE flag1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME flag2_U SOURCE ./rpn_top.cpp:466 VARIABLE flag2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_in_fm_1_U SOURCE {} VARIABLE rpn_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_param_buf_1_U SOURCE {} VARIABLE rpn_param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rpn_partial_out_fm_buf_1_U SOURCE {} VARIABLE rpn_partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_layer_out_fm_1_U SOURCE {} VARIABLE rpn_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_0_U SOURCE {} VARIABLE rpn_in_fm_buf_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_1_U SOURCE {} VARIABLE rpn_in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_2_U SOURCE {} VARIABLE rpn_in_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_3_U SOURCE {} VARIABLE rpn_in_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_4_U SOURCE {} VARIABLE rpn_in_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_5_U SOURCE {} VARIABLE rpn_in_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_6_U SOURCE {} VARIABLE rpn_in_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_7_U SOURCE {} VARIABLE rpn_in_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_8_U SOURCE {} VARIABLE rpn_in_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_9_U SOURCE {} VARIABLE rpn_in_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_10_U SOURCE {} VARIABLE rpn_in_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_11_U SOURCE {} VARIABLE rpn_in_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_12_U SOURCE {} VARIABLE rpn_in_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_13_U SOURCE {} VARIABLE rpn_in_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_14_U SOURCE {} VARIABLE rpn_in_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_15_U SOURCE {} VARIABLE rpn_in_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_16_U SOURCE {} VARIABLE rpn_in_fm_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_17_U SOURCE {} VARIABLE rpn_in_fm_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_18_U SOURCE {} VARIABLE rpn_in_fm_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_19_U SOURCE {} VARIABLE rpn_in_fm_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_20_U SOURCE {} VARIABLE rpn_in_fm_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_21_U SOURCE {} VARIABLE rpn_in_fm_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_22_U SOURCE {} VARIABLE rpn_in_fm_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_23_U SOURCE {} VARIABLE rpn_in_fm_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_24_U SOURCE {} VARIABLE rpn_in_fm_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_25_U SOURCE {} VARIABLE rpn_in_fm_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_26_U SOURCE {} VARIABLE rpn_in_fm_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_27_U SOURCE {} VARIABLE rpn_in_fm_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_28_U SOURCE {} VARIABLE rpn_in_fm_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_29_U SOURCE {} VARIABLE rpn_in_fm_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_30_U SOURCE {} VARIABLE rpn_in_fm_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_31_U SOURCE {} VARIABLE rpn_in_fm_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_32_U SOURCE {} VARIABLE rpn_in_fm_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_33_U SOURCE {} VARIABLE rpn_in_fm_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_34_U SOURCE {} VARIABLE rpn_in_fm_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_35_U SOURCE {} VARIABLE rpn_in_fm_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_36_U SOURCE {} VARIABLE rpn_in_fm_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_37_U SOURCE {} VARIABLE rpn_in_fm_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_38_U SOURCE {} VARIABLE rpn_in_fm_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_39_U SOURCE {} VARIABLE rpn_in_fm_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_40_U SOURCE {} VARIABLE rpn_in_fm_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_41_U SOURCE {} VARIABLE rpn_in_fm_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_42_U SOURCE {} VARIABLE rpn_in_fm_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_43_U SOURCE {} VARIABLE rpn_in_fm_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_44_U SOURCE {} VARIABLE rpn_in_fm_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_45_U SOURCE {} VARIABLE rpn_in_fm_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_46_U SOURCE {} VARIABLE rpn_in_fm_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_47_U SOURCE {} VARIABLE rpn_in_fm_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_48_U SOURCE {} VARIABLE rpn_in_fm_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_49_U SOURCE {} VARIABLE rpn_in_fm_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_50_U SOURCE {} VARIABLE rpn_in_fm_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_51_U SOURCE {} VARIABLE rpn_in_fm_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_52_U SOURCE {} VARIABLE rpn_in_fm_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_53_U SOURCE {} VARIABLE rpn_in_fm_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_54_U SOURCE {} VARIABLE rpn_in_fm_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_55_U SOURCE {} VARIABLE rpn_in_fm_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_56_U SOURCE {} VARIABLE rpn_in_fm_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_57_U SOURCE {} VARIABLE rpn_in_fm_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_58_U SOURCE {} VARIABLE rpn_in_fm_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_59_U SOURCE {} VARIABLE rpn_in_fm_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_60_U SOURCE {} VARIABLE rpn_in_fm_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_61_U SOURCE {} VARIABLE rpn_in_fm_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_62_U SOURCE {} VARIABLE rpn_in_fm_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rpn_in_fm_buf_63_U SOURCE {} VARIABLE rpn_in_fm_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_0_U SOURCE {} VARIABLE rpn_weight_buf_3x3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_1_U SOURCE {} VARIABLE rpn_weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_2_U SOURCE {} VARIABLE rpn_weight_buf_3x3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_3_U SOURCE {} VARIABLE rpn_weight_buf_3x3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_4_U SOURCE {} VARIABLE rpn_weight_buf_3x3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_5_U SOURCE {} VARIABLE rpn_weight_buf_3x3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_6_U SOURCE {} VARIABLE rpn_weight_buf_3x3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_7_U SOURCE {} VARIABLE rpn_weight_buf_3x3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_8_U SOURCE {} VARIABLE rpn_weight_buf_3x3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_9_U SOURCE {} VARIABLE rpn_weight_buf_3x3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_10_U SOURCE {} VARIABLE rpn_weight_buf_3x3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_11_U SOURCE {} VARIABLE rpn_weight_buf_3x3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_12_U SOURCE {} VARIABLE rpn_weight_buf_3x3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_13_U SOURCE {} VARIABLE rpn_weight_buf_3x3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_14_U SOURCE {} VARIABLE rpn_weight_buf_3x3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_15_U SOURCE {} VARIABLE rpn_weight_buf_3x3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_16_U SOURCE {} VARIABLE rpn_weight_buf_3x3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_17_U SOURCE {} VARIABLE rpn_weight_buf_3x3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_18_U SOURCE {} VARIABLE rpn_weight_buf_3x3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_19_U SOURCE {} VARIABLE rpn_weight_buf_3x3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_20_U SOURCE {} VARIABLE rpn_weight_buf_3x3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_21_U SOURCE {} VARIABLE rpn_weight_buf_3x3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_22_U SOURCE {} VARIABLE rpn_weight_buf_3x3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_23_U SOURCE {} VARIABLE rpn_weight_buf_3x3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_24_U SOURCE {} VARIABLE rpn_weight_buf_3x3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_25_U SOURCE {} VARIABLE rpn_weight_buf_3x3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_26_U SOURCE {} VARIABLE rpn_weight_buf_3x3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_27_U SOURCE {} VARIABLE rpn_weight_buf_3x3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_28_U SOURCE {} VARIABLE rpn_weight_buf_3x3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_29_U SOURCE {} VARIABLE rpn_weight_buf_3x3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_30_U SOURCE {} VARIABLE rpn_weight_buf_3x3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_31_U SOURCE {} VARIABLE rpn_weight_buf_3x3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_32_U SOURCE {} VARIABLE rpn_weight_buf_3x3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_33_U SOURCE {} VARIABLE rpn_weight_buf_3x3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_34_U SOURCE {} VARIABLE rpn_weight_buf_3x3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_35_U SOURCE {} VARIABLE rpn_weight_buf_3x3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_36_U SOURCE {} VARIABLE rpn_weight_buf_3x3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_37_U SOURCE {} VARIABLE rpn_weight_buf_3x3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_38_U SOURCE {} VARIABLE rpn_weight_buf_3x3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_39_U SOURCE {} VARIABLE rpn_weight_buf_3x3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_40_U SOURCE {} VARIABLE rpn_weight_buf_3x3_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_41_U SOURCE {} VARIABLE rpn_weight_buf_3x3_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_42_U SOURCE {} VARIABLE rpn_weight_buf_3x3_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_43_U SOURCE {} VARIABLE rpn_weight_buf_3x3_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_44_U SOURCE {} VARIABLE rpn_weight_buf_3x3_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_45_U SOURCE {} VARIABLE rpn_weight_buf_3x3_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_46_U SOURCE {} VARIABLE rpn_weight_buf_3x3_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_47_U SOURCE {} VARIABLE rpn_weight_buf_3x3_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_48_U SOURCE {} VARIABLE rpn_weight_buf_3x3_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_49_U SOURCE {} VARIABLE rpn_weight_buf_3x3_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_50_U SOURCE {} VARIABLE rpn_weight_buf_3x3_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_51_U SOURCE {} VARIABLE rpn_weight_buf_3x3_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_52_U SOURCE {} VARIABLE rpn_weight_buf_3x3_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_53_U SOURCE {} VARIABLE rpn_weight_buf_3x3_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_54_U SOURCE {} VARIABLE rpn_weight_buf_3x3_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_55_U SOURCE {} VARIABLE rpn_weight_buf_3x3_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_56_U SOURCE {} VARIABLE rpn_weight_buf_3x3_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_57_U SOURCE {} VARIABLE rpn_weight_buf_3x3_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_58_U SOURCE {} VARIABLE rpn_weight_buf_3x3_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_59_U SOURCE {} VARIABLE rpn_weight_buf_3x3_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_60_U SOURCE {} VARIABLE rpn_weight_buf_3x3_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_61_U SOURCE {} VARIABLE rpn_weight_buf_3x3_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_62_U SOURCE {} VARIABLE rpn_weight_buf_3x3_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_weight_buf_3x3_63_U SOURCE {} VARIABLE rpn_weight_buf_3x3_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_0_U SOURCE {} VARIABLE rpn_out_fm_buf_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_1_U SOURCE {} VARIABLE rpn_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_2_U SOURCE {} VARIABLE rpn_out_fm_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_3_U SOURCE {} VARIABLE rpn_out_fm_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_4_U SOURCE {} VARIABLE rpn_out_fm_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_5_U SOURCE {} VARIABLE rpn_out_fm_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_6_U SOURCE {} VARIABLE rpn_out_fm_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_7_U SOURCE {} VARIABLE rpn_out_fm_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_8_U SOURCE {} VARIABLE rpn_out_fm_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_9_U SOURCE {} VARIABLE rpn_out_fm_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_10_U SOURCE {} VARIABLE rpn_out_fm_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_11_U SOURCE {} VARIABLE rpn_out_fm_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_12_U SOURCE {} VARIABLE rpn_out_fm_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_13_U SOURCE {} VARIABLE rpn_out_fm_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_14_U SOURCE {} VARIABLE rpn_out_fm_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_15_U SOURCE {} VARIABLE rpn_out_fm_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_16_U SOURCE {} VARIABLE rpn_out_fm_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_17_U SOURCE {} VARIABLE rpn_out_fm_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_18_U SOURCE {} VARIABLE rpn_out_fm_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_19_U SOURCE {} VARIABLE rpn_out_fm_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_20_U SOURCE {} VARIABLE rpn_out_fm_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_21_U SOURCE {} VARIABLE rpn_out_fm_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_22_U SOURCE {} VARIABLE rpn_out_fm_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_23_U SOURCE {} VARIABLE rpn_out_fm_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_24_U SOURCE {} VARIABLE rpn_out_fm_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_25_U SOURCE {} VARIABLE rpn_out_fm_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_26_U SOURCE {} VARIABLE rpn_out_fm_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_27_U SOURCE {} VARIABLE rpn_out_fm_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_28_U SOURCE {} VARIABLE rpn_out_fm_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_29_U SOURCE {} VARIABLE rpn_out_fm_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_30_U SOURCE {} VARIABLE rpn_out_fm_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_31_U SOURCE {} VARIABLE rpn_out_fm_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_32_U SOURCE {} VARIABLE rpn_out_fm_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_33_U SOURCE {} VARIABLE rpn_out_fm_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_34_U SOURCE {} VARIABLE rpn_out_fm_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_35_U SOURCE {} VARIABLE rpn_out_fm_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_36_U SOURCE {} VARIABLE rpn_out_fm_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_37_U SOURCE {} VARIABLE rpn_out_fm_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_38_U SOURCE {} VARIABLE rpn_out_fm_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_39_U SOURCE {} VARIABLE rpn_out_fm_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_40_U SOURCE {} VARIABLE rpn_out_fm_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_41_U SOURCE {} VARIABLE rpn_out_fm_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_42_U SOURCE {} VARIABLE rpn_out_fm_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_43_U SOURCE {} VARIABLE rpn_out_fm_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_44_U SOURCE {} VARIABLE rpn_out_fm_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_45_U SOURCE {} VARIABLE rpn_out_fm_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_46_U SOURCE {} VARIABLE rpn_out_fm_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_47_U SOURCE {} VARIABLE rpn_out_fm_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_48_U SOURCE {} VARIABLE rpn_out_fm_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_49_U SOURCE {} VARIABLE rpn_out_fm_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_50_U SOURCE {} VARIABLE rpn_out_fm_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_51_U SOURCE {} VARIABLE rpn_out_fm_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_52_U SOURCE {} VARIABLE rpn_out_fm_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_53_U SOURCE {} VARIABLE rpn_out_fm_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_54_U SOURCE {} VARIABLE rpn_out_fm_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_55_U SOURCE {} VARIABLE rpn_out_fm_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_56_U SOURCE {} VARIABLE rpn_out_fm_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_57_U SOURCE {} VARIABLE rpn_out_fm_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_58_U SOURCE {} VARIABLE rpn_out_fm_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_59_U SOURCE {} VARIABLE rpn_out_fm_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_60_U SOURCE {} VARIABLE rpn_out_fm_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_61_U SOURCE {} VARIABLE rpn_out_fm_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_62_U SOURCE {} VARIABLE rpn_out_fm_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_out_fm_buf_63_U SOURCE {} VARIABLE rpn_out_fm_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor0_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor0_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 512 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor1_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor1_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rpn_anchor2_cls_fm_1_U SOURCE {} VARIABLE rpn_anchor2_cls_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 2085 BRAM 526006 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.62 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.03 seconds; current allocated memory: 3.158 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
Execute       syn_report -model rpn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.42 MHz
Command     autosyn done; 155.89 sec.
Command   csynth_design done; 3619.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3574.17 seconds. CPU system time: 16.42 seconds. Elapsed time: 3619.67 seconds; current allocated memory: 1.681 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.78 sec.
