//A program
module clk_counter_with_disp(input reg clk, output wire seg[6:0]);
	integer count = 0;
	
	//Frequency is 50Mhz
	integer freq = 50E6;
	integer num_seconds = 2;
	integer period = freq / 2 * 2
	integer wave_count = 0;
	
	always @(posedge clk) begin
		
		if (wave_count == period) begin
			wave_count = 0;
			
		end
		else begin
			wave_count = wave_count + 1;
		end
		
	end
	
endmodule
