.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel func_80101A5C
/* DC307C 80101A5C 00057000 */  sll        $t6, $a1, 0
/* DC3080 80101A60 05C00003 */  bltz       $t6, .L80101A70
/* DC3084 80101A64 00047880 */   sll       $t7, $a0, 2
/* DC3088 80101A68 03E00008 */  jr         $ra
/* DC308C 80101A6C 00001025 */   or        $v0, $zero, $zero
.L80101A70:
/* DC3090 80101A70 01E47821 */  addu       $t7, $t7, $a0
/* DC3094 80101A74 3C188016 */  lui        $t8, %hi(D_80166250)
/* DC3098 80101A78 27186250 */  addiu      $t8, $t8, %lo(D_80166250)
/* DC309C 80101A7C 000F7900 */  sll        $t7, $t7, 4
/* DC30A0 80101A80 01F81821 */  addu       $v1, $t7, $t8
/* DC30A4 80101A84 846C002A */  lh         $t4, 0x2a($v1)
/* DC30A8 80101A88 846D0026 */  lh         $t5, 0x26($v1)
/* DC30AC 80101A8C 8C6B0038 */  lw         $t3, 0x38($v1)
/* DC30B0 80101A90 448C3000 */  mtc1       $t4, $f6
/* DC30B4 80101A94 448D5000 */  mtc1       $t5, $f10
/* DC30B8 80101A98 448B2000 */  mtc1       $t3, $f4
/* DC30BC 80101A9C 46803220 */  cvt.s.w    $f8, $f6
/* DC30C0 80101AA0 44806000 */  mtc1       $zero, $f12
/* DC30C4 80101AA4 84790024 */  lh         $t9, 0x24($v1)
/* DC30C8 80101AA8 46805420 */  cvt.s.w    $f16, $f10
/* DC30CC 80101AAC 272A0001 */  addiu      $t2, $t9, 1
/* DC30D0 80101AB0 A46A0024 */  sh         $t2, 0x24($v1)
/* DC30D4 80101AB4 468020A0 */  cvt.s.w    $f2, $f4
/* DC30D8 80101AB8 46104481 */  sub.s      $f18, $f8, $f16
/* DC30DC 80101ABC 46029003 */  div.s      $f0, $f18, $f2
/* DC30E0 80101AC0 460C003C */  c.lt.s     $f0, $f12
/* DC30E4 80101AC4 00000000 */  nop
/* DC30E8 80101AC8 45020003 */  bc1fl      .L80101AD8
/* DC30EC 80101ACC C464001C */   lwc1      $f4, 0x1c($v1)
/* DC30F0 80101AD0 46000007 */  neg.s      $f0, $f0
/* DC30F4 80101AD4 C464001C */  lwc1       $f4, 0x1c($v1)
.L80101AD8:
/* DC30F8 80101AD8 846F002C */  lh         $t7, 0x2c($v1)
/* DC30FC 80101ADC 84780028 */  lh         $t8, 0x28($v1)
/* DC3100 80101AE0 46002180 */  add.s      $f6, $f4, $f0
/* DC3104 80101AE4 448F8000 */  mtc1       $t7, $f16
/* DC3108 80101AE8 44982000 */  mtc1       $t8, $f4
/* DC310C 80101AEC 24020002 */  addiu      $v0, $zero, 2
/* DC3110 80101AF0 E466001C */  swc1       $f6, 0x1c($v1)
/* DC3114 80101AF4 468084A0 */  cvt.s.w    $f18, $f16
/* DC3118 80101AF8 C46A001C */  lwc1       $f10, 0x1c($v1)
/* DC311C 80101AFC 468021A0 */  cvt.s.w    $f6, $f4
/* DC3120 80101B00 4600520D */  trunc.w.s  $f8, $f10
/* DC3124 80101B04 46069281 */  sub.s      $f10, $f18, $f6
/* DC3128 80101B08 44044000 */  mfc1       $a0, $f8
/* DC312C 80101B0C 46025003 */  div.s      $f0, $f10, $f2
/* DC3130 80101B10 00802825 */  or         $a1, $a0, $zero
/* DC3134 80101B14 460C003C */  c.lt.s     $f0, $f12
/* DC3138 80101B18 00000000 */  nop
/* DC313C 80101B1C 45020003 */  bc1fl      .L80101B2C
/* DC3140 80101B20 C4680020 */   lwc1      $f8, 0x20($v1)
/* DC3144 80101B24 46000007 */  neg.s      $f0, $f0
/* DC3148 80101B28 C4680020 */  lwc1       $f8, 0x20($v1)
.L80101B2C:
/* DC314C 80101B2C 84680004 */  lh         $t0, 4($v1)
/* DC3150 80101B30 846A002A */  lh         $t2, 0x2a($v1)
/* DC3154 80101B34 46004400 */  add.s      $f16, $f8, $f0
/* DC3158 80101B38 010A082A */  slt        $at, $t0, $t2
/* DC315C 80101B3C E4700020 */  swc1       $f16, 0x20($v1)
/* DC3160 80101B40 C4640020 */  lwc1       $f4, 0x20($v1)
/* DC3164 80101B44 4600248D */  trunc.w.s  $f18, $f4
/* DC3168 80101B48 44069000 */  mfc1       $a2, $f18
/* DC316C 80101B4C 10200003 */  beqz       $at, .L80101B5C
/* DC3170 80101B50 00C03825 */   or        $a3, $a2, $zero
/* DC3174 80101B54 10000002 */  b          .L80101B60
/* DC3178 80101B58 24020001 */   addiu     $v0, $zero, 1
.L80101B5C:
/* DC317C 80101B5C 00042823 */  negu       $a1, $a0
.L80101B60:
/* DC3180 80101B60 84690006 */  lh         $t1, 6($v1)
/* DC3184 80101B64 846B002C */  lh         $t3, 0x2c($v1)
/* DC3188 80101B68 344C0004 */  ori        $t4, $v0, 4
/* DC318C 80101B6C 344D0008 */  ori        $t5, $v0, 8
/* DC3190 80101B70 012B082A */  slt        $at, $t1, $t3
/* DC3194 80101B74 50200004 */  beql       $at, $zero, .L80101B88
/* DC3198 80101B78 00063823 */   negu      $a3, $a2
/* DC319C 80101B7C 10000003 */  b          .L80101B8C
/* DC31A0 80101B80 01801025 */   or        $v0, $t4, $zero
/* DC31A4 80101B84 00063823 */  negu       $a3, $a2
.L80101B88:
/* DC31A8 80101B88 01A01025 */  or         $v0, $t5, $zero
.L80101B8C:
/* DC31AC 80101B8C 3C013F80 */  lui        $at, 0x3f80
/* DC31B0 80101B90 44811000 */  mtc1       $at, $f2
/* DC31B4 80101B94 C460001C */  lwc1       $f0, 0x1c($v1)
/* DC31B8 80101B98 01057021 */  addu       $t6, $t0, $a1
/* DC31BC 80101B9C A46E0004 */  sh         $t6, 4($v1)
/* DC31C0 80101BA0 4600103E */  c.le.s     $f2, $f0
/* DC31C4 80101BA4 01277821 */  addu       $t7, $t1, $a3
/* DC31C8 80101BA8 A46F0006 */  sh         $t7, 6($v1)
/* DC31CC 80101BAC 304C0001 */  andi       $t4, $v0, 1
/* DC31D0 80101BB0 45000006 */  bc1f       .L80101BCC
/* DC31D4 80101BB4 304E0002 */   andi      $t6, $v0, 2
/* DC31D8 80101BB8 44843000 */  mtc1       $a0, $f6
/* DC31DC 80101BBC 00000000 */  nop
/* DC31E0 80101BC0 468032A0 */  cvt.s.w    $f10, $f6
/* DC31E4 80101BC4 460A0201 */  sub.s      $f8, $f0, $f10
/* DC31E8 80101BC8 E468001C */  swc1       $f8, 0x1c($v1)
.L80101BCC:
/* DC31EC 80101BCC C4600020 */  lwc1       $f0, 0x20($v1)
/* DC31F0 80101BD0 4600103E */  c.le.s     $f2, $f0
/* DC31F4 80101BD4 00000000 */  nop
/* DC31F8 80101BD8 45020007 */  bc1fl      .L80101BF8
/* DC31FC 80101BDC 84780024 */   lh        $t8, 0x24($v1)
/* DC3200 80101BE0 44868000 */  mtc1       $a2, $f16
/* DC3204 80101BE4 00000000 */  nop
/* DC3208 80101BE8 46808120 */  cvt.s.w    $f4, $f16
/* DC320C 80101BEC 46040481 */  sub.s      $f18, $f0, $f4
/* DC3210 80101BF0 E4720020 */  swc1       $f18, 0x20($v1)
/* DC3214 80101BF4 84780024 */  lh         $t8, 0x24($v1)
.L80101BF8:
/* DC3218 80101BF8 8C790038 */  lw         $t9, 0x38($v1)
/* DC321C 80101BFC 0319082A */  slt        $at, $t8, $t9
/* DC3220 80101C00 14200005 */  bnez       $at, .L80101C18
/* DC3224 80101C04 30580004 */   andi      $t8, $v0, 4
/* DC3228 80101C08 846A002A */  lh         $t2, 0x2a($v1)
/* DC322C 80101C0C 846B002C */  lh         $t3, 0x2c($v1)
/* DC3230 80101C10 A46A0004 */  sh         $t2, 4($v1)
/* DC3234 80101C14 A46B0006 */  sh         $t3, 6($v1)
.L80101C18:
/* DC3238 80101C18 11800008 */  beqz       $t4, .L80101C3C
/* DC323C 80101C1C 304A0008 */   andi      $t2, $v0, 8
/* DC3240 80101C20 8464002A */  lh         $a0, 0x2a($v1)
/* DC3244 80101C24 846D0004 */  lh         $t5, 4($v1)
/* DC3248 80101C28 01A4082A */  slt        $at, $t5, $a0
/* DC324C 80101C2C 1420000B */  bnez       $at, .L80101C5C
/* DC3250 80101C30 00000000 */   nop
/* DC3254 80101C34 10000009 */  b          .L80101C5C
/* DC3258 80101C38 A4640004 */   sh        $a0, 4($v1)
.L80101C3C:
/* DC325C 80101C3C 11C00007 */  beqz       $t6, .L80101C5C
/* DC3260 80101C40 00000000 */   nop
/* DC3264 80101C44 8464002A */  lh         $a0, 0x2a($v1)
/* DC3268 80101C48 846F0004 */  lh         $t7, 4($v1)
/* DC326C 80101C4C 008F082A */  slt        $at, $a0, $t7
/* DC3270 80101C50 14200002 */  bnez       $at, .L80101C5C
/* DC3274 80101C54 00000000 */   nop
/* DC3278 80101C58 A4640004 */  sh         $a0, 4($v1)
.L80101C5C:
/* DC327C 80101C5C 13000008 */  beqz       $t8, .L80101C80
/* DC3280 80101C60 00000000 */   nop
/* DC3284 80101C64 8462002C */  lh         $v0, 0x2c($v1)
/* DC3288 80101C68 84790006 */  lh         $t9, 6($v1)
/* DC328C 80101C6C 0322082A */  slt        $at, $t9, $v0
/* DC3290 80101C70 5420000C */  bnel       $at, $zero, .L80101CA4
/* DC3294 80101C74 846C0024 */   lh        $t4, 0x24($v1)
/* DC3298 80101C78 10000009 */  b          .L80101CA0
/* DC329C 80101C7C A4620006 */   sh        $v0, 6($v1)
.L80101C80:
/* DC32A0 80101C80 51400008 */  beql       $t2, $zero, .L80101CA4
/* DC32A4 80101C84 846C0024 */   lh        $t4, 0x24($v1)
/* DC32A8 80101C88 8462002C */  lh         $v0, 0x2c($v1)
/* DC32AC 80101C8C 846B0006 */  lh         $t3, 6($v1)
/* DC32B0 80101C90 004B082A */  slt        $at, $v0, $t3
/* DC32B4 80101C94 54200003 */  bnel       $at, $zero, .L80101CA4
/* DC32B8 80101C98 846C0024 */   lh        $t4, 0x24($v1)
/* DC32BC 80101C9C A4620006 */  sh         $v0, 6($v1)
.L80101CA0:
/* DC32C0 80101CA0 846C0024 */  lh         $t4, 0x24($v1)
.L80101CA4:
/* DC32C4 80101CA4 8C6D0038 */  lw         $t5, 0x38($v1)
/* DC32C8 80101CA8 00001025 */  or         $v0, $zero, $zero
/* DC32CC 80101CAC 018D082A */  slt        $at, $t4, $t5
/* DC32D0 80101CB0 14200007 */  bnez       $at, .L80101CD0
/* DC32D4 80101CB4 00000000 */   nop
/* DC32D8 80101CB8 44800000 */  mtc1       $zero, $f0
/* DC32DC 80101CBC A4600024 */  sh         $zero, 0x24($v1)
/* DC32E0 80101CC0 240200FF */  addiu      $v0, $zero, 0xff
/* DC32E4 80101CC4 E460001C */  swc1       $f0, 0x1c($v1)
/* DC32E8 80101CC8 03E00008 */  jr         $ra
/* DC32EC 80101CCC E4600020 */   swc1      $f0, 0x20($v1)
.L80101CD0:
/* DC32F0 80101CD0 03E00008 */  jr         $ra
/* DC32F4 80101CD4 00000000 */   nop
