

================================================================
== Vivado HLS Report for 'is_crop_or_furrow'
================================================================
* Date:           Wed Mar 18 11:36:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 15.536 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|       36| 0.200 us | 1.800 us |    4|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_crop_or_furrow_label5  |        3|       34|   3 ~ 5  |          -|          -| 1 ~ 6 |    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    413|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     145|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     145|    520|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ip_accel_app_mul_Zio_U478  |ip_accel_app_mul_Zio  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_fu_174_p2             |     +    |      0|  0|  12|           3|           1|
    |most_right_fu_309_p2    |     +    |      0|  0|  39|          32|          32|
    |ret_V_12_fu_285_p2      |     +    |      0|  0|  40|           1|          33|
    |ret_V_13_fu_251_p2      |     +    |      0|  0|  48|          41|          41|
    |most_left_fu_304_p2     |     -    |      0|  0|  39|          32|          32|
    |and_ln402_fu_195_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_134        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_268        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln385_fu_168_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln390_1_fu_319_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln390_fu_314_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln397_fu_338_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln398_fu_352_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln402_1_fu_190_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln402_fu_185_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln851_fu_279_p2    |   icmp   |      0|  0|  11|           8|           1|
    |or_ln390_fu_324_p2      |    or    |      0|  0|   2|           1|           1|
    |most_right_3_fu_358_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln397_fu_344_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln405_fu_201_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln851_fu_291_p3  |  select  |      0|  0|  33|           1|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 413|         320|         438|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_131                   |   9|          2|    2|          4|
    |ap_NS_fsm                               |  38|          7|    1|          7|
    |ap_phi_mux_UnifiedRetVal_phi_fu_134_p4  |   9|          2|    2|          4|
    |ap_phi_mux_p_033_0_i_phi_fu_125_p4      |  15|          3|   33|         99|
    |ap_return                               |   9|          2|    2|          4|
    |i_0_reg_111                             |   9|          2|    3|          6|
    |most_right_2_fu_68                      |   9|          2|   32|         64|
    |tmp_most_left_fu_72                     |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 107|         22|  107|        252|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_131  |   2|   0|    2|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_return_preg         |   2|   0|    2|          0|
    |flag_first_0_fu_76     |   1|   0|    1|          0|
    |i_0_reg_111            |   3|   0|    3|          0|
    |i_reg_437              |   3|   0|    3|          0|
    |icmp_ln385_reg_433     |   1|   0|    1|          0|
    |most_right_2_fu_68     |  32|   0|   32|          0|
    |tmp_most_left_fu_72    |  32|   0|   32|          0|
    |tmp_reg_461            |  32|   0|   32|          0|
    |trunc_ln386_reg_452    |   1|   0|    1|          0|
    |zext_ln1118_reg_414    |  16|   0|   40|         24|
    |zext_ln388_reg_419     |   5|   0|   32|         27|
    |zext_ln390_reg_425     |   9|   0|   32|         23|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 145|   0|  219|         74|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_start         |  in |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_done          | out |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_idle          | out |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_ready         | out |    1| ap_ctrl_hs | is_crop_or_furrow | return value |
|ap_return        | out |    2| ap_ctrl_hs | is_crop_or_furrow | return value |
|lines_address0   | out |    3|  ap_memory |       lines       |     array    |
|lines_ce0        | out |    1|  ap_memory |       lines       |     array    |
|lines_q0         |  in |   57|  ap_memory |       lines       |     array    |
|px_read          |  in |    9|   ap_none  |      px_read      |    scalar    |
|py_read          |  in |    9|   ap_none  |      py_read      |    scalar    |
|crop_width_read  |  in |    5|   ap_none  |  crop_width_read  |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%most_right_2 = alloca i32"   --->   Operation 7 'alloca' 'most_right_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_most_left = alloca i32"   --->   Operation 8 'alloca' 'tmp_most_left' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%flag_first_0 = alloca i1"   --->   Operation 9 'alloca' 'flag_first_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crop_width_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %crop_width_read)" [./wd_stage_2.h:378]   --->   Operation 10 'read' 'crop_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%py_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %py_read)" [./wd_stage_2.h:378]   --->   Operation 11 'read' 'py_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%px_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %px_read)" [./wd_stage_2.h:378]   --->   Operation 12 'read' 'px_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln378 = sext i9 %px_read_1 to i16" [./wd_stage_2.h:378]   --->   Operation 13 'sext' 'sext_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %sext_ln378 to i40" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 14 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i5 %crop_width_read_1 to i32" [./wd_stage_2.h:388]   --->   Operation 15 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i9 %py_read_1 to i32" [./wd_stage_2.h:390]   --->   Operation 16 'zext' 'zext_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 true, i1* %flag_first_0" [./wd_stage_2.h:385]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./wd_stage_2.h:385]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %._crit_edge.backedge ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln385 = icmp eq i3 %i_0, -2" [./wd_stage_2.h:385]   --->   Operation 20 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6, i64 3)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./wd_stage_2.h:385]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln385, label %5, label %1" [./wd_stage_2.h:385]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i3 %i_0 to i64" [./wd_stage_2.h:386]   --->   Operation 24 'zext' 'zext_ln386' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lines_addr = getelementptr [6 x i57]* %lines, i64 0, i64 %zext_ln386" [./wd_stage_2.h:386]   --->   Operation 25 'getelementptr' 'lines_addr' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr, align 8" [./wd_stage_2.h:386]   --->   Operation 26 'load' 'lines_load' <Predicate = (!icmp_ln385)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 12> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%most_right_2_load = load i32* %most_right_2" [./wd_stage_2.h:402]   --->   Operation 27 'load' 'most_right_2_load' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_most_left_load = load i32* %tmp_most_left" [./wd_stage_2.h:402]   --->   Operation 28 'load' 'tmp_most_left_load' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln402 = icmp sgt i32 %zext_ln390, %tmp_most_left_load" [./wd_stage_2.h:402]   --->   Operation 29 'icmp' 'icmp_ln402' <Predicate = (icmp_ln385)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln402_1 = icmp slt i32 %zext_ln390, %most_right_2_load" [./wd_stage_2.h:402]   --->   Operation 30 'icmp' 'icmp_ln402_1' <Predicate = (icmp_ln385)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln405)   --->   "%and_ln402 = and i1 %icmp_ln402, %icmp_ln402_1" [./wd_stage_2.h:402]   --->   Operation 31 'and' 'and_ln402' <Predicate = (icmp_ln385)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln405 = select i1 %and_ln402, i2 -1, i2 0" [./wd_stage_2.h:405]   --->   Operation 32 'select' 'select_ln405' <Predicate = (icmp_ln385)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [./wd_stage_2.h:405]   --->   Operation 33 'br' <Predicate = (icmp_ln385)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str34) nounwind" [./wd_stage_2.h:385]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr, align 8" [./wd_stage_2.h:386]   --->   Operation 35 'load' 'lines_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 12> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i57 %lines_load to i1" [./wd_stage_2.h:386]   --->   Operation 36 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %trunc_ln386, label %2, label %._crit_edge.backedge" [./wd_stage_2.h:386]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lines_m_V_1_load_new = call i24 @_ssdm_op_PartSelect.i24.i57.i32.i32(i57 %lines_load, i32 1, i32 24)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 38 'partselect' 'lines_m_V_1_load_new' <Predicate = (trunc_ln386)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = sext i24 %lines_m_V_1_load_new to i40" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 39 'sext' 'r_V' <Predicate = (trunc_ln386)> <Delay = 0.00>
ST_3 : Operation 40 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 40 'mul' 'r_V_2' <Predicate = (trunc_ln386)> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i57.i32.i32(i57 %lines_load, i32 25, i32 56)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 41 'partselect' 'tmp' <Predicate = (trunc_ln386)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 42 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 42 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 43 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 43 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 15.5>
ST_6 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 44 'mul' 'r_V_2' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %r_V_2 to i41" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 45 'sext' 'lhs_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp, i8 0)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 46 'bitconcatenate' 'rhs_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %rhs_V to i41" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 47 'sext' 'sext_ln728' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.87ns)   --->   "%ret_V_13 = add nsw i41 %lhs_V, %sext_ln728" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 48 'add' 'ret_V_13' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_PartSelect.i33.i41.i32.i32(i41 %ret_V_13, i32 8, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 49 'partselect' 'ret_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_13, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 50 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br i1 %p_Result_s, label %3, label %get_y_lineal.exit" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 51 'br' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 1.76>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %r_V_2 to i8" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 52 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 53 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (2.59ns)   --->   "%ret_V_12 = add nsw i33 1, %ret_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 54 'add' 'ret_V_12' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.80ns)   --->   "%select_ln851 = select i1 %icmp_ln851, i33 %ret_V, i33 %ret_V_12" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 55 'select' 'select_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.76ns)   --->   "br label %get_y_lineal.exit" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 56 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 1.76>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_033_0_i = phi i33 [ %select_ln851, %3 ], [ %ret_V, %2 ]"   --->   Operation 57 'phi' 'p_033_0_i' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i33 %p_033_0_i to i32" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 58 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.55ns)   --->   "%most_left = sub nsw i32 %trunc_ln555, %zext_ln388" [./wd_stage_2.h:388]   --->   Operation 59 'sub' 'most_left' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.55ns)   --->   "%most_right = add nsw i32 %trunc_ln555, %zext_ln388" [./wd_stage_2.h:389]   --->   Operation 60 'add' 'most_right' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln390 = icmp sgt i32 %zext_ln390, %most_right" [./wd_stage_2.h:390]   --->   Operation 61 'icmp' 'icmp_ln390' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln390_1 = icmp slt i32 %zext_ln390, %most_left" [./wd_stage_2.h:390]   --->   Operation 62 'icmp' 'icmp_ln390_1' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln390 = or i1 %icmp_ln390, %icmp_ln390_1" [./wd_stage_2.h:390]   --->   Operation 63 'or' 'or_ln390' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %or_ln390, label %._crit_edge9, label %UnifiedReturnBlock.loopexit" [./wd_stage_2.h:390]   --->   Operation 64 'br' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%flag_first_0_load = load i1* %flag_first_0" [./wd_stage_2.h:392]   --->   Operation 65 'load' 'flag_first_0_load' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_first_0" [./wd_stage_2.h:392]   --->   Operation 66 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 1.76>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %flag_first_0_load, label %._crit_edge9.._crit_edge.backedge_crit_edge, label %4" [./wd_stage_2.h:392]   --->   Operation 67 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%most_right_2_load_1 = load i32* %most_right_2" [./wd_stage_2.h:398]   --->   Operation 68 'load' 'most_right_2_load_1' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_most_left_load_1 = load i32* %tmp_most_left" [./wd_stage_2.h:397]   --->   Operation 69 'load' 'tmp_most_left_load_1' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln397 = icmp slt i32 %most_left, %tmp_most_left_load_1" [./wd_stage_2.h:397]   --->   Operation 70 'icmp' 'icmp_ln397' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln397 = select i1 %icmp_ln397, i32 %most_left, i32 %tmp_most_left_load_1" [./wd_stage_2.h:397]   --->   Operation 71 'select' 'select_ln397' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln398 = icmp sgt i32 %most_right, %most_right_2_load_1" [./wd_stage_2.h:398]   --->   Operation 72 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.69ns)   --->   "%most_right_3 = select i1 %icmp_ln398, i32 %most_right, i32 %most_right_2_load_1" [./wd_stage_2.h:398]   --->   Operation 73 'select' 'most_right_3' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.76ns)   --->   "store i32 %select_ln397, i32* %tmp_most_left" [./wd_stage_2.h:397]   --->   Operation 74 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "store i32 %most_right_3, i32* %most_right_2" [./wd_stage_2.h:398]   --->   Operation 75 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 76 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "store i32 %most_left, i32* %tmp_most_left" [./wd_stage_2.h:392]   --->   Operation 77 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "store i32 %most_right, i32* %most_right_2" [./wd_stage_2.h:392]   --->   Operation 78 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [./wd_stage_2.h:392]   --->   Operation 79 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 80 'br' <Predicate = (!icmp_ln385 & or_ln390) | (!icmp_ln385 & !trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock"   --->   Operation 81 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & !or_ln390)> <Delay = 1.76>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 [ %select_ln405, %5 ], [ 1, %UnifiedReturnBlock.loopexit ]" [./wd_stage_2.h:405]   --->   Operation 82 'phi' 'UnifiedRetVal' <Predicate = (trunc_ln386 & !or_ln390) | (icmp_ln385)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "ret i2 %UnifiedRetVal" [./wd_stage_2.h:405]   --->   Operation 83 'ret' <Predicate = (trunc_ln386 & !or_ln390) | (icmp_ln385)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lines]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ px_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ py_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crop_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
most_right_2          (alloca           ) [ 0011111]
tmp_most_left         (alloca           ) [ 0011111]
flag_first_0          (alloca           ) [ 0111111]
crop_width_read_1     (read             ) [ 0000000]
py_read_1             (read             ) [ 0000000]
px_read_1             (read             ) [ 0000000]
sext_ln378            (sext             ) [ 0000000]
zext_ln1118           (zext             ) [ 0011111]
zext_ln388            (zext             ) [ 0011111]
zext_ln390            (zext             ) [ 0011111]
store_ln385           (store            ) [ 0000000]
br_ln385              (br               ) [ 0111111]
i_0                   (phi              ) [ 0010000]
icmp_ln385            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
i                     (add              ) [ 0111111]
br_ln385              (br               ) [ 0000000]
zext_ln386            (zext             ) [ 0000000]
lines_addr            (getelementptr    ) [ 0001000]
most_right_2_load     (load             ) [ 0000000]
tmp_most_left_load    (load             ) [ 0000000]
icmp_ln402            (icmp             ) [ 0000000]
icmp_ln402_1          (icmp             ) [ 0000000]
and_ln402             (and              ) [ 0000000]
select_ln405          (select           ) [ 0011111]
br_ln405              (br               ) [ 0011111]
specloopname_ln385    (specloopname     ) [ 0000000]
lines_load            (load             ) [ 0000000]
trunc_ln386           (trunc            ) [ 0011111]
br_ln386              (br               ) [ 0000000]
lines_m_V_1_load_new  (partselect       ) [ 0000000]
r_V                   (sext             ) [ 0010111]
tmp                   (partselect       ) [ 0010111]
r_V_2                 (mul              ) [ 0000000]
lhs_V                 (sext             ) [ 0000000]
rhs_V                 (bitconcatenate   ) [ 0000000]
sext_ln728            (sext             ) [ 0000000]
ret_V_13              (add              ) [ 0000000]
ret_V                 (partselect       ) [ 0000000]
p_Result_s            (bitselect        ) [ 0011111]
br_ln178              (br               ) [ 0000000]
trunc_ln851           (trunc            ) [ 0000000]
icmp_ln851            (icmp             ) [ 0000000]
ret_V_12              (add              ) [ 0000000]
select_ln851          (select           ) [ 0000000]
br_ln178              (br               ) [ 0000000]
p_033_0_i             (phi              ) [ 0000000]
trunc_ln555           (trunc            ) [ 0000000]
most_left             (sub              ) [ 0000000]
most_right            (add              ) [ 0000000]
icmp_ln390            (icmp             ) [ 0000000]
icmp_ln390_1          (icmp             ) [ 0000000]
or_ln390              (or               ) [ 0011111]
br_ln390              (br               ) [ 0000000]
flag_first_0_load     (load             ) [ 0011111]
store_ln392           (store            ) [ 0000000]
br_ln392              (br               ) [ 0000000]
most_right_2_load_1   (load             ) [ 0000000]
tmp_most_left_load_1  (load             ) [ 0000000]
icmp_ln397            (icmp             ) [ 0000000]
select_ln397          (select           ) [ 0000000]
icmp_ln398            (icmp             ) [ 0000000]
most_right_3          (select           ) [ 0000000]
store_ln397           (store            ) [ 0000000]
store_ln398           (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
store_ln392           (store            ) [ 0000000]
store_ln392           (store            ) [ 0000000]
br_ln392              (br               ) [ 0000000]
br_ln0                (br               ) [ 0111111]
br_ln0                (br               ) [ 0000000]
UnifiedRetVal         (phi              ) [ 0000001]
ret_ln405             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lines">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="px_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="px_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="py_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="py_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="crop_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crop_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i33.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="most_right_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="most_right_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_most_left_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_most_left/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="flag_first_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_first_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="crop_width_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crop_width_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="py_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="py_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="px_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="px_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="lines_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="57" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lines_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="57" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lines_load/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_033_0_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="124" dir="1" index="1" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_033_0_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_033_0_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="33" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="33" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_033_0_i/6 "/>
</bind>
</comp>

<comp id="131" class="1005" name="UnifiedRetVal_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="UnifiedRetVal_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="4"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="most_right_2_load/2 most_right_2_load_1/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_most_left_load/2 tmp_most_left_load_1/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln378_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln378/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln1118_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln388_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln390_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln390/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln385_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln385_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln385/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln386_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln402_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln402_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="and_ln402_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln402/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln405_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln386_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="57" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="lines_m_V_1_load_new_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="0" index="1" bw="57" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lines_m_V_1_load_new/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="57" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="lhs_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="40" slack="0"/>
<pin id="239" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rhs_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="40" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="3"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln728_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="40" slack="0"/>
<pin id="249" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_13_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="40" slack="0"/>
<pin id="253" dir="0" index="1" bw="40" slack="0"/>
<pin id="254" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ret_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="33" slack="0"/>
<pin id="259" dir="0" index="1" bw="41" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="41" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln851_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="40" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln851_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_12_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="33" slack="0"/>
<pin id="288" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln851_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="33" slack="0"/>
<pin id="294" dir="0" index="2" bw="33" slack="0"/>
<pin id="295" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln555_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="33" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln555/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="most_left_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="5"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="most_left/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="most_right_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="5"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="most_right/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln390_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="5"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln390_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="5"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390_1/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln390_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln390/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="flag_first_0_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="5"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_first_0_load/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln392_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="5"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln397_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln397/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln397_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln397/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln398_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="most_right_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="most_right_3/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln397_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="5"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln398_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="5"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln392_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="5"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln392_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="5"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/6 "/>
</bind>
</comp>

<comp id="386" class="1007" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="2"/>
<pin id="388" dir="0" index="1" bw="24" slack="0"/>
<pin id="389" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="393" class="1005" name="most_right_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="most_right_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_most_left_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_most_left "/>
</bind>
</comp>

<comp id="407" class="1005" name="flag_first_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="flag_first_0 "/>
</bind>
</comp>

<comp id="414" class="1005" name="zext_ln1118_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="40" slack="2"/>
<pin id="416" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="419" class="1005" name="zext_ln388_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="5"/>
<pin id="421" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln388 "/>
</bind>
</comp>

<comp id="425" class="1005" name="zext_ln390_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln390 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln385_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="4"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln385 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="442" class="1005" name="lines_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lines_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="select_ln405_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="4"/>
<pin id="449" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln405 "/>
</bind>
</comp>

<comp id="452" class="1005" name="trunc_ln386_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="3"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln386 "/>
</bind>
</comp>

<comp id="456" class="1005" name="r_V_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="40" slack="1"/>
<pin id="458" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="150"><net_src comp="92" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="80" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="115" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="115" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="115" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="189"><net_src comp="144" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="141" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="185" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="105" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="105" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="105" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="237" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="125" pin=2"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="251" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="257" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="257" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="303"><net_src comp="125" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="304" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="314" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="304" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="144" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="304" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="144" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="309" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="141" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="309" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="141" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="344" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="358" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="304" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="309" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="223" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="391"><net_src comp="386" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="396"><net_src comp="68" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="403"><net_src comp="72" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="410"><net_src comp="76" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="417"><net_src comp="151" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="422"><net_src comp="155" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="428"><net_src comp="159" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="436"><net_src comp="168" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="174" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="445"><net_src comp="98" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="450"><net_src comp="201" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="455"><net_src comp="209" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="223" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="464"><net_src comp="227" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lines | {}
 - Input state : 
	Port: is_crop_or_furrow : lines | {2 3 }
	Port: is_crop_or_furrow : px_read | {1 }
	Port: is_crop_or_furrow : py_read | {1 }
	Port: is_crop_or_furrow : crop_width_read | {1 }
  - Chain level:
	State 1
		zext_ln1118 : 1
		store_ln385 : 1
	State 2
		icmp_ln385 : 1
		i : 1
		br_ln385 : 2
		zext_ln386 : 1
		lines_addr : 2
		lines_load : 3
		icmp_ln402 : 1
		icmp_ln402_1 : 1
		and_ln402 : 2
		select_ln405 : 2
	State 3
		trunc_ln386 : 1
		br_ln386 : 2
		lines_m_V_1_load_new : 1
		r_V : 2
		r_V_2 : 3
		tmp : 1
	State 4
	State 5
	State 6
		lhs_V : 1
		sext_ln728 : 1
		ret_V_13 : 2
		ret_V : 3
		p_Result_s : 3
		br_ln178 : 4
		trunc_ln851 : 1
		icmp_ln851 : 2
		ret_V_12 : 4
		select_ln851 : 5
		p_033_0_i : 6
		trunc_ln555 : 7
		most_left : 8
		most_right : 8
		icmp_ln390 : 9
		icmp_ln390_1 : 9
		or_ln390 : 10
		br_ln390 : 10
		br_ln392 : 1
		icmp_ln397 : 9
		select_ln397 : 10
		icmp_ln398 : 9
		most_right_3 : 10
		store_ln397 : 11
		store_ln398 : 11
		store_ln392 : 9
		store_ln392 : 9
		UnifiedRetVal : 1
		ret_ln405 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_174           |    0    |    0    |    12   |
|    add   |        ret_V_13_fu_251       |    0    |    0    |    47   |
|          |        ret_V_12_fu_285       |    0    |    0    |    40   |
|          |       most_right_fu_309      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln385_fu_168      |    0    |    0    |    9    |
|          |       icmp_ln402_fu_185      |    0    |    0    |    18   |
|          |      icmp_ln402_1_fu_190     |    0    |    0    |    18   |
|   icmp   |       icmp_ln851_fu_279      |    0    |    0    |    11   |
|          |       icmp_ln390_fu_314      |    0    |    0    |    18   |
|          |      icmp_ln390_1_fu_319     |    0    |    0    |    18   |
|          |       icmp_ln397_fu_338      |    0    |    0    |    18   |
|          |       icmp_ln398_fu_352      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln405_fu_201     |    0    |    0    |    2    |
|  select  |      select_ln851_fu_291     |    0    |    0    |    33   |
|          |      select_ln397_fu_344     |    0    |    0    |    32   |
|          |      most_right_3_fu_358     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       most_left_fu_304       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln402_fu_195       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln390_fu_324       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_386          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | crop_width_read_1_read_fu_80 |    0    |    0    |    0    |
|   read   |     py_read_1_read_fu_86     |    0    |    0    |    0    |
|          |     px_read_1_read_fu_92     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln378_fu_147      |    0    |    0    |    0    |
|   sext   |          r_V_fu_223          |    0    |    0    |    0    |
|          |         lhs_V_fu_237         |    0    |    0    |    0    |
|          |       sext_ln728_fu_247      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln1118_fu_151      |    0    |    0    |    0    |
|   zext   |       zext_ln388_fu_155      |    0    |    0    |    0    |
|          |       zext_ln390_fu_159      |    0    |    0    |    0    |
|          |       zext_ln386_fu_180      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln386_fu_209      |    0    |    0    |    0    |
|   trunc  |      trunc_ln851_fu_276      |    0    |    0    |    0    |
|          |      trunc_ln555_fu_300      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  lines_m_V_1_load_new_fu_213 |    0    |    0    |    0    |
|partselect|          tmp_fu_227          |    0    |    0    |    0    |
|          |         ret_V_fu_257         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         rhs_V_fu_240         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|       p_Result_s_fu_268      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   408   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_131|    2   |
| flag_first_0_reg_407|    1   |
|     i_0_reg_111     |    3   |
|      i_reg_437      |    3   |
|  icmp_ln385_reg_433 |    1   |
|  lines_addr_reg_442 |    3   |
| most_right_2_reg_393|   32   |
|  p_033_0_i_reg_122  |   33   |
|     r_V_reg_456     |   40   |
| select_ln405_reg_447|    2   |
|tmp_most_left_reg_400|   32   |
|     tmp_reg_461     |   32   |
| trunc_ln386_reg_452 |    1   |
| zext_ln1118_reg_414 |   40   |
|  zext_ln388_reg_419 |   32   |
|  zext_ln390_reg_425 |   32   |
+---------------------+--------+
|        Total        |   289  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_386    |  p1  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   408  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   289  |   426  |
+-----------+--------+--------+--------+--------+
