An implemented single-cycle MIPS CPU.   
- Demo program is designed for computing greatest common divisors, I/O via UART.  
- Assignment for summer semester at Tsinghua University.  