Analysis & Synthesis report for mips_cpu
Thu May 20 08:22:06 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|state
 11. State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_next
 12. State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_state
 13. State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|i_next
 14. State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram
 23. Source assignments for sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|altsyncram_70i1:FIFOram
 24. Source assignments for sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram
 25. Source assignments for sdram:u0|sdram_sdram_controller:sdram_controller
 26. Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux
 27. Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_001
 28. Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_002
 29. Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_a6n1:auto_generated
 33. Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated
 34. Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated
 35. Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated
 36. Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated
 37. Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_43n1:auto_generated
 38. Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated
 39. Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated
 40. Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated
 41. Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated
 42. Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 43. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read
 44. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master
 45. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo
 46. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write
 47. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write|write_master:a_write_master
 48. Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo
 49. Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read
 50. Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master
 51. Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo
 52. Parameter Settings for User Entity Instance: sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i
 53. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator
 54. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator
 55. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator
 56. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 57. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent
 58. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent
 59. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent
 60. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 61. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
 64. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_001|sdram_mm_interconnect_0_router_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_002|sdram_mm_interconnect_0_router_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
 69. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 70. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 71. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 72. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
 73. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
 75. Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 76. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller
 77. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE
 80. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank
 81. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE
 82. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank
 83. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE
 84. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank
 85. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE
 86. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank
 87. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE
 88. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank
 89. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE
 90. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE
 91. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank
 92. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE
 93. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank
 94. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE
 95. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank
 96. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE
 97. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank
 98. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE
 99. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank
100. Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE
101. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
102. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
103. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
104. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
105. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
106. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
107. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
108. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
109. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
110. Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0
111. Parameter Settings for Inferred Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
112. scfifo Parameter Settings by Entity Instance
113. altsyncram Parameter Settings by Entity Instance
114. Port Connectivity Checks: "mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE"
115. Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
116. Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller"
117. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
118. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
119. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
120. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
121. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode"
122. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode"
123. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
124. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
125. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
126. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent"
127. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent"
128. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent"
129. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
130. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator"
131. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator"
132. Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator"
133. Port Connectivity Checks: "sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module"
134. Port Connectivity Checks: "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i"
135. Port Connectivity Checks: "sdram:u0|custom_master:i_cache_read"
136. Port Connectivity Checks: "sdram:u0|custom_master:d_cache_write"
137. Port Connectivity Checks: "sdram:u0|custom_master:d_cache_read"
138. Port Connectivity Checks: "sdram:u0"
139. Post-Synthesis Netlist Statistics for Top Partition
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages
142. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 20 08:22:06 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; mips_cpu                                    ;
; Top-level Entity Name           ; mips_cpu                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3378                                        ;
; Total pins                      ; 109                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 80,032                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mips_cpu           ; mips_cpu           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-16       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                          ; Library ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; mips_core/llsc_module.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv                                                                ;         ;
; mips_core/cache_bank.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv                                                                 ;         ;
; mips_core/reg_file.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv                                                                   ;         ;
; mips_core/pipeline_registers.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv                                                         ;         ;
; mips_core/mips_core_pkg.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv                                                              ;         ;
; mips_core/mips_core_interfaces.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv                                                       ;         ;
; mips_core/i_cache.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv                                                                    ;         ;
; mips_core/hazard_controller.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv                                                          ;         ;
; mips_core/glue_circuits.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv                                                              ;         ;
; mips_core/forward_unit.sv                                                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv                                                               ;         ;
; mips_core/fetch_unit.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv                                                                 ;         ;
; mips_core/decoder.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv                                                                    ;         ;
; mips_core/d_cache.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv                                                                    ;         ;
; mips_core/branch_controller.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv                                                          ;         ;
; mips_core/alu.sv                                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/alu.sv                                                                        ;         ;
; pass_done_interface.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/pass_done_interface.sv                                                                  ;         ;
; mips_cpu_pkg.sv                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv                                                                         ;         ;
; mips_cpu.sv                                                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv                                                                             ;         ;
; sdram/synthesis/sdram.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v                                                                 ; sdram   ;
; sdram/synthesis/submodules/altera_reset_controller.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v                                    ; sdram   ;
; sdram/synthesis/submodules/altera_reset_synchronizer.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v                                  ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v                                    ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v                  ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_width_adapter.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv                               ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv                           ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv                                  ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv                         ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv                           ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv                         ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv                               ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                        ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv                        ; sdram   ;
; sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv                            ; sdram   ;
; sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v                                      ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv                                 ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_master_agent.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv                                ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_slave_translator.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv                            ; sdram   ;
; sdram/synthesis/submodules/altera_merlin_master_translator.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv                           ; sdram   ;
; sdram/synthesis/submodules/sdram_sdram_controller.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v                                     ; sdram   ;
; sdram/synthesis/submodules/sdram_pll_0.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v                                                ; sdram   ;
; sdram/synthesis/submodules/custom_master.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v                                              ; sdram   ;
; sdram/synthesis/submodules/write_master.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v                                               ; sdram   ;
; sdram/synthesis/submodules/latency_aware_read_master.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v                                  ; sdram   ;
; mips_core/mips_core.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv                                                                  ;         ;
; memory_interfaces.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/memory_interfaces.sv                                                                    ;         ;
; mips_core/instruction_queue.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv                                                          ;         ;
; mips_core/register_map_table.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv                                                         ;         ;
; mips_core/mips_core.svh                                                                 ; yes             ; Auto-Found Unspecified File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.svh                                                                 ;         ;
; mips_cpu.svh                                                                            ; yes             ; Auto-Found Unspecified File  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.svh                                                                            ;         ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;         ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;         ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;         ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;         ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;         ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;         ;
; aglobal201.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                 ;         ;
; db/scfifo_en91.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf                                                                      ;         ;
; db/a_dpfifo_lt91.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf                                                                    ;         ;
; db/altsyncram_70i1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_70i1.tdf                                                                  ;         ;
; db/cmpr_4l8.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cmpr_4l8.tdf                                                                         ;         ;
; db/cntr_hgb.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_hgb.tdf                                                                         ;         ;
; db/cntr_ug7.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_ug7.tdf                                                                         ;         ;
; db/cntr_igb.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_igb.tdf                                                                         ;         ;
; db/scfifo_pj91.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf                                                                      ;         ;
; db/a_dpfifo_0q91.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_0q91.tdf                                                                    ;         ;
; altera_pll.v                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                   ;         ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_a6n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_a6n1.tdf                                                                  ;         ;
; db/altsyncram_c6n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_c6n1.tdf                                                                  ;         ;
; db/altsyncram_43n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_43n1.tdf                                                                  ;         ;
; db/altsyncram_u2n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_u2n1.tdf                                                                  ;         ;
; db/altsyncram_40n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_40n1.tdf                                                                  ;         ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3687                                                              ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 5132                                                              ;
;     -- 7 input functions                    ; 566                                                               ;
;     -- 6 input functions                    ; 1484                                                              ;
;     -- 5 input functions                    ; 1069                                                              ;
;     -- 4 input functions                    ; 719                                                               ;
;     -- <=3 input functions                  ; 1294                                                              ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 3378                                                              ;
;                                             ;                                                                   ;
; I/O pins                                    ; 109                                                               ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 80032                                                             ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 0                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3789                                                              ;
; Total fan-out                               ; 41671                                                             ;
; Average fan-out                             ; 4.56                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Entity Name                                       ; Library Name ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |mips_cpu                                                                                          ; 5132 (2)            ; 3378 (0)                  ; 80032             ; 0          ; 109  ; 0            ; |mips_cpu                                                                                                                                                                                                  ; mips_cpu                                          ; work         ;
;    |mips_core:MIPS_CORE|                                                                           ; 4422 (0)            ; 2731 (0)                  ; 76832             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE                                                                                                                                                                              ; mips_core                                         ; work         ;
;       |alu:ALU|                                                                                    ; 738 (738)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU                                                                                                                                                                      ; alu                                               ; work         ;
;       |d_cache:D_CACHE|                                                                            ; 2017 (1863)         ; 1232 (1182)               ; 72192             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE                                                                                                                                                              ; d_cache                                           ; work         ;
;          |cache_bank:databanks[0].databank|                                                        ; 38 (38)             ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_c6n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated                                              ; altsyncram_c6n1                                   ; work         ;
;          |cache_bank:databanks[1].databank|                                                        ; 33 (33)             ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_c6n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated                                              ; altsyncram_c6n1                                   ; work         ;
;          |cache_bank:databanks[2].databank|                                                        ; 33 (33)             ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_c6n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated                                              ; altsyncram_c6n1                                   ; work         ;
;          |cache_bank:databanks[3].databank|                                                        ; 33 (33)             ; 33 (33)                   ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_c6n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated                                              ; altsyncram_c6n1                                   ; work         ;
;          |cache_bank:tagbank|                                                                      ; 17 (17)             ; 14 (14)                   ; 6656              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank                                                                                                                                           ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE                                                                                                                 ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_a6n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 6656              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_a6n1:auto_generated                                                            ; altsyncram_a6n1                                   ; work         ;
;       |decode_stage_glue:DEC_STAGE_GLUE|                                                           ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE                                                                                                                                             ; decode_stage_glue                                 ; work         ;
;       |decoder:DECODER|                                                                            ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|decoder:DECODER                                                                                                                                                              ; decoder                                           ; work         ;
;       |fetch_unit:FETCH_UNIT|                                                                      ; 69 (69)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|fetch_unit:FETCH_UNIT                                                                                                                                                        ; fetch_unit                                        ; work         ;
;       |forward_unit:FORWARD_UNIT|                                                                  ; 212 (212)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT                                                                                                                                                    ; forward_unit                                      ; work         ;
;       |hazard_controller:HAZARD_CONTROLLER|                                                        ; 98 (8)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER                                                                                                                                          ; hazard_controller                                 ; work         ;
;          |branch_controller:BRANCH_CONTROLLER|                                                     ; 90 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER                                                                                                      ; branch_controller                                 ; work         ;
;             |branch_predictor_backward_taken_forward_not_taken:PREDICTOR|                          ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_backward_taken_forward_not_taken:PREDICTOR                                          ; branch_predictor_backward_taken_forward_not_taken ; work         ;
;       |i_cache:I_CACHE|                                                                            ; 108 (102)           ; 112 (59)                  ; 4640              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE                                                                                                                                                              ; i_cache                                           ; work         ;
;          |cache_bank:databanks[0].databank|                                                        ; 1 (1)               ; 1 (1)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_u2n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated                                              ; altsyncram_u2n1                                   ; work         ;
;          |cache_bank:databanks[1].databank|                                                        ; 1 (1)               ; 1 (1)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_u2n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated                                              ; altsyncram_u2n1                                   ; work         ;
;          |cache_bank:databanks[2].databank|                                                        ; 1 (1)               ; 1 (1)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_u2n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated                                              ; altsyncram_u2n1                                   ; work         ;
;          |cache_bank:databanks[3].databank|                                                        ; 0 (0)               ; 32 (32)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank                                                                                                                             ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE                                                                                                   ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                             ; altsyncram                                        ; work         ;
;                   |altsyncram_u2n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated                                              ; altsyncram_u2n1                                   ; work         ;
;          |cache_bank:tagbank|                                                                      ; 3 (3)               ; 18 (18)                   ; 544               ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank                                                                                                                                           ; cache_bank                                        ; work         ;
;             |cache_bank_core:BANK_CORE|                                                            ; 0 (0)               ; 0 (0)                     ; 544               ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE                                                                                                                 ; cache_bank_core                                   ; work         ;
;                |altsyncram:data_rtl_0|                                                             ; 0 (0)               ; 0 (0)                     ; 544               ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_43n1:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 544               ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_43n1:auto_generated                                                            ; altsyncram_43n1                                   ; work         ;
;       |llsc_module:LLSC_mod|                                                                       ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|llsc_module:LLSC_mod                                                                                                                                                         ; llsc_module                                       ; work         ;
;       |mem_stage_glue:MEM_STAGE_GLUE|                                                              ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|mem_stage_glue:MEM_STAGE_GLUE                                                                                                                                                ; mem_stage_glue                                    ; work         ;
;       |pr_d2e:PR_D2E|                                                                              ; 176 (176)           ; 141 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E                                                                                                                                                                ; pr_d2e                                            ; work         ;
;       |pr_e2m:PR_E2M|                                                                              ; 9 (9)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M                                                                                                                                                                ; pr_e2m                                            ; work         ;
;       |pr_i2d:PR_I2D|                                                                              ; 65 (65)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|pr_i2d:PR_I2D                                                                                                                                                                ; pr_i2d                                            ; work         ;
;       |pr_m2w:PR_M2W|                                                                              ; 0 (0)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|pr_m2w:PR_M2W                                                                                                                                                                ; pr_m2w                                            ; work         ;
;       |reg_file:REG_FILE|                                                                          ; 607 (607)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|mips_core:MIPS_CORE|reg_file:REG_FILE                                                                                                                                                            ; reg_file                                          ; work         ;
;    |sdram:u0|                                                                                      ; 708 (0)             ; 647 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0                                                                                                                                                                                         ; sdram                                             ; sdram        ;
;       |altera_reset_controller:rst_controller|                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|altera_reset_controller:rst_controller                                                                                                                                                  ; altera_reset_controller                           ; sdram        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                       ; altera_reset_synchronizer                         ; sdram        ;
;       |custom_master:d_cache_read|                                                                 ; 111 (0)             ; 78 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read                                                                                                                                                              ; custom_master                                     ; sdram        ;
;          |latency_aware_read_master:a_latency_aware_read_master|                                   ; 111 (84)            ; 78 (54)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master                                                                                                        ; latency_aware_read_master                         ; sdram        ;
;             |scfifo:the_master_to_user_fifo|                                                       ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo                                                                         ; scfifo                                            ; work         ;
;                |scfifo_en91:auto_generated|                                                        ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated                                              ; scfifo_en91                                       ; work         ;
;                   |a_dpfifo_lt91:dpfifo|                                                           ; 27 (13)             ; 24 (10)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo                         ; a_dpfifo_lt91                                     ; work         ;
;                      |altsyncram_70i1:FIFOram|                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram ; altsyncram_70i1                                   ; work         ;
;                      |cntr_hgb:rd_ptr_msb|                                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_hgb:rd_ptr_msb     ; cntr_hgb                                          ; work         ;
;                      |cntr_igb:wr_ptr|                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_igb:wr_ptr         ; cntr_igb                                          ; work         ;
;                      |cntr_ug7:usedw_counter|                                                      ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_ug7:usedw_counter  ; cntr_ug7                                          ; work         ;
;       |custom_master:d_cache_write|                                                                ; 84 (0)              ; 72 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write                                                                                                                                                             ; custom_master                                     ; sdram        ;
;          |write_master:a_write_master|                                                             ; 84 (57)             ; 72 (48)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master                                                                                                                                 ; write_master                                      ; sdram        ;
;             |scfifo:the_user_to_master_fifo|                                                       ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo                                                                                                  ; scfifo                                            ; work         ;
;                |scfifo_pj91:auto_generated|                                                        ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated                                                                       ; scfifo_pj91                                       ; work         ;
;                   |a_dpfifo_0q91:dpfifo|                                                           ; 27 (13)             ; 24 (10)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo                                                  ; a_dpfifo_0q91                                     ; work         ;
;                      |altsyncram_70i1:FIFOram|                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|altsyncram_70i1:FIFOram                          ; altsyncram_70i1                                   ; work         ;
;                      |cntr_hgb:rd_ptr_msb|                                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|cntr_hgb:rd_ptr_msb                              ; cntr_hgb                                          ; work         ;
;                      |cntr_igb:wr_ptr|                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|cntr_igb:wr_ptr                                  ; cntr_igb                                          ; work         ;
;                      |cntr_ug7:usedw_counter|                                                      ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|cntr_ug7:usedw_counter                           ; cntr_ug7                                          ; work         ;
;       |custom_master:i_cache_read|                                                                 ; 98 (0)              ; 78 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read                                                                                                                                                              ; custom_master                                     ; sdram        ;
;          |latency_aware_read_master:a_latency_aware_read_master|                                   ; 98 (71)             ; 78 (54)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master                                                                                                        ; latency_aware_read_master                         ; sdram        ;
;             |scfifo:the_master_to_user_fifo|                                                       ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo                                                                         ; scfifo                                            ; work         ;
;                |scfifo_en91:auto_generated|                                                        ; 27 (0)              ; 24 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated                                              ; scfifo_en91                                       ; work         ;
;                   |a_dpfifo_lt91:dpfifo|                                                           ; 27 (13)             ; 24 (10)                   ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo                         ; a_dpfifo_lt91                                     ; work         ;
;                      |altsyncram_70i1:FIFOram|                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram ; altsyncram_70i1                                   ; work         ;
;                      |cntr_hgb:rd_ptr_msb|                                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_hgb:rd_ptr_msb     ; cntr_hgb                                          ; work         ;
;                      |cntr_igb:wr_ptr|                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_igb:wr_ptr         ; cntr_igb                                          ; work         ;
;                      |cntr_ug7:usedw_counter|                                                      ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_ug7:usedw_counter  ; cntr_ug7                                          ; work         ;
;       |sdram_mm_interconnect_0:mm_interconnect_0|                                                  ; 210 (0)             ; 178 (0)                   ; 128               ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0                                                                                                                                               ; sdram_mm_interconnect_0                           ; sdram        ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                    ; altera_avalon_sc_fifo                             ; sdram        ;
;             |altsyncram:mem_rtl_0|                                                                 ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                               ; altsyncram                                        ; work         ;
;                |altsyncram_40n1:auto_generated|                                                    ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                ; altsyncram_40n1                                   ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                ; 32 (32)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                      ; altera_avalon_sc_fifo                             ; sdram        ;
;          |altera_merlin_master_agent:d_cache_read_avalon_master_agent|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent                                                                                   ; altera_merlin_master_agent                        ; sdram        ;
;          |altera_merlin_master_agent:d_cache_write_avalon_master_agent|                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent                                                                                  ; altera_merlin_master_agent                        ; sdram        ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                     ; 9 (6)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                           ; altera_merlin_slave_agent                         ; sdram        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                             ; altera_merlin_burst_uncompressor                  ; sdram        ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                       ; 47 (47)             ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                             ; altera_merlin_width_adapter                       ; sdram        ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                       ; 49 (49)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                             ; altera_merlin_width_adapter                       ; sdram        ;
;          |sdram_mm_interconnect_0_cmd_mux:cmd_mux|                                                 ; 55 (49)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                       ; sdram_mm_interconnect_0_cmd_mux                   ; sdram        ;
;             |altera_merlin_arbitrator:arb|                                                         ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                          ; altera_merlin_arbitrator                          ; sdram        ;
;          |sdram_mm_interconnect_0_rsp_demux:rsp_demux|                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                   ; sdram_mm_interconnect_0_rsp_demux                 ; sdram        ;
;       |sdram_pll_0:pll_0|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_pll_0:pll_0                                                                                                                                                                       ; sdram_pll_0                                       ; sdram        ;
;          |altera_pll:altera_pll_i|                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                               ; altera_pll                                        ; work         ;
;       |sdram_sdram_controller:sdram_controller|                                                    ; 205 (154)           ; 238 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller                                                                                                                                                 ; sdram_sdram_controller                            ; sdram        ;
;          |sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module| ; 51 (51)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module                                                         ; sdram_sdram_controller_input_efifo_module         ; sdram        ;
+----------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_a6n1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 512          ; 13           ; 512          ; 13           ; 6656  ; None ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_43n1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 32           ; 17           ; 32           ; 17           ; 544   ; None ;
; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|altsyncram_70i1:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                    ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0                                                                                                                                                                                 ; sdram.qsys      ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0                                                                                                                                       ; sdram.qsys      ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                           ; sdram.qsys      ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                       ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                       ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux                                                                                               ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent                                                                          ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator                                                                ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router                                                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_001                                                                                             ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_002                                                                                             ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003                                                                                         ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux                                                                                               ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                   ; sdram.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                            ; sdram.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                              ; sdram.qsys      ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                         ; sdram.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                     ; sdram.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                     ; sdram.qsys      ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                         ; sdram.qsys      ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_pll_0:pll_0                                                                                                                                                               ; sdram.qsys      ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|altera_reset_controller:rst_controller                                                                                                                                          ; sdram.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller                                                                                                                                         ; sdram.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|state                                ;
+--------------------+--------------------+------------------+-------------------+-------------------+
; Name               ; state.STATE_REFILL ; state.STATE_WAIT ; state.STATE_FLUSH ; state.STATE_READY ;
+--------------------+--------------------+------------------+-------------------+-------------------+
; state.STATE_READY  ; 0                  ; 0                ; 0                 ; 0                 ;
; state.STATE_FLUSH  ; 0                  ; 0                ; 1                 ; 1                 ;
; state.STATE_WAIT   ; 0                  ; 1                ; 0                 ; 1                 ;
; state.STATE_REFILL ; 1                  ; 0                ; 0                 ; 1                 ;
+--------------------+--------------------+------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_next            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_state                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+-------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                    ;
+------------+------------+------------+------------+-------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                             ;
+------------+------------+------------+------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|i_state              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                          ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:d_cache_write|write_master:a_write_master|control_fixed_location_d1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                              ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_pass_through.rw_addr[5]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[0,1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:d_cache_write|write_master:a_write_master|length[0,1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[0,1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.rw_addr[5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; mips_core:MIPS_CORE|pr_m2w:PR_M2W|o_wb.rw_addr[5]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.is_mem_access                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.valid                                                                                              ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[25]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[25]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[24]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[24]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[23]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[23]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[22]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[22]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[21]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[21]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[20]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[20]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[19]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[19]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[18]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[18]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[17]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[17]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[16]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[16]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[15]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[15]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[14]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[14]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[13]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[13]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[12]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[12]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[11]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[11]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[10]                                                                                                                                ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[10]                                                                                           ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[9]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[9]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[8]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[8]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[7]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[7]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[6]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[6]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[5]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[5]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[4]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[4]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[3]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[3]                                                                                            ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.alu_result[2]                                                                                                                                 ; Merged with mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.addr[2]                                                                                            ;
; mips_core:MIPS_CORE|llsc_module:LLSC_mod|LLAddr[27..31]                                                                                                                                                ; Merged with mips_core:MIPS_CORE|llsc_module:LLSC_mod|LLAddr[26]                                                                                                  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[4]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[4]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[3]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[3]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[2]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[2]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[1]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[1]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[0]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[0]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[5]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[5]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[6]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[6]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[7]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[7]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[8]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[8]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[9]                                                                                                                       ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[9]                                                                     ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[10]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[10]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[11]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[11]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[12]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[12]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[13]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[13]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[14]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[14]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[15]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[15]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[16]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[16]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[17]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[17]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[18]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[18]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[19]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[19]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[20]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[20]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[21]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[21]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[22]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[22]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[23]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[23]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[24]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[24]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[25]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[25]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[26]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[26]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[27]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[27]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[28]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[28]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[29]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[29]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[30]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[30]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|new_data[31]                                                                                                                      ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data[31]                                                                    ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                     ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                   ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][78]                               ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                    ; Merged with sdram:u0|sdram_sdram_controller:sdram_controller|i_addr[12]                                                                                          ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[0]                                                                     ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[1]                   ;
; sdram:u0|sdram_sdram_controller:sdram_controller|active_dqm[1]                                                                                                                                         ; Merged with sdram:u0|sdram_sdram_controller:sdram_controller|active_dqm[0]                                                                                       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_0[17]                                                   ; Merged with sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_0[16] ;
; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_1[17]                                                   ; Merged with sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_1[16] ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent|hold_waitrequest                                                                       ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent|hold_waitrequest                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent|hold_waitrequest                                                                        ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent|hold_waitrequest                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][77]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][79]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][78]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][55]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][51]                                                                                 ; Merged with sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                               ;
; mips_core:MIPS_CORE|llsc_module:LLSC_mod|LLAddr[26]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][79]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][51]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_0[16]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_1[16]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_sdram_controller:sdram_controller|active_dqm[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_dqm[0,1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                           ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                           ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|state~4                                                                                                                                                            ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|state~5                                                                                                                                                            ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_next~9                                                                                                                                              ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_next~10                                                                                                                                             ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_next~13                                                                                                                                             ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_next~14                                                                                                                                             ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_next~16                                                                                                                                             ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_next~4                                                                                                                                              ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_next~5                                                                                                                                              ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_next~6                                                                                                                                              ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_state~14                                                                                                                                            ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_state~15                                                                                                                                            ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_state~16                                                                                                                                            ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1024                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1025                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1026                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1027                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1028                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1029                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1030                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1031                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1032                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1033                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1034                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1035                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1036                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1037                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1038                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1039                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1040                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1041                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1042                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1043                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1044                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1045                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1046                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1047                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1048                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1049                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1050                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1051                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1052                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1053                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1054                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1055                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1056                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1057                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1058                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1059                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1060                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1061                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1062                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1063                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1064                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1065                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1066                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1067                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1068                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1069                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1070                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1071                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1072                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1073                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1074                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1075                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1076                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1077                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1078                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1079                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1080                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1081                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1082                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1083                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1084                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1085                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1086                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1087                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1088                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1089                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1090                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1091                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1092                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1093                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1094                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1095                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1096                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1097                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1098                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1099                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1100                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1101                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1102                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1103                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1104                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1105                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1106                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1107                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1108                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1109                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1110                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1111                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1112                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1113                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1114                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1115                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1116                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1117                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1118                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1119                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1120                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1121                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1122                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1123                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1124                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1125                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1126                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1127                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1128                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1129                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1130                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1131                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1132                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1133                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1134                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1135                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1136                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1137                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1138                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1139                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1140                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1141                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1142                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1143                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1144                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1145                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1146                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1147                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1148                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1149                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1150                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1151                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1152                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1153                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1154                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1155                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1156                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1157                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1158                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1159                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1160                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1161                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1162                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1163                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1164                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1165                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1166                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1167                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1168                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1169                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1170                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1171                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1172                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1173                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1174                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1175                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1176                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1177                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1178                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1179                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1180                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1181                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1182                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1183                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1184                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1185                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1186                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1187                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1188                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1189                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1190                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1191                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1192                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1193                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1194                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1195                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1196                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1197                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1198                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1199                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1200                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1201                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1202                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1203                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1204                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1205                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1206                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1207                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1208                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1209                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1210                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1211                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1212                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1213                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1214                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1215                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1216                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1217                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1218                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1219                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1220                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1221                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1222                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1223                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1224                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1225                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1226                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1227                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1228                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1229                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1230                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1231                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1232                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1233                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1234                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1235                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1236                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1237                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1238                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1239                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1240                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1241                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1242                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1243                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1244                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1245                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1246                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1247                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1248                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1249                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1250                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1251                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1252                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1253                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1254                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1255                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1256                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1257                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1258                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1259                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1260                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1261                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1262                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1263                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1264                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1265                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1266                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1267                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1268                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1269                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1270                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1271                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1272                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1273                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1274                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1275                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1276                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1277                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1278                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1279                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1280                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1281                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1282                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1283                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1284                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1285                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1286                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1287                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1288                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1289                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1290                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1291                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1292                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1293                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1294                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1295                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1296                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1297                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1298                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1299                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1300                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1301                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1302                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1303                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1304                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1305                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1306                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1307                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1308                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1309                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1310                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1311                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1312                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1313                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1314                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1315                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1316                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1317                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1318                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1319                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1320                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1321                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1322                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1323                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1324                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1325                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1326                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1327                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1328                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1329                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1330                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1331                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1332                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1333                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1334                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1335                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1336                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1337                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1338                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1339                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1340                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1341                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1342                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1343                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1344                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1345                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1346                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1347                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1348                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1349                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1350                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1351                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1352                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1353                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1354                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1355                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1356                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1357                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1358                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1359                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1360                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1361                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1362                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1363                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1364                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1365                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1366                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1367                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1368                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1369                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1370                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1371                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1372                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1373                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1374                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1375                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1376                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1377                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1378                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1379                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1380                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1381                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1382                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1383                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1384                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1385                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1386                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1387                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1388                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1389                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1390                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1391                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1392                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1393                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1394                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1395                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1396                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1397                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1398                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1399                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1400                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1401                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1402                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1403                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1404                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1405                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1406                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1407                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1408                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1409                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1410                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1411                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1412                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1413                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1414                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1415                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1416                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1417                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1418                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1419                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1420                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1421                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1422                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1423                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1424                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1425                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1426                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1427                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1428                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1429                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1430                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1431                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1432                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1433                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1434                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1435                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1436                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1437                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1438                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1439                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1440                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1441                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1442                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1443                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1444                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1445                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1446                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1447                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1448                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1449                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1450                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1451                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1452                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1453                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1454                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1455                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1456                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1457                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1458                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1459                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1460                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1461                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1462                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1463                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1464                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1465                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1466                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1467                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1468                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1469                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1470                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1471                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1472                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1473                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1474                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1475                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1476                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1477                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1478                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1479                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1480                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1481                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1482                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1483                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1484                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1485                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1486                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1487                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1488                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1489                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1490                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1491                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1492                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1493                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1494                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1495                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1496                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1497                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1498                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1499                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1500                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1501                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1502                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1503                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1504                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1505                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1506                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1507                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1508                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1509                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1510                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1511                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1512                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1513                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1514                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1515                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1516                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1517                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1518                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1519                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1520                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1521                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1522                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1523                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1524                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1525                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1526                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1527                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1528                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1529                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1530                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1531                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1532                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1533                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1534                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1535                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1536                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1537                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1538                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1539                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1540                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1541                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1542                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1543                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1544                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1545                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1546                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1547                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1548                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1549                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1550                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1551                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1552                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1553                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1554                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1555                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1556                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1557                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1558                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1559                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1560                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1561                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1562                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1563                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1564                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1565                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1566                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1567                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1568                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1569                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1570                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1571                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1572                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1573                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1574                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1575                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1576                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1577                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1578                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1579                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1580                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1581                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1582                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1583                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1584                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1585                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1586                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1587                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1588                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1589                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1590                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1591                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1592                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1593                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1594                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1595                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1596                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1597                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1598                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1599                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1600                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1601                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1602                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1603                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1604                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1605                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1606                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1607                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1608                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1609                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1610                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1611                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1612                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1613                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1614                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1615                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1616                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1617                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1618                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1619                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1620                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1621                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1622                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1623                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1624                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1625                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1626                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1627                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1628                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1629                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1630                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1631                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1632                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1633                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1634                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1635                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1636                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1637                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1638                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1639                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1640                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1641                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1642                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1643                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1644                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1645                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1646                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1647                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1648                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1649                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1650                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1651                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1652                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1653                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1654                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1655                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1656                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1657                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1658                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1659                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1660                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1661                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1662                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1663                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1664                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1665                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1666                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1667                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1668                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1669                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1670                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1671                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1672                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1673                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1674                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1675                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1676                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1677                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1678                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1679                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1680                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1681                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1682                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1683                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1684                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1685                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1686                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1687                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1688                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1689                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1690                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1691                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1692                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1693                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1694                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1695                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1696                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1697                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1698                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1699                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1700                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1701                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1702                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1703                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1704                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1705                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1706                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1707                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1708                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1709                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1710                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1711                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1712                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1713                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1714                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1715                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1716                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1717                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1718                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1719                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1720                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1721                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1722                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1723                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1724                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1725                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1726                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1727                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1728                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1729                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1730                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1731                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1732                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1733                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1734                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1735                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1736                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1737                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1738                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1739                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1740                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1741                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1742                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1743                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1744                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1745                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1746                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1747                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1748                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1749                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1750                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1751                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1752                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1753                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1754                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1755                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1756                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1757                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1758                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1759                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1760                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1761                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1762                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1763                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1764                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1765                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1766                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1767                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1768                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1769                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1770                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1771                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1772                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1773                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1774                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1775                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1776                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1777                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1778                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1779                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1780                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1781                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1782                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1783                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1784                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1785                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1786                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1787                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1788                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1789                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1790                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1791                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1792                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1793                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1794                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1795                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1796                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1797                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1798                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1799                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1800                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1801                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1802                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1803                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1804                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1805                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1806                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1807                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1808                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1809                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1810                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1811                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1812                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1813                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1814                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1815                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1816                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1817                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1818                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1819                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1820                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1821                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1822                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1823                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1824                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1825                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1826                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1827                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1828                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1829                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1830                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1831                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1832                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1833                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1834                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1835                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1836                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1837                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1838                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1839                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1840                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1841                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1842                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1843                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1844                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1845                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1846                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1847                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1848                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1849                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1850                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1851                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1852                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1853                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1854                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1855                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1856                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1857                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1858                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1859                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1860                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1861                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1862                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1863                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1864                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1865                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1866                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1867                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1868                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1869                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1870                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1871                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1872                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1873                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1874                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1875                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1876                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1877                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1878                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1879                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1880                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1881                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1882                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1883                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1884                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1885                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1886                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1887                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1888                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1889                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1890                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1891                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1892                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1893                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1894                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1895                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1896                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1897                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1898                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1899                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1900                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1901                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1902                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1903                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1904                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1905                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1906                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1907                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1908                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1909                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1910                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1911                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1912                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1913                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1914                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1915                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1916                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1917                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1918                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1919                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1920                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1921                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1922                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1923                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1924                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1925                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1926                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1927                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1928                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1929                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1930                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1931                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1932                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1933                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1934                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1935                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1936                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1937                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1938                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1939                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1940                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1941                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1942                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1943                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1944                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1945                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1946                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1947                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1948                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1949                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1950                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1951                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1952                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1953                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1954                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1955                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1956                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1957                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1958                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1959                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1960                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1961                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1962                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1963                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1964                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1965                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1966                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1967                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1968                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1969                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1970                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1971                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1972                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1973                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1974                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1975                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1976                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1977                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1978                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1979                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1980                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1981                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1982                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1983                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1984                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1985                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1986                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1987                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1988                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1989                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1990                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1991                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1992                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1993                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1994                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1995                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1996                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1997                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1998                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~1999                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2000                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2001                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2002                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2003                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2004                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2005                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2006                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2007                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2008                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2009                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2010                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2011                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2012                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2013                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2014                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2015                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2016                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2017                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2018                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2019                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2020                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2021                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2022                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2023                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2024                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2025                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2026                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2027                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2028                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2029                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2030                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2031                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2032                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2033                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2034                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2035                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2036                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2037                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2038                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2039                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2040                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2041                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2042                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2043                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2044                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2045                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2046                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|reg_file:REG_FILE|regs~2047                                                                                                                                                        ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                 ; Lost fanout                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..25]            ; Lost fanout                                                                                                                                                      ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|new_data_flag                                                                                                                     ; Merged with mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|new_data_flag                                                                                 ;
; Total Number of Removed Registers = 1638                                                                                                                                                               ;                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                          ; due to stuck port data_in      ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in      ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[2],                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][55],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                               ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                          ; due to stuck port clock_enable ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][51],                                                                              ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[1]                                                                                      ; Stuck at GND                   ; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_0[16],                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in      ; sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entry_1[16],                                                ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_sdram_controller:sdram_controller|active_dqm[0],                                                                                                                                      ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_sdram_controller:sdram_controller|m_dqm[0],                                                                                                                                           ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                            ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost Fanouts                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                          ;                                ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]             ;
; mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_pass_through.rw_addr[5]                                                                                                                          ; Stuck at GND                   ; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_pass_through.rw_addr[5],                                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in      ; mips_core:MIPS_CORE|pr_m2w:PR_M2W|o_wb.rw_addr[5]                                                                                                                                                    ;
; sdram:u0|custom_master:d_cache_write|write_master:a_write_master|length[0]                                                                                                               ; Stuck at GND                   ; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[1],                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in      ; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[0]                                                                                                  ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                      ; Stuck at GND                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                               ;
;                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                         ; Stuck at VCC                   ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3378  ;
; Number of registers using Synchronous Clear  ; 336   ;
; Number of registers using Synchronous Load   ; 236   ;
; Number of registers using Asynchronous Clear ; 1408  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1916  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:u0|sdram_sdram_controller:sdram_controller|m_cmd[1]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_cmd[3]                                                                                   ; 1       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_cmd[2]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|m_cmd[0]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_addr[12]                                                                                 ; 11      ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 530     ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_cmd[1]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_cmd[3]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_cmd[2]                                                                                   ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|i_cmd[0]                                                                                   ; 2       ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent|hold_waitrequest             ; 6       ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|refresh_counter[5]                                                                         ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|refresh_counter[6]                                                                         ; 2       ;
; sdram:u0|sdram_sdram_controller:sdram_controller|refresh_counter[2]                                                                         ; 2       ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 3       ;
; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|databank_select[0]                                                                                      ; 2       ;
; mips_core:MIPS_CORE|pr_e2m:PR_E2M|o_d_cache_input.mem_action                                                                                ; 2       ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|databank_select[0]                                                                                      ; 3       ;
; mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_pass_through.mem_action                                                                             ; 1       ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                         ; 2       ;
; Total number of inverted registers = 22                                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                             ; Megafunction                                                                                                            ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|o_rdata[0..12]                                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|data_rtl_0                             ; RAM  ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|o_rdata[0..16]                                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|data_rtl_0                             ; RAM  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|o_rdata[0..31]                             ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|data_rtl_0               ; RAM  ;
; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_payload[0..15] ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.is_ll                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|fetch_unit:FETCH_UNIT|o_pc_current.pc[24]                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[10]                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|address[14]                                                                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:d_cache_write|write_master:a_write_master|length[14]                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|llsc_module:LLSC_mod|LLAddr[21]                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_pass_through.recovery_target[16]                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|address[5]                                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[16]                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|address[20]                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |mips_cpu|sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|length[13]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |mips_cpu|sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|address[18]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_dqm[1]                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|databank_select[3]                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module|entries[0] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op1[27]                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_bank[1]                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_addr[11]                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op2[30]                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_addr[4]                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_addr[3]                                                                                          ;
; 9:1                ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_i2d:PR_I2D|o_inst.data[8]                                                                                                    ;
; 66:1               ; 2 bits    ; 88 LEs        ; 18 LEs               ; 70 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.alu_ctl[3]                                                                                            ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|active_addr[14]                                                                                    ;
; 20:1               ; 11 bits   ; 143 LEs       ; 55 LEs               ; 88 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op2[19]                                                                                               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op2[12]                                                                                               ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op2[6]                                                                                                ;
; 80:1               ; 6 bits    ; 318 LEs       ; 96 LEs               ; 222 LEs                ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_pass_through.rw_addr[3]                                                                                     ;
; 83:1               ; 5 bits    ; 275 LEs       ; 70 LEs               ; 205 LEs                ; Yes        ; |mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|o_alu_input.op2[1]                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|m_data[7]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft1                                                                                                              ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftRight2                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftRight2                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftRight3                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft1                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft1                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft1                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftRight0                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftRight1                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft0                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft0                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft0                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft0                                                                                                              ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|ShiftLeft0                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|databank_we[2]                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE|branch_decoded.target[1]                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|fetch_unit:FETCH_UNIT|o_pc_next.pc[8]                                                                                           ;
; 5:1                ; 26 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT|out.rs_data[11]                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT|out.rt_data[6]                                                                                        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|mem_stage_glue:MEM_STAGE_GLUE|o_write_back.rw_data[2]                                                                           ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE|branch_decoded.target[19]                                                                      ;
; 512:1              ; 2 bits    ; 682 LEs       ; 682 LEs              ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE|Mux0                                                                                                            ;
; 9:1                ; 11 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE|branch_decoded.target[4]                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE|branch_decoded.target[23]                                                                      ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE|branch_decoded.target[5]                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|Selector35                                                                                         ;
; 15:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |mips_cpu|mips_core:MIPS_CORE|decoder:DECODER|out.rt_addr[4]                                                                                                  ;
; 128:1              ; 3 bits    ; 255 LEs       ; 39 LEs               ; 216 LEs                ; No         ; |mips_cpu|mips_core:MIPS_CORE|decoder:DECODER|out.uses_rs                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|Selector31                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller|Selector27                                                                                         ;
; 81:1               ; 3 bits    ; 162 LEs       ; 36 LEs               ; 126 LEs                ; No         ; |mips_cpu|mips_core:MIPS_CORE|decoder:DECODER|out.rs_addr[0]                                                                                                  ;
; 43:1               ; 8 bits    ; 224 LEs       ; 208 LEs              ; 16 LEs                 ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[22]                                                                                                          ;
; 41:1               ; 5 bits    ; 135 LEs       ; 130 LEs              ; 5 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[8]                                                                                                           ;
; 41:1               ; 3 bits    ; 81 LEs        ; 78 LEs               ; 3 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[14]                                                                                                          ;
; 45:1               ; 2 bits    ; 60 LEs        ; 52 LEs               ; 8 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[9]                                                                                                           ;
; 49:1               ; 3 bits    ; 96 LEs        ; 90 LEs               ; 6 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[30]                                                                                                          ;
; 47:1               ; 3 bits    ; 93 LEs        ; 90 LEs               ; 3 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[3]                                                                                                           ;
; 47:1               ; 2 bits    ; 62 LEs        ; 56 LEs               ; 6 LEs                  ; No         ; |mips_cpu|mips_core:MIPS_CORE|alu:ALU|out.result[26]                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo|altsyncram_70i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+----------------------------+
; Assignment                  ; Value ; From ; To                         ;
+-----------------------------+-------+------+----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0            ;
+-----------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_a6n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_c6n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_43n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0|altsyncram_u2n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; MASTER_DIRECTION    ; 0     ; Signed Integer                                     ;
; DATA_WIDTH          ; 32    ; Signed Integer                                     ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                     ;
; FIFO_DEPTH          ; 32    ; Signed Integer                                     ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                     ;
; ADDRESS_WIDTH       ; 26    ; Signed Integer                                     ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                     ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                     ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                                               ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                                               ;
; ADDRESSWIDTH    ; 26    ; Signed Integer                                                                                               ;
; FIFODEPTH       ; 32    ; Signed Integer                                                                                               ;
; FIFODEPTH_LOG2  ; 5     ; Signed Integer                                                                                               ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_en91 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write ;
+---------------------+-------+-----------------------------------------------------+
; Parameter Name      ; Value ; Type                                                ;
+---------------------+-------+-----------------------------------------------------+
; MASTER_DIRECTION    ; 1     ; Signed Integer                                      ;
; DATA_WIDTH          ; 32    ; Signed Integer                                      ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                      ;
; FIFO_DEPTH          ; 32    ; Signed Integer                                      ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                      ;
; ADDRESS_WIDTH       ; 26    ; Signed Integer                                      ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                      ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                      ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                      ;
+---------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write|write_master:a_write_master ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                      ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                      ;
; ADDRESSWIDTH    ; 26    ; Signed Integer                                                                      ;
; FIFODEPTH       ; 32    ; Signed Integer                                                                      ;
; FIFODEPTH_LOG2  ; 5     ; Signed Integer                                                                      ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_pj91 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; MASTER_DIRECTION    ; 0     ; Signed Integer                                     ;
; DATA_WIDTH          ; 32    ; Signed Integer                                     ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                     ;
; FIFO_DEPTH          ; 32    ; Signed Integer                                     ;
; FIFO_DEPTH_LOG2     ; 5     ; Signed Integer                                     ;
; ADDRESS_WIDTH       ; 26    ; Signed Integer                                     ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                     ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                     ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                                               ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                                               ;
; ADDRESSWIDTH    ; 26    ; Signed Integer                                                                                               ;
; FIFODEPTH       ; 32    ; Signed Integer                                                                                               ;
; FIFODEPTH_LOG2  ; 5     ; Signed Integer                                                                                               ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_en91 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; normal                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 80    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 77    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 77    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 79    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 2     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 61    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 63    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 66    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 76    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 77    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 79    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 81    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 81    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_001|sdram_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_002|sdram_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 61    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 58    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 57    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 80    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 53    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 80    ; Signed Integer                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 53    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 54    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 56    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 75    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 76    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 57    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 58    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 77    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 79    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 80    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 72    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 74    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 75    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 76    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 98    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 71    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 72    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 74    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 93    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 94    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 75    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 76    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 95    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 97    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 98    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 54    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 56    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 75    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 76    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 57    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 58    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 77    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 79    ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 80    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE ;
+--------------------+-------+-----------------------------------------------------+
; Parameter Name     ; Value ; Type                                                ;
+--------------------+-------+-----------------------------------------------------+
; INDEX_WIDTH        ; 5     ; Signed Integer                                      ;
; BLOCK_OFFSET_WIDTH ; 2     ; Signed Integer                                      ;
+--------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 17    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 17    ; Signed Integer                                                                                       ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE ;
+--------------------+-------+-----------------------------------------------------+
; Parameter Name     ; Value ; Type                                                ;
+--------------------+-------+-----------------------------------------------------+
; INDEX_WIDTH        ; 9     ; Signed Integer                                      ;
; BLOCK_OFFSET_WIDTH ; 2     ; Signed Integer                                      ;
+--------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                     ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 13    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 13    ; Signed Integer                                                                                       ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 13                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 13                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_a6n1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c6n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c6n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c6n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c6n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 17                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 17                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43n1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_u2n1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                        ;
; Entity Instance            ; sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                       ;
; Entity Instance            ; sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo                          ;
;     -- FIFO Type           ; Single Clock                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                       ;
; Entity Instance            ; sdram:u0|custom_master:i_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                       ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                 ;
; Entity Instance                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 13                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 13                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 17                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 17                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE" ;
+------+---------+----------+---------------------------------------------------------+
; Port ; Type    ; Severity ; Details                                                 ;
+------+---------+----------+---------------------------------------------------------+
; out  ; Unknown ; Warning  ;                                                         ;
+------+---------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                             ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|custom_master:i_cache_read"     ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; master_write           ; Output ; Info     ; Explicitly unconnected ;
; master_writedata       ; Output ; Info     ; Explicitly unconnected ;
; master_burstcount      ; Output ; Info     ; Explicitly unconnected ;
; control_write_base     ; Input  ; Info     ; Stuck at GND           ;
; control_write_length   ; Input  ; Info     ; Stuck at GND           ;
; user_write_buffer      ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_input_data ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_full       ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|custom_master:d_cache_write"     ;
+-------------------------+--------+----------+------------------------+
; Port                    ; Type   ; Severity ; Details                ;
+-------------------------+--------+----------+------------------------+
; master_read             ; Output ; Info     ; Explicitly unconnected ;
; master_readdata         ; Input  ; Info     ; Stuck at GND           ;
; master_readdatavalid    ; Input  ; Info     ; Stuck at GND           ;
; master_burstcount       ; Output ; Info     ; Explicitly unconnected ;
; control_read_base       ; Input  ; Info     ; Stuck at GND           ;
; control_read_length     ; Input  ; Info     ; Stuck at GND           ;
; control_early_done      ; Output ; Info     ; Explicitly unconnected ;
; user_read_buffer        ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_output_data ; Output ; Info     ; Explicitly unconnected ;
; user_data_available     ; Output ; Info     ; Explicitly unconnected ;
+-------------------------+--------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0|custom_master:d_cache_read"     ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; master_write           ; Output ; Info     ; Explicitly unconnected ;
; master_writedata       ; Output ; Info     ; Explicitly unconnected ;
; master_burstcount      ; Output ; Info     ; Explicitly unconnected ;
; control_write_base     ; Input  ; Info     ; Stuck at GND           ;
; control_write_length   ; Input  ; Info     ; Stuck at GND           ;
; user_write_buffer      ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_input_data ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_full       ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:u0"                                              ;
+--------------------------------------+--------+----------+------------------------+
; Port                                 ; Type   ; Severity ; Details                ;
+--------------------------------------+--------+----------+------------------------+
; d_cache_read_control_fixed_location  ; Input  ; Info     ; Stuck at GND           ;
; d_cache_read_control_early_done      ; Output ; Info     ; Explicitly unconnected ;
; d_cache_write_control_fixed_location ; Input  ; Info     ; Stuck at GND           ;
; i_cache_read_control_fixed_location  ; Input  ; Info     ; Stuck at GND           ;
; i_cache_read_control_early_done      ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3378                        ;
;     CLR               ; 707                         ;
;     CLR SCLR          ; 39                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 1229                        ;
;     ENA CLR           ; 281                         ;
;     ENA CLR SCLR      ; 241                         ;
;     ENA CLR SCLR SLD  ; 27                          ;
;     ENA CLR SLD       ; 112                         ;
;     ENA SCLR          ; 26                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 96                          ;
;     plain             ; 616                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 5137                        ;
;     arith             ; 313                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 254                         ;
;         2 data inputs ; 54                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 566                         ;
;         7 data inputs ; 566                         ;
;     normal            ; 4202                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 284                         ;
;         3 data inputs ; 628                         ;
;         4 data inputs ; 718                         ;
;         5 data inputs ; 1068                        ;
;         6 data inputs ; 1484                        ;
;     shared            ; 56                          ;
;         2 data inputs ; 56                          ;
; boundary_port         ; 109                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 398                         ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 8.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 20 08:21:35 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv
    Info (12023): Found entity 1: llsc_input_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv Line: 11
    Info (12023): Found entity 2: llsc_output_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv Line: 21
    Info (12023): Found entity 3: llsc_module File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv
    Info (12023): Found entity 1: cache_bank File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 17
    Info (12023): Found entity 2: cache_bank_core File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v
    Info (12023): Found entity 1: sdr File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v Line: 48
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv
    Info (12023): Found entity 1: reg_file_output_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv Line: 16
    Info (12023): Found entity 2: reg_file File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv
    Info (12023): Found entity 1: pr_i2d File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv Line: 15
    Info (12023): Found entity 2: pr_d2e File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv Line: 58
    Info (12023): Found entity 3: pr_e2m File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv Line: 159
    Info (12023): Found entity 4: pr_m2w File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv Line: 235
Info (12021): Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv
    Info (12022): Found design unit 1: mips_core_pkg (SystemVerilog) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv Line: 11
Info (12021): Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv
    Info (12023): Found entity 1: load_pc_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 12
    Info (12023): Found entity 2: pc_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 20
    Info (12023): Found entity 3: cache_output_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 27
    Info (12023): Found entity 4: branch_decoded_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 35
    Info (12023): Found entity 5: alu_pass_through_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 49
    Info (12023): Found entity 6: branch_result_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 67
    Info (12023): Found entity 7: d_cache_pass_through_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 77
    Info (12023): Found entity 8: write_back_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 88
    Info (12023): Found entity 9: hazard_control_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 97
    Info (12023): Found entity 10: issue_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv
    Info (12023): Found entity 1: i_cache File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv
    Info (12023): Found entity 1: hazard_controller File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv Line: 16
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv
    Info (12023): Found entity 1: decode_stage_glue File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv Line: 13
    Info (12023): Found entity 2: ex_stage_glue File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv Line: 57
    Info (12023): Found entity 3: mem_stage_glue File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv
    Info (12023): Found entity 1: forward_unit File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv
    Info (12023): Found entity 1: fetch_unit File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/decoder.sv
    Info (12023): Found entity 1: decoder_output_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
    Info (12023): Found entity 2: decoder File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/d_cache.sv
    Info (12023): Found entity 1: d_cache_input_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 27
    Info (12023): Found entity 2: d_cache File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file mips_core/branch_controller.sv
    Info (12023): Found entity 1: branch_controller File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 13
    Info (12023): Found entity 2: branch_predictor_always_not_taken File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 53
    Info (12023): Found entity 3: branch_predictor_always_taken File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 77
    Info (12023): Found entity 4: branch_predictor_backward_taken_forward_not_taken File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 100
    Info (12023): Found entity 5: branch_predictor_2bit File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 128
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/alu.sv
    Info (12023): Found entity 1: alu_input_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/alu.sv Line: 15
    Info (12023): Found entity 2: alu_output_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/alu.sv Line: 28
    Info (12023): Found entity 3: alu File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/alu.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file pass_done_interface.sv
    Info (12023): Found entity 1: pass_done_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/pass_done_interface.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv
    Info (12022): Found design unit 1: mips_cpu_pkg (SystemVerilog) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mips_cpu.sv
    Info (12023): Found entity 1: mips_cpu File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v
    Info (12023): Found entity 1: sdram_mm_interconnect_0 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_rsp_mux File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_rsp_demux File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_cmd_mux File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_cmd_demux File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_router_003_default_decode File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: sdram_mm_interconnect_0_router_003 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_router_default_decode File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: sdram_mm_interconnect_0_router File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v
    Info (12023): Found entity 1: sdram_sdram_controller_input_efifo_module File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 21
    Info (12023): Found entity 2: sdram_sdram_controller File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v
    Info (12023): Found entity 1: sdram_sdram_controller_test_component_ram_module File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 21
    Info (12023): Found entity 2: sdram_sdram_controller_test_component File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v
    Info (12023): Found entity 1: sdram_pll_0 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v
    Info (12023): Found entity 1: custom_master File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v
    Info (12023): Found entity 1: burst_write_master File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_write_master.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v
    Info (12023): Found entity 1: burst_read_master File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_read_master.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v
    Info (12023): Found entity 1: latency_aware_read_master File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 45
Warning (10275): Verilog HDL Module Instantiation warning at mips_core.sv(153): ignored dangling comma in List of Port Connections File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv
    Info (12023): Found entity 1: mips_core File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file memory_interfaces.sv
    Info (12023): Found entity 1: mem_write_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/memory_interfaces.sv Line: 12
    Info (12023): Found entity 2: mem_read_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/memory_interfaces.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/instruction_queue.sv
    Info (12023): Found entity 1: instruction_Queue_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 3
    Info (12023): Found entity 2: instruction_Queue File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/register_map_table.sv
    Info (12023): Found entity 1: register_Map_Table_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 3
    Info (12023): Found entity 2: register_Map_Table File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/free_list.sv
    Info (12023): Found entity 1: free_List File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/free_list.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/active_list.sv
    Info (12023): Found entity 1: active_List_ifc File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/active_list.sv Line: 4
    Info (12023): Found entity 2: active_List File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/active_list.sv Line: 14
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 682
Info (12127): Elaborating entity "mips_cpu" for the top level hierarchy
Warning (10034): Output port "HEX0" at mips_cpu.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
Warning (10034): Output port "HEX1" at mips_cpu.sv(44) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
Warning (10034): Output port "HEX2" at mips_cpu.sv(45) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
Warning (10034): Output port "HEX3" at mips_cpu.sv(46) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
Warning (10034): Output port "HEX4" at mips_cpu.sv(47) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
Warning (10034): Output port "HEX5" at mips_cpu.sv(48) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
Warning (10034): Output port "LEDR[9..2]" at mips_cpu.sv(54) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
Info (12128): Elaborating entity "mem_read_ifc" for hierarchy "mem_read_ifc:i_cache_read" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 66
Info (12128): Elaborating entity "mem_write_ifc" for hierarchy "mem_write_ifc:d_cache_write" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 67
Info (12128): Elaborating entity "pass_done_ifc" for hierarchy "pass_done_ifc:pass_done" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 70
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:u0" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 138
Info (12128): Elaborating entity "custom_master" for hierarchy "sdram:u0|custom_master:d_cache_read" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 114
Info (12128): Elaborating entity "latency_aware_read_master" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 141
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
Info (12130): Elaborated megafunction instantiation "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
Info (12133): Instantiated megafunction "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf
    Info (12023): Found entity 1: scfifo_en91 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_en91" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf
    Info (12023): Found entity 1: a_dpfifo_lt91 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_lt91" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf
    Info (12023): Found entity 1: altsyncram_70i1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_70i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70i1" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cmpr_4l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cmpr_4l8:three_comparison" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_hgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_hgb:rd_ptr_msb" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_ug7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_ug7:usedw_counter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/cntr_igb.tdf Line: 26
Info (12128): Elaborating entity "cntr_igb" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_igb:wr_ptr" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf Line: 59
Info (12128): Elaborating entity "custom_master" for hierarchy "sdram:u0|custom_master:d_cache_write" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 152
Info (12128): Elaborating entity "write_master" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 199
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
Info (12130): Elaborated megafunction instantiation "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
Info (12133): Instantiated megafunction "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" with the following parameter: File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf
    Info (12023): Found entity 1: scfifo_pj91 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_pj91" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf
    Info (12023): Found entity 1: a_dpfifo_0q91 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/a_dpfifo_0q91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_0q91" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf Line: 37
Info (12128): Elaborating entity "sdram_pll_0" for hierarchy "sdram:u0|sdram_pll_0:pll_0" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 198
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
Info (12133): Instantiated megafunction "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sdram_sdram_controller" for hierarchy "sdram:u0|sdram_sdram_controller:sdram_controller" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 221
Info (12128): Elaborating entity "sdram_sdram_controller_input_efifo_module" for hierarchy "sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 298
Info (12128): Elaborating entity "sdram_mm_interconnect_0" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 253
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 286
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 470
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 551
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 632
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 713
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 797
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 838
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 895
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_default_decode" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_003" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_003_default_decode" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "sdram_mm_interconnect_0_cmd_demux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1010
Info (12128): Elaborating entity "sdram_mm_interconnect_0_cmd_mux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1073
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sdram_mm_interconnect_0_rsp_demux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "sdram_mm_interconnect_0_rsp_mux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1119
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1219
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1285
Info (12128): Elaborating entity "sdram_mm_interconnect_0_avalon_st_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1314
Info (12128): Elaborating entity "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram:u0|altera_reset_controller:rst_controller" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v Line: 316
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "mips_core" for hierarchy "mips_core:MIPS_CORE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 149
Warning (10036): Verilog HDL or VHDL warning at mips_core.sv(310): object "pcfile" assigned a value but never read File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 310
Warning (10036): Verilog HDL or VHDL warning at mips_core.sv(311): object "wbfile" assigned a value but never read File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 311
Info (12128): Elaborating entity "decoder_output_ifc" for hierarchy "mips_core:MIPS_CORE|decoder_output_ifc:register_map_output" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 32
Info (12128): Elaborating entity "pc_ifc" for hierarchy "mips_core:MIPS_CORE|pc_ifc:if_pc_current" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 40
Info (12128): Elaborating entity "cache_output_ifc" for hierarchy "mips_core:MIPS_CORE|cache_output_ifc:if_i_cache_output" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 42
Info (12128): Elaborating entity "reg_file_output_ifc" for hierarchy "mips_core:MIPS_CORE|reg_file_output_ifc:dec_reg_file_output" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 50
Info (12128): Elaborating entity "branch_decoded_ifc" for hierarchy "mips_core:MIPS_CORE|branch_decoded_ifc:dec_branch_decoded" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 52
Info (12128): Elaborating entity "alu_input_ifc" for hierarchy "mips_core:MIPS_CORE|alu_input_ifc:dec_alu_input" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 53
Info (12128): Elaborating entity "alu_pass_through_ifc" for hierarchy "mips_core:MIPS_CORE|alu_pass_through_ifc:dec_alu_pass_through" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 54
Info (12128): Elaborating entity "alu_output_ifc" for hierarchy "mips_core:MIPS_CORE|alu_output_ifc:ex_alu_output" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 62
Info (12128): Elaborating entity "llsc_input_ifc" for hierarchy "mips_core:MIPS_CORE|llsc_input_ifc:ex_llsc_input" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 63
Info (12128): Elaborating entity "branch_result_ifc" for hierarchy "mips_core:MIPS_CORE|branch_result_ifc:ex_branch_result" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 64
Info (12128): Elaborating entity "d_cache_input_ifc" for hierarchy "mips_core:MIPS_CORE|d_cache_input_ifc:ex_d_cache_input" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 65
Info (12128): Elaborating entity "d_cache_pass_through_ifc" for hierarchy "mips_core:MIPS_CORE|d_cache_pass_through_ifc:ex_d_cache_pass_through" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 66
Info (12128): Elaborating entity "llsc_output_ifc" for hierarchy "mips_core:MIPS_CORE|llsc_output_ifc:llsc_mem_output" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 70
Info (12128): Elaborating entity "write_back_ifc" for hierarchy "mips_core:MIPS_CORE|write_back_ifc:mem_write_back" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 77
Info (12128): Elaborating entity "hazard_control_ifc" for hierarchy "mips_core:MIPS_CORE|hazard_control_ifc:i2i_hc" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 84
Info (12128): Elaborating entity "load_pc_ifc" for hierarchy "mips_core:MIPS_CORE|load_pc_ifc:load_pc" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 89
Info (12128): Elaborating entity "fetch_unit" for hierarchy "mips_core:MIPS_CORE|fetch_unit:FETCH_UNIT" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 104
Info (12128): Elaborating entity "i_cache" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 114
Warning (10230): Verilog HDL assignment warning at i_cache.sv(149): truncated value with size 32 to match size of target (26) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv Line: 149
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv Line: 103
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv Line: 125
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "pr_i2d" for hierarchy "mips_core:MIPS_CORE|pr_i2d:PR_I2D" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 130
Info (12128): Elaborating entity "decoder" for hierarchy "mips_core:MIPS_CORE|decoder:DECODER" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 139
Warning (10175): Verilog HDL warning at decoder.sv(553): ignoring unsupported system task File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 553
Info (12128): Elaborating entity "register_Map_Table" for hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 145
Warning (10855): Verilog HDL warning at register_map_table.sv(18): initial value for variable free_list should be constant File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 18
Warning (10034): Output port "out.alu_ctl" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.valid" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.branch_target" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_branch_jump" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_jump" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_jump_reg" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_mem_access" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.mem_action" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.immediate" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.uses_immediate" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_ll" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_sc" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Warning (10034): Output port "out.is_sw" at register_map_table.sv(11) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 11
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[31][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[30][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[29][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[28][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[27][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[26][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[25][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[24][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[23][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[22][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[21][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[20][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[19][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[18][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[17][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[16][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[15][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[14][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[13][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[12][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[11][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[10][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[9][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[8][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[7][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[6][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[5][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[4][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[3][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[2][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[1][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "register_Map_Table.MapTable[0][5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[63]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[62]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[61]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[60]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[59]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[58]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[57]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[56]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[55]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[54]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[53]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[52]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[51]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[50]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[49]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[48]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[47]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[46]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[45]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[44]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[43]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[42]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[41]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[40]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[39]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[38]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[37]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[36]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[35]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[34]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[33]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[32]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[31]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[30]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[29]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[28]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[27]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[26]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[25]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[24]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[23]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[22]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[21]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[20]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[19]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[18]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[17]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[16]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[15]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[14]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[13]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[12]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[11]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[10]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[9]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[8]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[7]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[6]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[5]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[4]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[3]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[2]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[1]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (10041): Inferred latch for "free_list[0]" at register_map_table.sv(33) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 33
Info (12128): Elaborating entity "register_Map_Table_ifc" for hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|register_Map_Table_ifc:register_Map_Table" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/register_map_table.sv Line: 15
Info (12128): Elaborating entity "instruction_Queue" for hierarchy "mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 153
Warning (10230): Verilog HDL assignment warning at instruction_queue.sv(76): truncated value with size 32 to match size of target (1) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 76
Warning (10034): Output port "out.alu_ctl" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.valid" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.branch_target" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_branch_jump" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_jump" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_jump_reg" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.rs_addr" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_mem_access" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.mem_action" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.uses_rs" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.rt_addr" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.uses_rt" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.immediate" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.uses_immediate" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.rw_addr" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.uses_rw" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_ll" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_sc" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Warning (10034): Output port "out.is_sw" at instruction_queue.sv(43) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 43
Info (12128): Elaborating entity "instruction_Queue_ifc" for hierarchy "mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE|instruction_Queue_ifc:Instr_Queue" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 44
Warning (12158): Entity "instruction_Queue_ifc" contains only dangling pins File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/instruction_queue.sv Line: 44
Info (12128): Elaborating entity "reg_file" for hierarchy "mips_core:MIPS_CORE|reg_file:REG_FILE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 162
Info (12128): Elaborating entity "forward_unit" for hierarchy "mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 176
Info (12128): Elaborating entity "decode_stage_glue" for hierarchy "mips_core:MIPS_CORE|decode_stage_glue:DEC_STAGE_GLUE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 186
Info (12128): Elaborating entity "pr_d2e" for hierarchy "mips_core:MIPS_CORE|pr_d2e:PR_D2E" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 201
Info (12128): Elaborating entity "alu" for hierarchy "mips_core:MIPS_CORE|alu:ALU" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 210
Info (12128): Elaborating entity "llsc_module" for hierarchy "mips_core:MIPS_CORE|llsc_module:LLSC_mod" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 216
Info (12128): Elaborating entity "ex_stage_glue" for hierarchy "mips_core:MIPS_CORE|ex_stage_glue:EX_STAGE_GLUE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 226
Info (12128): Elaborating entity "pr_e2m" for hierarchy "mips_core:MIPS_CORE|pr_e2m:PR_E2M" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 241
Info (12128): Elaborating entity "d_cache" for hierarchy "mips_core:MIPS_CORE|d_cache:D_CACHE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 254
Warning (10230): Verilog HDL assignment warning at d_cache.sv(171): truncated value with size 32 to match size of target (26) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 171
Warning (10230): Verilog HDL assignment warning at d_cache.sv(185): truncated value with size 32 to match size of target (26) File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 185
Info (10264): Verilog HDL Case Statement information at d_cache.sv(312): all case item expressions in this case statement are onehot File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 312
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 120
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv Line: 142
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "mem_stage_glue" for hierarchy "mips_core:MIPS_CORE|mem_stage_glue:MEM_STAGE_GLUE" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 266
Info (12128): Elaborating entity "pr_m2w" for hierarchy "mips_core:MIPS_CORE|pr_m2w:PR_M2W" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 277
Info (12128): Elaborating entity "hazard_controller" for hierarchy "mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv Line: 304
Warning (10034): Output port "i2i_hc.flush" at hazard_controller.sv(33) has no driver File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv Line: 33
Info (12128): Elaborating entity "branch_controller" for hierarchy "mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv Line: 49
Info (12128): Elaborating entity "branch_predictor_backward_taken_forward_not_taken" for hierarchy "mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_backward_taken_forward_not_taken:PREDICTOR" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv Line: 40
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.valid" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.uses_rw" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.uses_rt" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.uses_rs" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.uses_immediate" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rw_addr[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rt_addr[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.rs_addr[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.mem_action" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_sw" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_sc" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_mem_access" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_ll" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_jump_reg" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_jump" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.is_branch_jump" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[31]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[30]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[29]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[28]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[27]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[26]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[25]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[24]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[23]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[22]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[21]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[20]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[19]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[18]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[17]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[16]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.immediate[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[25]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[24]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[23]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[22]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[21]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[20]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[19]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[18]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[17]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[16]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.branch_target[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.alu_ctl[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.alu_ctl[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.alu_ctl[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.alu_ctl[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Warning (12161): Node "mips_core:MIPS_CORE|decoder_output_ifc:instruction_issue_output|decoder_output_ifc.alu_ctl[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/decoder.sv Line: 14
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mips_core:MIPS_CORE|reg_file:REG_FILE|regs" is uninferred due to asynchronous read logic File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv Line: 37
Info (19000): Inferred 11 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 13
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[2].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[1].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a6n1.tdf
    Info (12023): Found entity 1: altsyncram_a6n1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_a6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "mips_core:MIPS_CORE|d_cache:D_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6n1.tdf
    Info (12023): Found entity 1: altsyncram_c6n1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_c6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf
    Info (12023): Found entity 1: altsyncram_43n1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_43n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[3].databank|cache_bank_core:BANK_CORE|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf
    Info (12023): Found entity 1: altsyncram_u2n1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_u2n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/db/altsyncram_40n1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 33
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 39
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 43
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 44
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 45
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 46
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 47
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 48
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1291 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 24
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 25
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 51
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 51
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 51
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 51
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.sv Line: 58
Info (21057): Implemented 7406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6897 logic cells
    Info (21064): Implemented 398 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings
    Info: Peak virtual memory: 5008 megabytes
    Info: Processing ended: Thu May 20 08:22:06 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg.


