# FPGA-Digital-Clock-with-Alarm-Verilog-Vivado-Simulation-
A digital clock implemented in Verilog, featuring timekeeping, 7-segment display, and an alarm system. Fully testable in simulation .
ðŸ§  Features
âœ… Real-time clock: Hours, Minutes, Seconds counter

âœ… Alarm functionality with settable time

âœ… FSM-based alarm control using buttons

âœ… 7-segment display output for HH:MM

âœ… Debounced input buttons

âœ… Testbench included for full simulation

âœ… Fully synthesizable Verilog (Vivado/ISE)

 Project Structure
text
Copy
Edit
â”œâ”€â”€ clock_divider.v         # Generates 1Hz & 1kHz clocks
â”œâ”€â”€ time_counter.v          # Counts hours, minutes, seconds
â”œâ”€â”€ display_controller.v    # Drives 7-segment display (optional in sim)
â”œâ”€â”€ alarm_fsm.v             # FSM to set & trigger alarm
â”œâ”€â”€ debounce.v              # Cleans up noisy button signals
â”œâ”€â”€ digital_clock_top.v     # Top-level module connecting everything
â”œâ”€â”€ tb_digital_clock_top.v  # Simulation testbench
â””â”€â”€ digital_clock.vcd       # Optional waveform output (for GTKWave)


ðŸš€ How to Run the Simulation
# Compile all Verilog files
iverilog -o sim.out *.v

# Run the simulation
vvp sim.out

# View waveform
digital_clock.vcd
ðŸ§ª Using Vivado (xsim)
Open Vivado > Create New Project > Add Sources (all .v files)

Set tb_digital_clock_top as top module for simulation

Run simulation and view waveforms

 Block Diagram
    +--------------------+
        |  clock_divider.v   | --> 1Hz, 1kHz
        +--------------------+
                  |
        +--------------------+
        |   time_counter.v   | --> Hours, Minutes, Seconds
        +--------------------+
                  |
        +--------------------+
        |   alarm_fsm.v      | <-- btn_set, btn_mode
        +--------------------+
                  |
        +--------------------+       +----------------------+
        | debounce.v (x2)    |       | display_controller.v |
        +--------------------+       +----------------------+
                  |                           |
        +---------------------------------------------+
        |           digital_clock_top.v               |
        +---------------------------------------------+
ðŸ“¸ Screenshots / Waveform Output
(Vivado waveform viewer )

â° Alarm triggering after 2 minutes

ðŸŸ¢ Button presses and state transitions

ðŸ§  Time increment logic in simulation

ðŸ“Œ Skills 
RTL design (Verilog)

FSM design

Simulation testbenches

Clock management & debouncing

Design hierarchy and modularity

Vivado simulation workflow
