

================================================================
== Vivado HLS Report for 'conv3x3_bn_act'
================================================================
* Date:           Mon Sep  6 00:44:31 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |    57619|   527361| 0.288 ms | 2.637 ms |  57611|  514563| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                            |                         |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |          Instance          |          Module         |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +----------------------------+-------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |matrix_vector_act_un_5_U0   |matrix_vector_act_un_5   |    57610|   230410|  0.288 ms |  1.152 ms |  57610|  230410|   none  |
        |SWU_U0                      |SWU                      |     6642|   514562| 33.210 us |  2.573 ms |   6642|  514562|   none  |
        |StreamingDataWidthCo_7_U0   |StreamingDataWidthCo_7   |       23|      643|  0.115 us |  3.215 us |     23|     643|   none  |
        |StreamingDataWidthCo_18_U0  |StreamingDataWidthCo_18  |       23|      643|  0.115 us |  3.215 us |     23|     643|   none  |
        |padding555_U0               |padding555               |    13290|    13290| 66.450 us | 66.450 us |  13290|   13290|   none  |
        +----------------------------+-------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |        0|      -|       40|      576|    -|
|Instance             |       22|    106|     5658|     5839|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|        1|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       22|    106|     5699|     6430|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      3|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+------+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+-------------------------+---------+-------+------+------+-----+
    |SWU_U0                      |SWU                      |        4|      4|   496|  1318|    0|
    |StreamingDataWidthCo_18_U0  |StreamingDataWidthCo_18  |        0|      2|   192|   326|    0|
    |StreamingDataWidthCo_7_U0   |StreamingDataWidthCo_7   |        0|      2|   349|   239|    0|
    |matrix_vector_act_un_5_U0   |matrix_vector_act_un_5   |       18|     98|  4347|  3576|    0|
    |padding555_U0               |padding555               |        0|      0|   274|   380|    0|
    +----------------------------+-------------------------+---------+-------+------+------+-----+
    |Total                       |                         |       22|    106|  5658|  5839|    0|
    +----------------------------+-------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |adj_out_V_V_U      |        0|  5|   0|    -|     2|   64|      128|
    |mvau_out_V_V_U     |        0|  5|   0|    -|     2|   32|       64|
    |padding_out_V_V_U  |        0|  5|   0|    -|     2|  128|      256|
    |reps_c1_i_U        |        0|  5|   0|    -|     2|   32|       64|
    |reps_c2_i_U        |        0|  5|   0|    -|     2|   32|       64|
    |reps_c3_i_U        |        0|  5|   0|    -|     2|   32|       64|
    |reps_c_i_U         |        0|  5|   0|    -|     2|   32|       64|
    |swu_out_V_V_U      |        0|  5|   0|    -|     2|  128|      256|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 40|   0|    0|    16|  480|      960|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_idle           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done      |    and   |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   6|           3|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_start         |  in |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|start_out        | out |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|start_write      | out |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_clk           |  in |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv3x3_bn_act | return value |
|in_V_V_dout      |  in |  128|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|out_V_V_din      | out |  256|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |     out_V_V    |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |      reps      |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |      reps      |    pointer   |
|reps_read        | out |    1|   ap_fifo  |      reps      |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |    reps_out    |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |    reps_out    |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |    reps_out    |    pointer   |
+-----------------+-----+-----+------------+----------------+--------------+

