Info: Start Nativelink Simulation process
Info: NativeLink has detected a mixed Verilog and VHDL design -- verilog simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneive
Quartus root          :  /home/lucia/intelFPGA_lite/20.1/quartus/linux64/
Quartus sim root      :  /home/lucia/intelFPGA_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /home/lucia/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File TestSinglCycleProcessor_run_msim_rtl_verilog.do already exists - backing up current file as TestSinglCycleProcessor_run_msim_rtl_verilog.do.bak
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
