
piter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a48  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08002bdc  08002bdc  00003bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fbc  08002fbc  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002fbc  08002fbc  00003fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002fc4  08002fc4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fc4  08002fc4  00003fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fc8  08002fc8  00003fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002fcc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08002fd8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08002fd8  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081f0  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001515  00000000  00000000  0000c22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0000d748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000743  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b8d  00000000  00000000  0000e7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009c5c  00000000  00000000  00024380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b1d7  00000000  00000000  0002dfdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b91b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028ac  00000000  00000000  000b91f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000bbaa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002bc4 	.word	0x08002bc4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002bc4 	.word	0x08002bc4

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <Servo_SetAngle>:
/* * --- Твоя Servo_Init() видалена, бо MX_TIM2_Init() робить те саме ---
 * --- (Але твоя Servo_SetAngle залишається, вона потрібна) ---
 */

/* --- Установка кута серви (0–180 градусів) --- */
void Servo_SetAngle(uint8_t channel, float angle) {
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	ed87 0a00 	vstr	s0, [r7]
 800050c:	71fb      	strb	r3, [r7, #7]
    if (angle < 0) angle = 0;
 800050e:	edd7 7a00 	vldr	s15, [r7]
 8000512:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800051a:	d502      	bpl.n	8000522 <Servo_SetAngle+0x22>
 800051c:	f04f 0300 	mov.w	r3, #0
 8000520:	603b      	str	r3, [r7, #0]
    if (angle > 180) angle = 180;
 8000522:	edd7 7a00 	vldr	s15, [r7]
 8000526:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000588 <Servo_SetAngle+0x88>
 800052a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800052e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000532:	dd01      	ble.n	8000538 <Servo_SetAngle+0x38>
 8000534:	4b15      	ldr	r3, [pc, #84]	@ (800058c <Servo_SetAngle+0x8c>)
 8000536:	603b      	str	r3, [r7, #0]
    // 1000 імпульсів (1мс) + (кут * 1000 / 180) -> 1000..2000
    uint16_t pulse = 1000 + (uint16_t)((angle / 180.0f) * 1000.0f);
 8000538:	ed97 7a00 	vldr	s14, [r7]
 800053c:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8000588 <Servo_SetAngle+0x88>
 8000540:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000544:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000590 <Servo_SetAngle+0x90>
 8000548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800054c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000550:	ee17 3a90 	vmov	r3, s15
 8000554:	b29b      	uxth	r3, r3
 8000556:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800055a:	81fb      	strh	r3, [r7, #14]
    if (channel == 1) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse);
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	2b01      	cmp	r3, #1
 8000560:	d104      	bne.n	800056c <Servo_SetAngle+0x6c>
 8000562:	4b0c      	ldr	r3, [pc, #48]	@ (8000594 <Servo_SetAngle+0x94>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	89fa      	ldrh	r2, [r7, #14]
 8000568:	635a      	str	r2, [r3, #52]	@ 0x34
    else if (channel == 2) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse);
}
 800056a:	e006      	b.n	800057a <Servo_SetAngle+0x7a>
    else if (channel == 2) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse);
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	2b02      	cmp	r3, #2
 8000570:	d103      	bne.n	800057a <Servo_SetAngle+0x7a>
 8000572:	4b08      	ldr	r3, [pc, #32]	@ (8000594 <Servo_SetAngle+0x94>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	89fa      	ldrh	r2, [r7, #14]
 8000578:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800057a:	bf00      	nop
 800057c:	3714      	adds	r7, #20
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	43340000 	.word	0x43340000
 800058c:	43340000 	.word	0x43340000
 8000590:	447a0000 	.word	0x447a0000
 8000594:	20000028 	.word	0x20000028

08000598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fa29 	bl	80009f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config(); // <--- Тепер ця функція визначена нижче
 80005a2:	f000 f857 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 f919 	bl	80007dc <MX_GPIO_Init>
  MX_TIM2_Init();
 80005aa:	f000 f8b3 	bl	8000714 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // --- ЗАПУСКАЄМО PWM (MX_TIM2_Init цього не робить) ---
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005ae:	2100      	movs	r1, #0
 80005b0:	4823      	ldr	r0, [pc, #140]	@ (8000640 <main+0xa8>)
 80005b2:	f001 f993 	bl	80018dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80005b6:	2104      	movs	r1, #4
 80005b8:	4821      	ldr	r0, [pc, #132]	@ (8000640 <main+0xa8>)
 80005ba:	f001 f98f 	bl	80018dc <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float t = 0;
 80005be:	f04f 0300 	mov.w	r3, #0
 80005c2:	60fb      	str	r3, [r7, #12]
  while (1)
  {
    float x = 90 + 45 * sinf(t);       // азимут коливається 45–135°
 80005c4:	ed97 0a03 	vldr	s0, [r7, #12]
 80005c8:	f001 fdcc 	bl	8002164 <sinf>
 80005cc:	eef0 7a40 	vmov.f32	s15, s0
 80005d0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000644 <main+0xac>
 80005d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005d8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000648 <main+0xb0>
 80005dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80005e0:	edc7 7a02 	vstr	s15, [r7, #8]
    float y = 45 + 30 * sinf(0.7f*t);  // піднесення 15–75°
 80005e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80005e8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800064c <main+0xb4>
 80005ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005f0:	eeb0 0a67 	vmov.f32	s0, s15
 80005f4:	f001 fdb6 	bl	8002164 <sinf>
 80005f8:	eef0 7a40 	vmov.f32	s15, s0
 80005fc:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000604:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000644 <main+0xac>
 8000608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800060c:	edc7 7a01 	vstr	s15, [r7, #4]

    Servo_SetAngle(1, x);
 8000610:	ed97 0a02 	vldr	s0, [r7, #8]
 8000614:	2001      	movs	r0, #1
 8000616:	f7ff ff73 	bl	8000500 <Servo_SetAngle>
    Servo_SetAngle(2, y);
 800061a:	ed97 0a01 	vldr	s0, [r7, #4]
 800061e:	2002      	movs	r0, #2
 8000620:	f7ff ff6e 	bl	8000500 <Servo_SetAngle>

    t += 0.05f;
 8000624:	edd7 7a03 	vldr	s15, [r7, #12]
 8000628:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000650 <main+0xb8>
 800062c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000630:	edc7 7a03 	vstr	s15, [r7, #12]
    HAL_Delay(20);
 8000634:	2014      	movs	r0, #20
 8000636:	f000 fa4f 	bl	8000ad8 <HAL_Delay>
  {
 800063a:	bf00      	nop
 800063c:	e7c2      	b.n	80005c4 <main+0x2c>
 800063e:	bf00      	nop
 8000640:	20000028 	.word	0x20000028
 8000644:	42340000 	.word	0x42340000
 8000648:	42b40000 	.word	0x42b40000
 800064c:	3f333333 	.word	0x3f333333
 8000650:	3d4ccccd 	.word	0x3d4ccccd

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) // <--- Повернув втрачену функцію
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	@ 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f001 fd52 	bl	800210c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b23      	ldr	r3, [pc, #140]	@ (800070c <SystemClock_Config+0xb8>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a22      	ldr	r2, [pc, #136]	@ (800070c <SystemClock_Config+0xb8>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b20      	ldr	r3, [pc, #128]	@ (800070c <SystemClock_Config+0xb8>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <SystemClock_Config+0xbc>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000710 <SystemClock_Config+0xbc>)
 80006a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <SystemClock_Config+0xbc>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fc93 	bl	8000ff4 <HAL_RCC_OscConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006d4:	f000 f89c 	bl	8000810 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fef6 	bl	80014e4 <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006fe:	f000 f887 	bl	8000810 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	@ 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071a:	f107 0320 	add.w	r3, r7, #32
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]
 8000732:	615a      	str	r2, [r3, #20]
 8000734:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 8000738:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800073c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 8000740:	2253      	movs	r2, #83	@ 0x53
 8000742:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 800074c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000750:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000752:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800075e:	481e      	ldr	r0, [pc, #120]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 8000760:	f001 f86c 	bl	800183c <HAL_TIM_PWM_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800076a:	f000 f851 	bl	8000810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4619      	mov	r1, r3
 800077c:	4816      	ldr	r0, [pc, #88]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 800077e:	f001 fc57 	bl	8002030 <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000788:	f000 f842 	bl	8000810 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078c:	2360      	movs	r3, #96	@ 0x60
 800078e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0; // <--- Неважливо, ми все одно перезапишемо це
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 80007a4:	f001 f94a 	bl	8001a3c <HAL_TIM_PWM_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80007ae:	f000 f82f 	bl	8000810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2204      	movs	r2, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 80007ba:	f001 f93f 	bl	8001a3c <HAL_TIM_PWM_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80007c4:	f000 f824 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007c8:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <MX_TIM2_Init+0xc4>)
 80007ca:	f000 f86f 	bl	80008ac <HAL_TIM_MspPostInit>

}
 80007ce:	bf00      	nop
 80007d0:	3728      	adds	r7, #40	@ 0x28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000028 	.word	0x20000028

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_GPIO_Init+0x30>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a08      	ldr	r2, [pc, #32]	@ (800080c <MX_GPIO_Init+0x30>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_GPIO_Init+0x30>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) // <--- Це єдина правильна версія
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000814:	b672      	cpsid	i
}
 8000816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <Error_Handler+0x8>

0800081c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	4b10      	ldr	r3, [pc, #64]	@ (8000868 <HAL_MspInit+0x4c>)
 8000828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800082a:	4a0f      	ldr	r2, [pc, #60]	@ (8000868 <HAL_MspInit+0x4c>)
 800082c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000830:	6453      	str	r3, [r2, #68]	@ 0x44
 8000832:	4b0d      	ldr	r3, [pc, #52]	@ (8000868 <HAL_MspInit+0x4c>)
 8000834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	603b      	str	r3, [r7, #0]
 8000842:	4b09      	ldr	r3, [pc, #36]	@ (8000868 <HAL_MspInit+0x4c>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000846:	4a08      	ldr	r2, [pc, #32]	@ (8000868 <HAL_MspInit+0x4c>)
 8000848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800084c:	6413      	str	r3, [r2, #64]	@ 0x40
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <HAL_MspInit+0x4c>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000856:	603b      	str	r3, [r7, #0]
 8000858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800087c:	d10d      	bne.n	800089a <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000886:	4a08      	ldr	r2, [pc, #32]	@ (80008a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	6413      	str	r3, [r2, #64]	@ 0x40
 800088e:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800

080008ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b4:	f107 030c 	add.w	r3, r7, #12
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008cc:	d11d      	bne.n	800090a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <HAL_TIM_MspPostInit+0x68>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000914 <HAL_TIM_MspPostInit+0x68>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b0d      	ldr	r3, [pc, #52]	@ (8000914 <HAL_TIM_MspPostInit+0x68>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008ea:	2303      	movs	r3, #3
 80008ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80008fa:	2301      	movs	r3, #1
 80008fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	4619      	mov	r1, r3
 8000904:	4804      	ldr	r0, [pc, #16]	@ (8000918 <HAL_TIM_MspPostInit+0x6c>)
 8000906:	f000 f9f1 	bl	8000cec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800090a:	bf00      	nop
 800090c:	3720      	adds	r7, #32
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40023800 	.word	0x40023800
 8000918:	40020000 	.word	0x40020000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000972:	f000 f891 	bl	8000a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000980:	4b06      	ldr	r3, [pc, #24]	@ (800099c <SystemInit+0x20>)
 8000982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000986:	4a05      	ldr	r2, [pc, #20]	@ (800099c <SystemInit+0x20>)
 8000988:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800098c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009a4:	f7ff ffea 	bl	800097c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009a8:	480c      	ldr	r0, [pc, #48]	@ (80009dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009aa:	490d      	ldr	r1, [pc, #52]	@ (80009e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009ac:	4a0d      	ldr	r2, [pc, #52]	@ (80009e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a0a      	ldr	r2, [pc, #40]	@ (80009e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009c0:	4c0a      	ldr	r4, [pc, #40]	@ (80009ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ce:	f001 fba5 	bl	800211c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d2:	f7ff fde1 	bl	8000598 <main>
  bx  lr    
 80009d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80009dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e4:	08002fcc 	.word	0x08002fcc
  ldr r2, =_sbss
 80009e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009ec:	20000074 	.word	0x20000074

080009f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC_IRQHandler>
	...

080009f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <HAL_Init+0x40>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a34 <HAL_Init+0x40>)
 80009fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a04:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <HAL_Init+0x40>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a0a      	ldr	r2, [pc, #40]	@ (8000a34 <HAL_Init+0x40>)
 8000a0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a10:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a07      	ldr	r2, [pc, #28]	@ (8000a34 <HAL_Init+0x40>)
 8000a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a1c:	2003      	movs	r0, #3
 8000a1e:	f000 f931 	bl	8000c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a22:	200f      	movs	r0, #15
 8000a24:	f000 f808 	bl	8000a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a28:	f7ff fef8 	bl	800081c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40023c00 	.word	0x40023c00

08000a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <HAL_InitTick+0x54>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_InitTick+0x58>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 f93b 	bl	8000cd2 <HAL_SYSTICK_Config>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00e      	b.n	8000a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2b0f      	cmp	r3, #15
 8000a6a:	d80a      	bhi.n	8000a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a74:	f000 f911 	bl	8000c9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a78:	4a06      	ldr	r2, [pc, #24]	@ (8000a94 <HAL_InitTick+0x5c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e000      	b.n	8000a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	20000008 	.word	0x20000008
 8000a94:	20000004 	.word	0x20000004

08000a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <HAL_IncTick+0x20>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_IncTick+0x24>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a04      	ldr	r2, [pc, #16]	@ (8000abc <HAL_IncTick+0x24>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	20000070 	.word	0x20000070

08000ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <HAL_GetTick+0x14>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20000070 	.word	0x20000070

08000ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ae0:	f7ff ffee 	bl	8000ac0 <HAL_GetTick>
 8000ae4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000af0:	d005      	beq.n	8000afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000af2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <HAL_Delay+0x44>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	461a      	mov	r2, r3
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	4413      	add	r3, r2
 8000afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000afe:	bf00      	nop
 8000b00:	f7ff ffde 	bl	8000ac0 <HAL_GetTick>
 8000b04:	4602      	mov	r2, r0
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d8f7      	bhi.n	8000b00 <HAL_Delay+0x28>
  {
  }
}
 8000b10:	bf00      	nop
 8000b12:	bf00      	nop
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000008 	.word	0x20000008

08000b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f003 0307 	and.w	r3, r3, #7
 8000b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b30:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <__NVIC_SetPriorityGrouping+0x44>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b52:	4a04      	ldr	r2, [pc, #16]	@ (8000b64 <__NVIC_SetPriorityGrouping+0x44>)
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	60d3      	str	r3, [r2, #12]
}
 8000b58:	bf00      	nop
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <__NVIC_GetPriorityGrouping+0x18>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	0a1b      	lsrs	r3, r3, #8
 8000b72:	f003 0307 	and.w	r3, r3, #7
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	6039      	str	r1, [r7, #0]
 8000b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	db0a      	blt.n	8000bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	b2da      	uxtb	r2, r3
 8000b9c:	490c      	ldr	r1, [pc, #48]	@ (8000bd0 <__NVIC_SetPriority+0x4c>)
 8000b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba2:	0112      	lsls	r2, r2, #4
 8000ba4:	b2d2      	uxtb	r2, r2
 8000ba6:	440b      	add	r3, r1
 8000ba8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bac:	e00a      	b.n	8000bc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4908      	ldr	r1, [pc, #32]	@ (8000bd4 <__NVIC_SetPriority+0x50>)
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	f003 030f 	and.w	r3, r3, #15
 8000bba:	3b04      	subs	r3, #4
 8000bbc:	0112      	lsls	r2, r2, #4
 8000bbe:	b2d2      	uxtb	r2, r2
 8000bc0:	440b      	add	r3, r1
 8000bc2:	761a      	strb	r2, [r3, #24]
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000e100 	.word	0xe000e100
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b089      	sub	sp, #36	@ 0x24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bec:	69fb      	ldr	r3, [r7, #28]
 8000bee:	f1c3 0307 	rsb	r3, r3, #7
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	bf28      	it	cs
 8000bf6:	2304      	movcs	r3, #4
 8000bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	3304      	adds	r3, #4
 8000bfe:	2b06      	cmp	r3, #6
 8000c00:	d902      	bls.n	8000c08 <NVIC_EncodePriority+0x30>
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	3b03      	subs	r3, #3
 8000c06:	e000      	b.n	8000c0a <NVIC_EncodePriority+0x32>
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	43da      	mvns	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	401a      	ands	r2, r3
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2a:	43d9      	mvns	r1, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c30:	4313      	orrs	r3, r2
         );
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3724      	adds	r7, #36	@ 0x24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c50:	d301      	bcc.n	8000c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c52:	2301      	movs	r3, #1
 8000c54:	e00f      	b.n	8000c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c56:	4a0a      	ldr	r2, [pc, #40]	@ (8000c80 <SysTick_Config+0x40>)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c5e:	210f      	movs	r1, #15
 8000c60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c64:	f7ff ff8e 	bl	8000b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c68:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <SysTick_Config+0x40>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6e:	4b04      	ldr	r3, [pc, #16]	@ (8000c80 <SysTick_Config+0x40>)
 8000c70:	2207      	movs	r2, #7
 8000c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	e000e010 	.word	0xe000e010

08000c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff ff47 	bl	8000b20 <__NVIC_SetPriorityGrouping>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b086      	sub	sp, #24
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	60b9      	str	r1, [r7, #8]
 8000ca4:	607a      	str	r2, [r7, #4]
 8000ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cac:	f7ff ff5c 	bl	8000b68 <__NVIC_GetPriorityGrouping>
 8000cb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	68b9      	ldr	r1, [r7, #8]
 8000cb6:	6978      	ldr	r0, [r7, #20]
 8000cb8:	f7ff ff8e 	bl	8000bd8 <NVIC_EncodePriority>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cc2:	4611      	mov	r1, r2
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff5d 	bl	8000b84 <__NVIC_SetPriority>
}
 8000cca:	bf00      	nop
 8000ccc:	3718      	adds	r7, #24
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff ffb0 	bl	8000c40 <SysTick_Config>
 8000ce0:	4603      	mov	r3, r0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	@ 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
 8000d06:	e159      	b.n	8000fbc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d08:	2201      	movs	r2, #1
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	697a      	ldr	r2, [r7, #20]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d1c:	693a      	ldr	r2, [r7, #16]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f040 8148 	bne.w	8000fb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f003 0303 	and.w	r3, r3, #3
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d005      	beq.n	8000d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d130      	bne.n	8000da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	2203      	movs	r2, #3
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	43db      	mvns	r3, r3
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	4013      	ands	r3, r2
 8000d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	69ba      	ldr	r2, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d74:	2201      	movs	r2, #1
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4013      	ands	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	091b      	lsrs	r3, r3, #4
 8000d8a:	f003 0201 	and.w	r2, r3, #1
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	69ba      	ldr	r2, [r7, #24]
 8000d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	d017      	beq.n	8000ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	2203      	movs	r2, #3
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	69ba      	ldr	r2, [r7, #24]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d123      	bne.n	8000e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	08da      	lsrs	r2, r3, #3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3208      	adds	r2, #8
 8000df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	f003 0307 	and.w	r3, r3, #7
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	220f      	movs	r2, #15
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	43db      	mvns	r3, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	691a      	ldr	r2, [r3, #16]
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	08da      	lsrs	r2, r3, #3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	3208      	adds	r2, #8
 8000e2a:	69b9      	ldr	r1, [r7, #24]
 8000e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4013      	ands	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0203 	and.w	r2, r3, #3
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f000 80a2 	beq.w	8000fb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	4b57      	ldr	r3, [pc, #348]	@ (8000fd4 <HAL_GPIO_Init+0x2e8>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	4a56      	ldr	r2, [pc, #344]	@ (8000fd4 <HAL_GPIO_Init+0x2e8>)
 8000e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e82:	4b54      	ldr	r3, [pc, #336]	@ (8000fd4 <HAL_GPIO_Init+0x2e8>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e8e:	4a52      	ldr	r2, [pc, #328]	@ (8000fd8 <HAL_GPIO_Init+0x2ec>)
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	089b      	lsrs	r3, r3, #2
 8000e94:	3302      	adds	r3, #2
 8000e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	f003 0303 	and.w	r3, r3, #3
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	220f      	movs	r2, #15
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a49      	ldr	r2, [pc, #292]	@ (8000fdc <HAL_GPIO_Init+0x2f0>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d019      	beq.n	8000eee <HAL_GPIO_Init+0x202>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a48      	ldr	r2, [pc, #288]	@ (8000fe0 <HAL_GPIO_Init+0x2f4>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d013      	beq.n	8000eea <HAL_GPIO_Init+0x1fe>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a47      	ldr	r2, [pc, #284]	@ (8000fe4 <HAL_GPIO_Init+0x2f8>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d00d      	beq.n	8000ee6 <HAL_GPIO_Init+0x1fa>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a46      	ldr	r2, [pc, #280]	@ (8000fe8 <HAL_GPIO_Init+0x2fc>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d007      	beq.n	8000ee2 <HAL_GPIO_Init+0x1f6>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a45      	ldr	r2, [pc, #276]	@ (8000fec <HAL_GPIO_Init+0x300>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_GPIO_Init+0x1f2>
 8000eda:	2304      	movs	r3, #4
 8000edc:	e008      	b.n	8000ef0 <HAL_GPIO_Init+0x204>
 8000ede:	2307      	movs	r3, #7
 8000ee0:	e006      	b.n	8000ef0 <HAL_GPIO_Init+0x204>
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e004      	b.n	8000ef0 <HAL_GPIO_Init+0x204>
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	e002      	b.n	8000ef0 <HAL_GPIO_Init+0x204>
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <HAL_GPIO_Init+0x204>
 8000eee:	2300      	movs	r3, #0
 8000ef0:	69fa      	ldr	r2, [r7, #28]
 8000ef2:	f002 0203 	and.w	r2, r2, #3
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	4093      	lsls	r3, r2
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f00:	4935      	ldr	r1, [pc, #212]	@ (8000fd8 <HAL_GPIO_Init+0x2ec>)
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	3302      	adds	r3, #2
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f0e:	4b38      	ldr	r3, [pc, #224]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	43db      	mvns	r3, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f32:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f38:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f5c:	4a24      	ldr	r2, [pc, #144]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f62:	4b23      	ldr	r3, [pc, #140]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d003      	beq.n	8000f86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f86:	4a1a      	ldr	r2, [pc, #104]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d003      	beq.n	8000fb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	61fb      	str	r3, [r7, #28]
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	2b0f      	cmp	r3, #15
 8000fc0:	f67f aea2 	bls.w	8000d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	bf00      	nop
 8000fc8:	3724      	adds	r7, #36	@ 0x24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40013800 	.word	0x40013800
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	40020800 	.word	0x40020800
 8000fe8:	40020c00 	.word	0x40020c00
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	40013c00 	.word	0x40013c00

08000ff4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e267      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b00      	cmp	r3, #0
 8001010:	d075      	beq.n	80010fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001012:	4b88      	ldr	r3, [pc, #544]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f003 030c 	and.w	r3, r3, #12
 800101a:	2b04      	cmp	r3, #4
 800101c:	d00c      	beq.n	8001038 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800101e:	4b85      	ldr	r3, [pc, #532]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001026:	2b08      	cmp	r3, #8
 8001028:	d112      	bne.n	8001050 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800102a:	4b82      	ldr	r3, [pc, #520]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001036:	d10b      	bne.n	8001050 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001038:	4b7e      	ldr	r3, [pc, #504]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d05b      	beq.n	80010fc <HAL_RCC_OscConfig+0x108>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d157      	bne.n	80010fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e242      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001058:	d106      	bne.n	8001068 <HAL_RCC_OscConfig+0x74>
 800105a:	4b76      	ldr	r3, [pc, #472]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a75      	ldr	r2, [pc, #468]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	e01d      	b.n	80010a4 <HAL_RCC_OscConfig+0xb0>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x98>
 8001072:	4b70      	ldr	r3, [pc, #448]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a6f      	ldr	r2, [pc, #444]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	4b6d      	ldr	r3, [pc, #436]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a6c      	ldr	r2, [pc, #432]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001084:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e00b      	b.n	80010a4 <HAL_RCC_OscConfig+0xb0>
 800108c:	4b69      	ldr	r3, [pc, #420]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a68      	ldr	r2, [pc, #416]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b66      	ldr	r3, [pc, #408]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a65      	ldr	r2, [pc, #404]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800109e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d013      	beq.n	80010d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ac:	f7ff fd08 	bl	8000ac0 <HAL_GetTick>
 80010b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010b4:	f7ff fd04 	bl	8000ac0 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b64      	cmp	r3, #100	@ 0x64
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e207      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d0f0      	beq.n	80010b4 <HAL_RCC_OscConfig+0xc0>
 80010d2:	e014      	b.n	80010fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d4:	f7ff fcf4 	bl	8000ac0 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010dc:	f7ff fcf0 	bl	8000ac0 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b64      	cmp	r3, #100	@ 0x64
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e1f3      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ee:	4b51      	ldr	r3, [pc, #324]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f0      	bne.n	80010dc <HAL_RCC_OscConfig+0xe8>
 80010fa:	e000      	b.n	80010fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d063      	beq.n	80011d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800110a:	4b4a      	ldr	r3, [pc, #296]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 030c 	and.w	r3, r3, #12
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00b      	beq.n	800112e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001116:	4b47      	ldr	r3, [pc, #284]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800111e:	2b08      	cmp	r3, #8
 8001120:	d11c      	bne.n	800115c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001122:	4b44      	ldr	r3, [pc, #272]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d116      	bne.n	800115c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800112e:	4b41      	ldr	r3, [pc, #260]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d005      	beq.n	8001146 <HAL_RCC_OscConfig+0x152>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d001      	beq.n	8001146 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e1c7      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001146:	4b3b      	ldr	r3, [pc, #236]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	691b      	ldr	r3, [r3, #16]
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	4937      	ldr	r1, [pc, #220]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001156:	4313      	orrs	r3, r2
 8001158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800115a:	e03a      	b.n	80011d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d020      	beq.n	80011a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001164:	4b34      	ldr	r3, [pc, #208]	@ (8001238 <HAL_RCC_OscConfig+0x244>)
 8001166:	2201      	movs	r2, #1
 8001168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800116a:	f7ff fca9 	bl	8000ac0 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001170:	e008      	b.n	8001184 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001172:	f7ff fca5 	bl	8000ac0 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d901      	bls.n	8001184 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e1a8      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001184:	4b2b      	ldr	r3, [pc, #172]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0302 	and.w	r3, r3, #2
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001190:	4b28      	ldr	r3, [pc, #160]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	691b      	ldr	r3, [r3, #16]
 800119c:	00db      	lsls	r3, r3, #3
 800119e:	4925      	ldr	r1, [pc, #148]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 80011a0:	4313      	orrs	r3, r2
 80011a2:	600b      	str	r3, [r1, #0]
 80011a4:	e015      	b.n	80011d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011a6:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <HAL_RCC_OscConfig+0x244>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ac:	f7ff fc88 	bl	8000ac0 <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011b4:	f7ff fc84 	bl	8000ac0 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e187      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f0      	bne.n	80011b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0308 	and.w	r3, r3, #8
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d036      	beq.n	800124c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d016      	beq.n	8001214 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <HAL_RCC_OscConfig+0x248>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ec:	f7ff fc68 	bl	8000ac0 <HAL_GetTick>
 80011f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f4:	f7ff fc64 	bl	8000ac0 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e167      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <HAL_RCC_OscConfig+0x240>)
 8001208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0f0      	beq.n	80011f4 <HAL_RCC_OscConfig+0x200>
 8001212:	e01b      	b.n	800124c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001214:	4b09      	ldr	r3, [pc, #36]	@ (800123c <HAL_RCC_OscConfig+0x248>)
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121a:	f7ff fc51 	bl	8000ac0 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001220:	e00e      	b.n	8001240 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001222:	f7ff fc4d 	bl	8000ac0 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d907      	bls.n	8001240 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e150      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
 8001234:	40023800 	.word	0x40023800
 8001238:	42470000 	.word	0x42470000
 800123c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001240:	4b88      	ldr	r3, [pc, #544]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d1ea      	bne.n	8001222 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	2b00      	cmp	r3, #0
 8001256:	f000 8097 	beq.w	8001388 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800125a:	2300      	movs	r3, #0
 800125c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800125e:	4b81      	ldr	r3, [pc, #516]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10f      	bne.n	800128a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b7d      	ldr	r3, [pc, #500]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001272:	4a7c      	ldr	r2, [pc, #496]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
 800127a:	4b7a      	ldr	r3, [pc, #488]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001286:	2301      	movs	r3, #1
 8001288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128a:	4b77      	ldr	r3, [pc, #476]	@ (8001468 <HAL_RCC_OscConfig+0x474>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001292:	2b00      	cmp	r3, #0
 8001294:	d118      	bne.n	80012c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001296:	4b74      	ldr	r3, [pc, #464]	@ (8001468 <HAL_RCC_OscConfig+0x474>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a73      	ldr	r2, [pc, #460]	@ (8001468 <HAL_RCC_OscConfig+0x474>)
 800129c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012a2:	f7ff fc0d 	bl	8000ac0 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012aa:	f7ff fc09 	bl	8000ac0 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e10c      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001468 <HAL_RCC_OscConfig+0x474>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f0      	beq.n	80012aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d106      	bne.n	80012de <HAL_RCC_OscConfig+0x2ea>
 80012d0:	4b64      	ldr	r3, [pc, #400]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d4:	4a63      	ldr	r2, [pc, #396]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	6713      	str	r3, [r2, #112]	@ 0x70
 80012dc:	e01c      	b.n	8001318 <HAL_RCC_OscConfig+0x324>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	2b05      	cmp	r3, #5
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x30c>
 80012e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012ea:	4a5e      	ldr	r2, [pc, #376]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80012f2:	4b5c      	ldr	r3, [pc, #368]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012f6:	4a5b      	ldr	r2, [pc, #364]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80012fe:	e00b      	b.n	8001318 <HAL_RCC_OscConfig+0x324>
 8001300:	4b58      	ldr	r3, [pc, #352]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001304:	4a57      	ldr	r2, [pc, #348]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001306:	f023 0301 	bic.w	r3, r3, #1
 800130a:	6713      	str	r3, [r2, #112]	@ 0x70
 800130c:	4b55      	ldr	r3, [pc, #340]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800130e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001310:	4a54      	ldr	r2, [pc, #336]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001312:	f023 0304 	bic.w	r3, r3, #4
 8001316:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d015      	beq.n	800134c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001320:	f7ff fbce 	bl	8000ac0 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001326:	e00a      	b.n	800133e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001328:	f7ff fbca 	bl	8000ac0 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e0cb      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133e:	4b49      	ldr	r3, [pc, #292]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0ee      	beq.n	8001328 <HAL_RCC_OscConfig+0x334>
 800134a:	e014      	b.n	8001376 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800134c:	f7ff fbb8 	bl	8000ac0 <HAL_GetTick>
 8001350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001352:	e00a      	b.n	800136a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001354:	f7ff fbb4 	bl	8000ac0 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001362:	4293      	cmp	r3, r2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e0b5      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800136a:	4b3e      	ldr	r3, [pc, #248]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800136c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1ee      	bne.n	8001354 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001376:	7dfb      	ldrb	r3, [r7, #23]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d105      	bne.n	8001388 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800137c:	4b39      	ldr	r3, [pc, #228]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	4a38      	ldr	r2, [pc, #224]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001382:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001386:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	699b      	ldr	r3, [r3, #24]
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 80a1 	beq.w	80014d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001392:	4b34      	ldr	r3, [pc, #208]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b08      	cmp	r3, #8
 800139c:	d05c      	beq.n	8001458 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d141      	bne.n	800142a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013a6:	4b31      	ldr	r3, [pc, #196]	@ (800146c <HAL_RCC_OscConfig+0x478>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ac:	f7ff fb88 	bl	8000ac0 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b4:	f7ff fb84 	bl	8000ac0 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e087      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013c6:	4b27      	ldr	r3, [pc, #156]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f0      	bne.n	80013b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69da      	ldr	r2, [r3, #28]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6a1b      	ldr	r3, [r3, #32]
 80013da:	431a      	orrs	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e0:	019b      	lsls	r3, r3, #6
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e8:	085b      	lsrs	r3, r3, #1
 80013ea:	3b01      	subs	r3, #1
 80013ec:	041b      	lsls	r3, r3, #16
 80013ee:	431a      	orrs	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013f4:	061b      	lsls	r3, r3, #24
 80013f6:	491b      	ldr	r1, [pc, #108]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <HAL_RCC_OscConfig+0x478>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff fb5d 	bl	8000ac0 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800140a:	f7ff fb59 	bl	8000ac0 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e05c      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x416>
 8001428:	e054      	b.n	80014d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_RCC_OscConfig+0x478>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001430:	f7ff fb46 	bl	8000ac0 <HAL_GetTick>
 8001434:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001438:	f7ff fb42 	bl	8000ac0 <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e045      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_RCC_OscConfig+0x470>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f0      	bne.n	8001438 <HAL_RCC_OscConfig+0x444>
 8001456:	e03d      	b.n	80014d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d107      	bne.n	8001470 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e038      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
 8001464:	40023800 	.word	0x40023800
 8001468:	40007000 	.word	0x40007000
 800146c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001470:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <HAL_RCC_OscConfig+0x4ec>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d028      	beq.n	80014d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001488:	429a      	cmp	r2, r3
 800148a:	d121      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001496:	429a      	cmp	r2, r3
 8001498:	d11a      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80014a0:	4013      	ands	r3, r2
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80014a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d111      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b6:	085b      	lsrs	r3, r3, #1
 80014b8:	3b01      	subs	r3, #1
 80014ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014bc:	429a      	cmp	r2, r3
 80014be:	d107      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d001      	beq.n	80014d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800

080014e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e0cc      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014f8:	4b68      	ldr	r3, [pc, #416]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d90c      	bls.n	8001520 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001506:	4b65      	ldr	r3, [pc, #404]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800150e:	4b63      	ldr	r3, [pc, #396]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0307 	and.w	r3, r3, #7
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	429a      	cmp	r2, r3
 800151a:	d001      	beq.n	8001520 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e0b8      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d020      	beq.n	800156e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001538:	4b59      	ldr	r3, [pc, #356]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	4a58      	ldr	r2, [pc, #352]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 800153e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001542:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001550:	4b53      	ldr	r3, [pc, #332]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a52      	ldr	r2, [pc, #328]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800155a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800155c:	4b50      	ldr	r3, [pc, #320]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	494d      	ldr	r1, [pc, #308]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 800156a:	4313      	orrs	r3, r2
 800156c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	2b00      	cmp	r3, #0
 8001578:	d044      	beq.n	8001604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d107      	bne.n	8001592 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001582:	4b47      	ldr	r3, [pc, #284]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d119      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e07f      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d003      	beq.n	80015a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d107      	bne.n	80015b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a2:	4b3f      	ldr	r3, [pc, #252]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d109      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e06f      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b2:	4b3b      	ldr	r3, [pc, #236]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e067      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015c2:	4b37      	ldr	r3, [pc, #220]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f023 0203 	bic.w	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4934      	ldr	r1, [pc, #208]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015d4:	f7ff fa74 	bl	8000ac0 <HAL_GetTick>
 80015d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015da:	e00a      	b.n	80015f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015dc:	f7ff fa70 	bl	8000ac0 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e04f      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f2:	4b2b      	ldr	r3, [pc, #172]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f003 020c 	and.w	r2, r3, #12
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	429a      	cmp	r2, r3
 8001602:	d1eb      	bne.n	80015dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001604:	4b25      	ldr	r3, [pc, #148]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d20c      	bcs.n	800162c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001612:	4b22      	ldr	r3, [pc, #136]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800161a:	4b20      	ldr	r3, [pc, #128]	@ (800169c <HAL_RCC_ClockConfig+0x1b8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e032      	b.n	8001692 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	2b00      	cmp	r3, #0
 8001636:	d008      	beq.n	800164a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	4916      	ldr	r1, [pc, #88]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	4313      	orrs	r3, r2
 8001648:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b00      	cmp	r3, #0
 8001654:	d009      	beq.n	800166a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001656:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	691b      	ldr	r3, [r3, #16]
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	490e      	ldr	r1, [pc, #56]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001666:	4313      	orrs	r3, r2
 8001668:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800166a:	f000 f821 	bl	80016b0 <HAL_RCC_GetSysClockFreq>
 800166e:	4602      	mov	r2, r0
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <HAL_RCC_ClockConfig+0x1bc>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	091b      	lsrs	r3, r3, #4
 8001676:	f003 030f 	and.w	r3, r3, #15
 800167a:	490a      	ldr	r1, [pc, #40]	@ (80016a4 <HAL_RCC_ClockConfig+0x1c0>)
 800167c:	5ccb      	ldrb	r3, [r1, r3]
 800167e:	fa22 f303 	lsr.w	r3, r2, r3
 8001682:	4a09      	ldr	r2, [pc, #36]	@ (80016a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001684:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001686:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <HAL_RCC_ClockConfig+0x1c8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff f9d4 	bl	8000a38 <HAL_InitTick>

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023c00 	.word	0x40023c00
 80016a0:	40023800 	.word	0x40023800
 80016a4:	08002bdc 	.word	0x08002bdc
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000004 	.word	0x20000004

080016b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016b4:	b090      	sub	sp, #64	@ 0x40
 80016b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80016bc:	2300      	movs	r3, #0
 80016be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80016c4:	2300      	movs	r3, #0
 80016c6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c8:	4b59      	ldr	r3, [pc, #356]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 030c 	and.w	r3, r3, #12
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d00d      	beq.n	80016f0 <HAL_RCC_GetSysClockFreq+0x40>
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	f200 80a1 	bhi.w	800181c <HAL_RCC_GetSysClockFreq+0x16c>
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <HAL_RCC_GetSysClockFreq+0x34>
 80016de:	2b04      	cmp	r3, #4
 80016e0:	d003      	beq.n	80016ea <HAL_RCC_GetSysClockFreq+0x3a>
 80016e2:	e09b      	b.n	800181c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016e4:	4b53      	ldr	r3, [pc, #332]	@ (8001834 <HAL_RCC_GetSysClockFreq+0x184>)
 80016e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80016e8:	e09b      	b.n	8001822 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016ea:	4b53      	ldr	r3, [pc, #332]	@ (8001838 <HAL_RCC_GetSysClockFreq+0x188>)
 80016ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80016ee:	e098      	b.n	8001822 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d028      	beq.n	8001758 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001706:	4b4a      	ldr	r3, [pc, #296]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	099b      	lsrs	r3, r3, #6
 800170c:	2200      	movs	r2, #0
 800170e:	623b      	str	r3, [r7, #32]
 8001710:	627a      	str	r2, [r7, #36]	@ 0x24
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001718:	2100      	movs	r1, #0
 800171a:	4b47      	ldr	r3, [pc, #284]	@ (8001838 <HAL_RCC_GetSysClockFreq+0x188>)
 800171c:	fb03 f201 	mul.w	r2, r3, r1
 8001720:	2300      	movs	r3, #0
 8001722:	fb00 f303 	mul.w	r3, r0, r3
 8001726:	4413      	add	r3, r2
 8001728:	4a43      	ldr	r2, [pc, #268]	@ (8001838 <HAL_RCC_GetSysClockFreq+0x188>)
 800172a:	fba0 1202 	umull	r1, r2, r0, r2
 800172e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001730:	460a      	mov	r2, r1
 8001732:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001734:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001736:	4413      	add	r3, r2
 8001738:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800173a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800173c:	2200      	movs	r2, #0
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	61fa      	str	r2, [r7, #28]
 8001742:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001746:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800174a:	f7fe fd43 	bl	80001d4 <__aeabi_uldivmod>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4613      	mov	r3, r2
 8001754:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001756:	e053      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001758:	4b35      	ldr	r3, [pc, #212]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	099b      	lsrs	r3, r3, #6
 800175e:	2200      	movs	r2, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	617a      	str	r2, [r7, #20]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800176a:	f04f 0b00 	mov.w	fp, #0
 800176e:	4652      	mov	r2, sl
 8001770:	465b      	mov	r3, fp
 8001772:	f04f 0000 	mov.w	r0, #0
 8001776:	f04f 0100 	mov.w	r1, #0
 800177a:	0159      	lsls	r1, r3, #5
 800177c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001780:	0150      	lsls	r0, r2, #5
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	ebb2 080a 	subs.w	r8, r2, sl
 800178a:	eb63 090b 	sbc.w	r9, r3, fp
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800179a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800179e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80017a2:	ebb2 0408 	subs.w	r4, r2, r8
 80017a6:	eb63 0509 	sbc.w	r5, r3, r9
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	00eb      	lsls	r3, r5, #3
 80017b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017b8:	00e2      	lsls	r2, r4, #3
 80017ba:	4614      	mov	r4, r2
 80017bc:	461d      	mov	r5, r3
 80017be:	eb14 030a 	adds.w	r3, r4, sl
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	eb45 030b 	adc.w	r3, r5, fp
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017d6:	4629      	mov	r1, r5
 80017d8:	028b      	lsls	r3, r1, #10
 80017da:	4621      	mov	r1, r4
 80017dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017e0:	4621      	mov	r1, r4
 80017e2:	028a      	lsls	r2, r1, #10
 80017e4:	4610      	mov	r0, r2
 80017e6:	4619      	mov	r1, r3
 80017e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017ea:	2200      	movs	r2, #0
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	60fa      	str	r2, [r7, #12]
 80017f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017f4:	f7fe fcee 	bl	80001d4 <__aeabi_uldivmod>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4613      	mov	r3, r2
 80017fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001800:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <HAL_RCC_GetSysClockFreq+0x180>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	0c1b      	lsrs	r3, r3, #16
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	3301      	adds	r3, #1
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001810:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001814:	fbb2 f3f3 	udiv	r3, r2, r3
 8001818:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800181a:	e002      	b.n	8001822 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <HAL_RCC_GetSysClockFreq+0x184>)
 800181e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001824:	4618      	mov	r0, r3
 8001826:	3740      	adds	r7, #64	@ 0x40
 8001828:	46bd      	mov	sp, r7
 800182a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	00f42400 	.word	0x00f42400
 8001838:	017d7840 	.word	0x017d7840

0800183c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e041      	b.n	80018d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d106      	bne.n	8001868 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff f802 	bl	800086c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2202      	movs	r2, #2
 800186c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3304      	adds	r3, #4
 8001878:	4619      	mov	r1, r3
 800187a:	4610      	mov	r0, r2
 800187c:	f000 f9a0 	bl	8001bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2201      	movs	r2, #1
 8001884:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_TIM_PWM_Start+0x24>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	bf14      	ite	ne
 80018f8:	2301      	movne	r3, #1
 80018fa:	2300      	moveq	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	e022      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	2b04      	cmp	r3, #4
 8001904:	d109      	bne.n	800191a <HAL_TIM_PWM_Start+0x3e>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b01      	cmp	r3, #1
 8001910:	bf14      	ite	ne
 8001912:	2301      	movne	r3, #1
 8001914:	2300      	moveq	r3, #0
 8001916:	b2db      	uxtb	r3, r3
 8001918:	e015      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	2b08      	cmp	r3, #8
 800191e:	d109      	bne.n	8001934 <HAL_TIM_PWM_Start+0x58>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b01      	cmp	r3, #1
 800192a:	bf14      	ite	ne
 800192c:	2301      	movne	r3, #1
 800192e:	2300      	moveq	r3, #0
 8001930:	b2db      	uxtb	r3, r3
 8001932:	e008      	b.n	8001946 <HAL_TIM_PWM_Start+0x6a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b01      	cmp	r3, #1
 800193e:	bf14      	ite	ne
 8001940:	2301      	movne	r3, #1
 8001942:	2300      	moveq	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e068      	b.n	8001a20 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d104      	bne.n	800195e <HAL_TIM_PWM_Start+0x82>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2202      	movs	r2, #2
 8001958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800195c:	e013      	b.n	8001986 <HAL_TIM_PWM_Start+0xaa>
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	2b04      	cmp	r3, #4
 8001962:	d104      	bne.n	800196e <HAL_TIM_PWM_Start+0x92>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2202      	movs	r2, #2
 8001968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800196c:	e00b      	b.n	8001986 <HAL_TIM_PWM_Start+0xaa>
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	2b08      	cmp	r3, #8
 8001972:	d104      	bne.n	800197e <HAL_TIM_PWM_Start+0xa2>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2202      	movs	r2, #2
 8001978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800197c:	e003      	b.n	8001986 <HAL_TIM_PWM_Start+0xaa>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2202      	movs	r2, #2
 8001982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2201      	movs	r2, #1
 800198c:	6839      	ldr	r1, [r7, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f000 fb28 	bl	8001fe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a23      	ldr	r2, [pc, #140]	@ (8001a28 <HAL_TIM_PWM_Start+0x14c>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d107      	bne.n	80019ae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <HAL_TIM_PWM_Start+0x14c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d018      	beq.n	80019ea <HAL_TIM_PWM_Start+0x10e>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019c0:	d013      	beq.n	80019ea <HAL_TIM_PWM_Start+0x10e>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a19      	ldr	r2, [pc, #100]	@ (8001a2c <HAL_TIM_PWM_Start+0x150>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d00e      	beq.n	80019ea <HAL_TIM_PWM_Start+0x10e>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a17      	ldr	r2, [pc, #92]	@ (8001a30 <HAL_TIM_PWM_Start+0x154>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d009      	beq.n	80019ea <HAL_TIM_PWM_Start+0x10e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <HAL_TIM_PWM_Start+0x158>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d004      	beq.n	80019ea <HAL_TIM_PWM_Start+0x10e>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a14      	ldr	r2, [pc, #80]	@ (8001a38 <HAL_TIM_PWM_Start+0x15c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d111      	bne.n	8001a0e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0307 	and.w	r3, r3, #7
 80019f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b06      	cmp	r3, #6
 80019fa:	d010      	beq.n	8001a1e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f042 0201 	orr.w	r2, r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a0c:	e007      	b.n	8001a1e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f042 0201 	orr.w	r2, r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40010000 	.word	0x40010000
 8001a2c:	40000400 	.word	0x40000400
 8001a30:	40000800 	.word	0x40000800
 8001a34:	40000c00 	.word	0x40000c00
 8001a38:	40014000 	.word	0x40014000

08001a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e0ae      	b.n	8001bb8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b0c      	cmp	r3, #12
 8001a66:	f200 809f 	bhi.w	8001ba8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a70:	08001aa5 	.word	0x08001aa5
 8001a74:	08001ba9 	.word	0x08001ba9
 8001a78:	08001ba9 	.word	0x08001ba9
 8001a7c:	08001ba9 	.word	0x08001ba9
 8001a80:	08001ae5 	.word	0x08001ae5
 8001a84:	08001ba9 	.word	0x08001ba9
 8001a88:	08001ba9 	.word	0x08001ba9
 8001a8c:	08001ba9 	.word	0x08001ba9
 8001a90:	08001b27 	.word	0x08001b27
 8001a94:	08001ba9 	.word	0x08001ba9
 8001a98:	08001ba9 	.word	0x08001ba9
 8001a9c:	08001ba9 	.word	0x08001ba9
 8001aa0:	08001b67 	.word	0x08001b67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 f90e 	bl	8001ccc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0208 	orr.w	r2, r2, #8
 8001abe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	699a      	ldr	r2, [r3, #24]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 0204 	bic.w	r2, r2, #4
 8001ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6999      	ldr	r1, [r3, #24]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	691a      	ldr	r2, [r3, #16]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	619a      	str	r2, [r3, #24]
      break;
 8001ae2:	e064      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	68b9      	ldr	r1, [r7, #8]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f954 	bl	8001d98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	699a      	ldr	r2, [r3, #24]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001afe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	699a      	ldr	r2, [r3, #24]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6999      	ldr	r1, [r3, #24]
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	021a      	lsls	r2, r3, #8
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	430a      	orrs	r2, r1
 8001b22:	619a      	str	r2, [r3, #24]
      break;
 8001b24:	e043      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f000 f99f 	bl	8001e70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	69da      	ldr	r2, [r3, #28]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f042 0208 	orr.w	r2, r2, #8
 8001b40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	69da      	ldr	r2, [r3, #28]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f022 0204 	bic.w	r2, r2, #4
 8001b50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	69d9      	ldr	r1, [r3, #28]
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	691a      	ldr	r2, [r3, #16]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	61da      	str	r2, [r3, #28]
      break;
 8001b64:	e023      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68b9      	ldr	r1, [r7, #8]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 f9e9 	bl	8001f44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	69da      	ldr	r2, [r3, #28]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	69da      	ldr	r2, [r3, #28]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	69d9      	ldr	r1, [r3, #28]
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	021a      	lsls	r2, r3, #8
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	61da      	str	r2, [r3, #28]
      break;
 8001ba6:	e002      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	75fb      	strb	r3, [r7, #23]
      break;
 8001bac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a37      	ldr	r2, [pc, #220]	@ (8001cb0 <TIM_Base_SetConfig+0xf0>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d00f      	beq.n	8001bf8 <TIM_Base_SetConfig+0x38>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bde:	d00b      	beq.n	8001bf8 <TIM_Base_SetConfig+0x38>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a34      	ldr	r2, [pc, #208]	@ (8001cb4 <TIM_Base_SetConfig+0xf4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d007      	beq.n	8001bf8 <TIM_Base_SetConfig+0x38>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a33      	ldr	r2, [pc, #204]	@ (8001cb8 <TIM_Base_SetConfig+0xf8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d003      	beq.n	8001bf8 <TIM_Base_SetConfig+0x38>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a32      	ldr	r2, [pc, #200]	@ (8001cbc <TIM_Base_SetConfig+0xfc>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d108      	bne.n	8001c0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a28      	ldr	r2, [pc, #160]	@ (8001cb0 <TIM_Base_SetConfig+0xf0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01b      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c18:	d017      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a25      	ldr	r2, [pc, #148]	@ (8001cb4 <TIM_Base_SetConfig+0xf4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d013      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a24      	ldr	r2, [pc, #144]	@ (8001cb8 <TIM_Base_SetConfig+0xf8>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00f      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a23      	ldr	r2, [pc, #140]	@ (8001cbc <TIM_Base_SetConfig+0xfc>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00b      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a22      	ldr	r2, [pc, #136]	@ (8001cc0 <TIM_Base_SetConfig+0x100>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d007      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a21      	ldr	r2, [pc, #132]	@ (8001cc4 <TIM_Base_SetConfig+0x104>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d003      	beq.n	8001c4a <TIM_Base_SetConfig+0x8a>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a20      	ldr	r2, [pc, #128]	@ (8001cc8 <TIM_Base_SetConfig+0x108>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d108      	bne.n	8001c5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cb0 <TIM_Base_SetConfig+0xf0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d103      	bne.n	8001c8a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	691a      	ldr	r2, [r3, #16]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f043 0204 	orr.w	r2, r3, #4
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	601a      	str	r2, [r3, #0]
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40010000 	.word	0x40010000
 8001cb4:	40000400 	.word	0x40000400
 8001cb8:	40000800 	.word	0x40000800
 8001cbc:	40000c00 	.word	0x40000c00
 8001cc0:	40014000 	.word	0x40014000
 8001cc4:	40014400 	.word	0x40014400
 8001cc8:	40014800 	.word	0x40014800

08001ccc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b087      	sub	sp, #28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	f023 0201 	bic.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f023 0303 	bic.w	r3, r3, #3
 8001d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	f023 0302 	bic.w	r3, r3, #2
 8001d14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a1c      	ldr	r2, [pc, #112]	@ (8001d94 <TIM_OC1_SetConfig+0xc8>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d10c      	bne.n	8001d42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	f023 0308 	bic.w	r3, r3, #8
 8001d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f023 0304 	bic.w	r3, r3, #4
 8001d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a13      	ldr	r2, [pc, #76]	@ (8001d94 <TIM_OC1_SetConfig+0xc8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d111      	bne.n	8001d6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	621a      	str	r2, [r3, #32]
}
 8001d88:	bf00      	nop
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	40010000 	.word	0x40010000

08001d98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	f023 0210 	bic.w	r2, r3, #16
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	021b      	lsls	r3, r3, #8
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f023 0320 	bic.w	r3, r3, #32
 8001de2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	011b      	lsls	r3, r3, #4
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e6c <TIM_OC2_SetConfig+0xd4>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d10d      	bne.n	8001e14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	011b      	lsls	r3, r3, #4
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a15      	ldr	r2, [pc, #84]	@ (8001e6c <TIM_OC2_SetConfig+0xd4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d113      	bne.n	8001e44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	621a      	str	r2, [r3, #32]
}
 8001e5e:	bf00      	nop
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40010000 	.word	0x40010000

08001e70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f023 0303 	bic.w	r3, r3, #3
 8001ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f40 <TIM_OC3_SetConfig+0xd0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d10d      	bne.n	8001eea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	021b      	lsls	r3, r3, #8
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001ee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a14      	ldr	r2, [pc, #80]	@ (8001f40 <TIM_OC3_SetConfig+0xd0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d113      	bne.n	8001f1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	011b      	lsls	r3, r3, #4
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	621a      	str	r2, [r3, #32]
}
 8001f34:	bf00      	nop
 8001f36:	371c      	adds	r7, #28
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40010000 	.word	0x40010000

08001f44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b087      	sub	sp, #28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	021b      	lsls	r3, r3, #8
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001f8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	031b      	lsls	r3, r3, #12
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <TIM_OC4_SetConfig+0x9c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d109      	bne.n	8001fb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001faa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	019b      	lsls	r3, r3, #6
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	621a      	str	r2, [r3, #32]
}
 8001fd2:	bf00      	nop
 8001fd4:	371c      	adds	r7, #28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40010000 	.word	0x40010000

08001fe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	f003 031f 	and.w	r3, r3, #31
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6a1a      	ldr	r2, [r3, #32]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	43db      	mvns	r3, r3
 8002006:	401a      	ands	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6a1a      	ldr	r2, [r3, #32]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f003 031f 	and.w	r3, r3, #31
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	fa01 f303 	lsl.w	r3, r1, r3
 800201c:	431a      	orrs	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	621a      	str	r2, [r3, #32]
}
 8002022:	bf00      	nop
 8002024:	371c      	adds	r7, #28
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002040:	2b01      	cmp	r3, #1
 8002042:	d101      	bne.n	8002048 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002044:	2302      	movs	r3, #2
 8002046:	e050      	b.n	80020ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800206e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	4313      	orrs	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a1c      	ldr	r2, [pc, #112]	@ (80020f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d018      	beq.n	80020be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002094:	d013      	beq.n	80020be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a18      	ldr	r2, [pc, #96]	@ (80020fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d00e      	beq.n	80020be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a16      	ldr	r2, [pc, #88]	@ (8002100 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d009      	beq.n	80020be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a15      	ldr	r2, [pc, #84]	@ (8002104 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d004      	beq.n	80020be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a13      	ldr	r2, [pc, #76]	@ (8002108 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d10c      	bne.n	80020d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40010000 	.word	0x40010000
 80020fc:	40000400 	.word	0x40000400
 8002100:	40000800 	.word	0x40000800
 8002104:	40000c00 	.word	0x40000c00
 8002108:	40014000 	.word	0x40014000

0800210c <memset>:
 800210c:	4402      	add	r2, r0
 800210e:	4603      	mov	r3, r0
 8002110:	4293      	cmp	r3, r2
 8002112:	d100      	bne.n	8002116 <memset+0xa>
 8002114:	4770      	bx	lr
 8002116:	f803 1b01 	strb.w	r1, [r3], #1
 800211a:	e7f9      	b.n	8002110 <memset+0x4>

0800211c <__libc_init_array>:
 800211c:	b570      	push	{r4, r5, r6, lr}
 800211e:	4d0d      	ldr	r5, [pc, #52]	@ (8002154 <__libc_init_array+0x38>)
 8002120:	4c0d      	ldr	r4, [pc, #52]	@ (8002158 <__libc_init_array+0x3c>)
 8002122:	1b64      	subs	r4, r4, r5
 8002124:	10a4      	asrs	r4, r4, #2
 8002126:	2600      	movs	r6, #0
 8002128:	42a6      	cmp	r6, r4
 800212a:	d109      	bne.n	8002140 <__libc_init_array+0x24>
 800212c:	4d0b      	ldr	r5, [pc, #44]	@ (800215c <__libc_init_array+0x40>)
 800212e:	4c0c      	ldr	r4, [pc, #48]	@ (8002160 <__libc_init_array+0x44>)
 8002130:	f000 fd48 	bl	8002bc4 <_init>
 8002134:	1b64      	subs	r4, r4, r5
 8002136:	10a4      	asrs	r4, r4, #2
 8002138:	2600      	movs	r6, #0
 800213a:	42a6      	cmp	r6, r4
 800213c:	d105      	bne.n	800214a <__libc_init_array+0x2e>
 800213e:	bd70      	pop	{r4, r5, r6, pc}
 8002140:	f855 3b04 	ldr.w	r3, [r5], #4
 8002144:	4798      	blx	r3
 8002146:	3601      	adds	r6, #1
 8002148:	e7ee      	b.n	8002128 <__libc_init_array+0xc>
 800214a:	f855 3b04 	ldr.w	r3, [r5], #4
 800214e:	4798      	blx	r3
 8002150:	3601      	adds	r6, #1
 8002152:	e7f2      	b.n	800213a <__libc_init_array+0x1e>
 8002154:	08002fc4 	.word	0x08002fc4
 8002158:	08002fc4 	.word	0x08002fc4
 800215c:	08002fc4 	.word	0x08002fc4
 8002160:	08002fc8 	.word	0x08002fc8

08002164 <sinf>:
 8002164:	ee10 3a10 	vmov	r3, s0
 8002168:	b507      	push	{r0, r1, r2, lr}
 800216a:	4a1f      	ldr	r2, [pc, #124]	@ (80021e8 <sinf+0x84>)
 800216c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002170:	4293      	cmp	r3, r2
 8002172:	d807      	bhi.n	8002184 <sinf+0x20>
 8002174:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80021ec <sinf+0x88>
 8002178:	2000      	movs	r0, #0
 800217a:	b003      	add	sp, #12
 800217c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002180:	f000 b88e 	b.w	80022a0 <__kernel_sinf>
 8002184:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002188:	d304      	bcc.n	8002194 <sinf+0x30>
 800218a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800218e:	b003      	add	sp, #12
 8002190:	f85d fb04 	ldr.w	pc, [sp], #4
 8002194:	4668      	mov	r0, sp
 8002196:	f000 f8cb 	bl	8002330 <__ieee754_rem_pio2f>
 800219a:	f000 0003 	and.w	r0, r0, #3
 800219e:	2801      	cmp	r0, #1
 80021a0:	d00a      	beq.n	80021b8 <sinf+0x54>
 80021a2:	2802      	cmp	r0, #2
 80021a4:	d00f      	beq.n	80021c6 <sinf+0x62>
 80021a6:	b9c0      	cbnz	r0, 80021da <sinf+0x76>
 80021a8:	eddd 0a01 	vldr	s1, [sp, #4]
 80021ac:	ed9d 0a00 	vldr	s0, [sp]
 80021b0:	2001      	movs	r0, #1
 80021b2:	f000 f875 	bl	80022a0 <__kernel_sinf>
 80021b6:	e7ea      	b.n	800218e <sinf+0x2a>
 80021b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80021bc:	ed9d 0a00 	vldr	s0, [sp]
 80021c0:	f000 f816 	bl	80021f0 <__kernel_cosf>
 80021c4:	e7e3      	b.n	800218e <sinf+0x2a>
 80021c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80021ca:	ed9d 0a00 	vldr	s0, [sp]
 80021ce:	2001      	movs	r0, #1
 80021d0:	f000 f866 	bl	80022a0 <__kernel_sinf>
 80021d4:	eeb1 0a40 	vneg.f32	s0, s0
 80021d8:	e7d9      	b.n	800218e <sinf+0x2a>
 80021da:	eddd 0a01 	vldr	s1, [sp, #4]
 80021de:	ed9d 0a00 	vldr	s0, [sp]
 80021e2:	f000 f805 	bl	80021f0 <__kernel_cosf>
 80021e6:	e7f5      	b.n	80021d4 <sinf+0x70>
 80021e8:	3f490fd8 	.word	0x3f490fd8
 80021ec:	00000000 	.word	0x00000000

080021f0 <__kernel_cosf>:
 80021f0:	ee10 3a10 	vmov	r3, s0
 80021f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80021fc:	eef0 6a40 	vmov.f32	s13, s0
 8002200:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002204:	d204      	bcs.n	8002210 <__kernel_cosf+0x20>
 8002206:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800220a:	ee17 2a90 	vmov	r2, s15
 800220e:	b342      	cbz	r2, 8002262 <__kernel_cosf+0x72>
 8002210:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8002214:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8002280 <__kernel_cosf+0x90>
 8002218:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002284 <__kernel_cosf+0x94>
 800221c:	4a1a      	ldr	r2, [pc, #104]	@ (8002288 <__kernel_cosf+0x98>)
 800221e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002222:	4293      	cmp	r3, r2
 8002224:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800228c <__kernel_cosf+0x9c>
 8002228:	eee6 7a07 	vfma.f32	s15, s12, s14
 800222c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8002290 <__kernel_cosf+0xa0>
 8002230:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002234:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002294 <__kernel_cosf+0xa4>
 8002238:	eee6 7a07 	vfma.f32	s15, s12, s14
 800223c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8002298 <__kernel_cosf+0xa8>
 8002240:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002244:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8002248:	ee26 6a07 	vmul.f32	s12, s12, s14
 800224c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002250:	eee7 0a06 	vfma.f32	s1, s14, s12
 8002254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002258:	d804      	bhi.n	8002264 <__kernel_cosf+0x74>
 800225a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800225e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002262:	4770      	bx	lr
 8002264:	4a0d      	ldr	r2, [pc, #52]	@ (800229c <__kernel_cosf+0xac>)
 8002266:	4293      	cmp	r3, r2
 8002268:	bf9a      	itte	ls
 800226a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800226e:	ee07 3a10 	vmovls	s14, r3
 8002272:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8002276:	ee30 0a47 	vsub.f32	s0, s0, s14
 800227a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800227e:	e7ec      	b.n	800225a <__kernel_cosf+0x6a>
 8002280:	ad47d74e 	.word	0xad47d74e
 8002284:	310f74f6 	.word	0x310f74f6
 8002288:	3e999999 	.word	0x3e999999
 800228c:	b493f27c 	.word	0xb493f27c
 8002290:	37d00d01 	.word	0x37d00d01
 8002294:	bab60b61 	.word	0xbab60b61
 8002298:	3d2aaaab 	.word	0x3d2aaaab
 800229c:	3f480000 	.word	0x3f480000

080022a0 <__kernel_sinf>:
 80022a0:	ee10 3a10 	vmov	r3, s0
 80022a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022a8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80022ac:	d204      	bcs.n	80022b8 <__kernel_sinf+0x18>
 80022ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80022b2:	ee17 3a90 	vmov	r3, s15
 80022b6:	b35b      	cbz	r3, 8002310 <__kernel_sinf+0x70>
 80022b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80022bc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002314 <__kernel_sinf+0x74>
 80022c0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002318 <__kernel_sinf+0x78>
 80022c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80022c8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800231c <__kernel_sinf+0x7c>
 80022cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80022d0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002320 <__kernel_sinf+0x80>
 80022d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80022d8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002324 <__kernel_sinf+0x84>
 80022dc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80022e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80022e4:	b930      	cbnz	r0, 80022f4 <__kernel_sinf+0x54>
 80022e6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002328 <__kernel_sinf+0x88>
 80022ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 80022ee:	eea6 0a26 	vfma.f32	s0, s12, s13
 80022f2:	4770      	bx	lr
 80022f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80022f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80022fc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8002300:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8002304:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800232c <__kernel_sinf+0x8c>
 8002308:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800230c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	2f2ec9d3 	.word	0x2f2ec9d3
 8002318:	b2d72f34 	.word	0xb2d72f34
 800231c:	3638ef1b 	.word	0x3638ef1b
 8002320:	b9500d01 	.word	0xb9500d01
 8002324:	3c088889 	.word	0x3c088889
 8002328:	be2aaaab 	.word	0xbe2aaaab
 800232c:	3e2aaaab 	.word	0x3e2aaaab

08002330 <__ieee754_rem_pio2f>:
 8002330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002332:	ee10 6a10 	vmov	r6, s0
 8002336:	4b88      	ldr	r3, [pc, #544]	@ (8002558 <__ieee754_rem_pio2f+0x228>)
 8002338:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800233c:	429d      	cmp	r5, r3
 800233e:	b087      	sub	sp, #28
 8002340:	4604      	mov	r4, r0
 8002342:	d805      	bhi.n	8002350 <__ieee754_rem_pio2f+0x20>
 8002344:	2300      	movs	r3, #0
 8002346:	ed80 0a00 	vstr	s0, [r0]
 800234a:	6043      	str	r3, [r0, #4]
 800234c:	2000      	movs	r0, #0
 800234e:	e022      	b.n	8002396 <__ieee754_rem_pio2f+0x66>
 8002350:	4b82      	ldr	r3, [pc, #520]	@ (800255c <__ieee754_rem_pio2f+0x22c>)
 8002352:	429d      	cmp	r5, r3
 8002354:	d83a      	bhi.n	80023cc <__ieee754_rem_pio2f+0x9c>
 8002356:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800235a:	2e00      	cmp	r6, #0
 800235c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002560 <__ieee754_rem_pio2f+0x230>
 8002360:	4a80      	ldr	r2, [pc, #512]	@ (8002564 <__ieee754_rem_pio2f+0x234>)
 8002362:	f023 030f 	bic.w	r3, r3, #15
 8002366:	dd18      	ble.n	800239a <__ieee754_rem_pio2f+0x6a>
 8002368:	4293      	cmp	r3, r2
 800236a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800236e:	bf09      	itett	eq
 8002370:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8002568 <__ieee754_rem_pio2f+0x238>
 8002374:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800256c <__ieee754_rem_pio2f+0x23c>
 8002378:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8002570 <__ieee754_rem_pio2f+0x240>
 800237c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8002380:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8002384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002388:	ed80 7a00 	vstr	s14, [r0]
 800238c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002390:	edc0 7a01 	vstr	s15, [r0, #4]
 8002394:	2001      	movs	r0, #1
 8002396:	b007      	add	sp, #28
 8002398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800239a:	4293      	cmp	r3, r2
 800239c:	ee70 7a07 	vadd.f32	s15, s0, s14
 80023a0:	bf09      	itett	eq
 80023a2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8002568 <__ieee754_rem_pio2f+0x238>
 80023a6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800256c <__ieee754_rem_pio2f+0x23c>
 80023aa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8002570 <__ieee754_rem_pio2f+0x240>
 80023ae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80023b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80023b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023ba:	ed80 7a00 	vstr	s14, [r0]
 80023be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023c2:	edc0 7a01 	vstr	s15, [r0, #4]
 80023c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ca:	e7e4      	b.n	8002396 <__ieee754_rem_pio2f+0x66>
 80023cc:	4b69      	ldr	r3, [pc, #420]	@ (8002574 <__ieee754_rem_pio2f+0x244>)
 80023ce:	429d      	cmp	r5, r3
 80023d0:	d873      	bhi.n	80024ba <__ieee754_rem_pio2f+0x18a>
 80023d2:	f000 f8dd 	bl	8002590 <fabsf>
 80023d6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002578 <__ieee754_rem_pio2f+0x248>
 80023da:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80023de:	eee0 7a07 	vfma.f32	s15, s0, s14
 80023e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ea:	ee17 0a90 	vmov	r0, s15
 80023ee:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002560 <__ieee754_rem_pio2f+0x230>
 80023f2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80023f6:	281f      	cmp	r0, #31
 80023f8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800256c <__ieee754_rem_pio2f+0x23c>
 80023fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002400:	eeb1 6a47 	vneg.f32	s12, s14
 8002404:	ee70 6a67 	vsub.f32	s13, s0, s15
 8002408:	ee16 1a90 	vmov	r1, s13
 800240c:	dc09      	bgt.n	8002422 <__ieee754_rem_pio2f+0xf2>
 800240e:	4a5b      	ldr	r2, [pc, #364]	@ (800257c <__ieee754_rem_pio2f+0x24c>)
 8002410:	1e47      	subs	r7, r0, #1
 8002412:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002416:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800241a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800241e:	4293      	cmp	r3, r2
 8002420:	d107      	bne.n	8002432 <__ieee754_rem_pio2f+0x102>
 8002422:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8002426:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800242a:	2a08      	cmp	r2, #8
 800242c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8002430:	dc14      	bgt.n	800245c <__ieee754_rem_pio2f+0x12c>
 8002432:	6021      	str	r1, [r4, #0]
 8002434:	ed94 7a00 	vldr	s14, [r4]
 8002438:	ee30 0a47 	vsub.f32	s0, s0, s14
 800243c:	2e00      	cmp	r6, #0
 800243e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002442:	ed84 0a01 	vstr	s0, [r4, #4]
 8002446:	daa6      	bge.n	8002396 <__ieee754_rem_pio2f+0x66>
 8002448:	eeb1 7a47 	vneg.f32	s14, s14
 800244c:	eeb1 0a40 	vneg.f32	s0, s0
 8002450:	ed84 7a00 	vstr	s14, [r4]
 8002454:	ed84 0a01 	vstr	s0, [r4, #4]
 8002458:	4240      	negs	r0, r0
 800245a:	e79c      	b.n	8002396 <__ieee754_rem_pio2f+0x66>
 800245c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8002568 <__ieee754_rem_pio2f+0x238>
 8002460:	eef0 6a40 	vmov.f32	s13, s0
 8002464:	eee6 6a25 	vfma.f32	s13, s12, s11
 8002468:	ee70 7a66 	vsub.f32	s15, s0, s13
 800246c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002470:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002570 <__ieee754_rem_pio2f+0x240>
 8002474:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002478:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800247c:	ee15 2a90 	vmov	r2, s11
 8002480:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002484:	1a5b      	subs	r3, r3, r1
 8002486:	2b19      	cmp	r3, #25
 8002488:	dc04      	bgt.n	8002494 <__ieee754_rem_pio2f+0x164>
 800248a:	edc4 5a00 	vstr	s11, [r4]
 800248e:	eeb0 0a66 	vmov.f32	s0, s13
 8002492:	e7cf      	b.n	8002434 <__ieee754_rem_pio2f+0x104>
 8002494:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8002580 <__ieee754_rem_pio2f+0x250>
 8002498:	eeb0 0a66 	vmov.f32	s0, s13
 800249c:	eea6 0a25 	vfma.f32	s0, s12, s11
 80024a0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80024a4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002584 <__ieee754_rem_pio2f+0x254>
 80024a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80024ac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80024b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80024b4:	ed84 7a00 	vstr	s14, [r4]
 80024b8:	e7bc      	b.n	8002434 <__ieee754_rem_pio2f+0x104>
 80024ba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80024be:	d306      	bcc.n	80024ce <__ieee754_rem_pio2f+0x19e>
 80024c0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80024c4:	edc0 7a01 	vstr	s15, [r0, #4]
 80024c8:	edc0 7a00 	vstr	s15, [r0]
 80024cc:	e73e      	b.n	800234c <__ieee754_rem_pio2f+0x1c>
 80024ce:	15ea      	asrs	r2, r5, #23
 80024d0:	3a86      	subs	r2, #134	@ 0x86
 80024d2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80024de:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002588 <__ieee754_rem_pio2f+0x258>
 80024e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024ea:	ed8d 7a03 	vstr	s14, [sp, #12]
 80024ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024f2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80024f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024fe:	ed8d 7a04 	vstr	s14, [sp, #16]
 8002502:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002506:	eef5 7a40 	vcmp.f32	s15, #0.0
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	edcd 7a05 	vstr	s15, [sp, #20]
 8002512:	d11e      	bne.n	8002552 <__ieee754_rem_pio2f+0x222>
 8002514:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251c:	bf0c      	ite	eq
 800251e:	2301      	moveq	r3, #1
 8002520:	2302      	movne	r3, #2
 8002522:	491a      	ldr	r1, [pc, #104]	@ (800258c <__ieee754_rem_pio2f+0x25c>)
 8002524:	9101      	str	r1, [sp, #4]
 8002526:	2102      	movs	r1, #2
 8002528:	9100      	str	r1, [sp, #0]
 800252a:	a803      	add	r0, sp, #12
 800252c:	4621      	mov	r1, r4
 800252e:	f000 f837 	bl	80025a0 <__kernel_rem_pio2f>
 8002532:	2e00      	cmp	r6, #0
 8002534:	f6bf af2f 	bge.w	8002396 <__ieee754_rem_pio2f+0x66>
 8002538:	edd4 7a00 	vldr	s15, [r4]
 800253c:	eef1 7a67 	vneg.f32	s15, s15
 8002540:	edc4 7a00 	vstr	s15, [r4]
 8002544:	edd4 7a01 	vldr	s15, [r4, #4]
 8002548:	eef1 7a67 	vneg.f32	s15, s15
 800254c:	edc4 7a01 	vstr	s15, [r4, #4]
 8002550:	e782      	b.n	8002458 <__ieee754_rem_pio2f+0x128>
 8002552:	2303      	movs	r3, #3
 8002554:	e7e5      	b.n	8002522 <__ieee754_rem_pio2f+0x1f2>
 8002556:	bf00      	nop
 8002558:	3f490fd8 	.word	0x3f490fd8
 800255c:	4016cbe3 	.word	0x4016cbe3
 8002560:	3fc90f80 	.word	0x3fc90f80
 8002564:	3fc90fd0 	.word	0x3fc90fd0
 8002568:	37354400 	.word	0x37354400
 800256c:	37354443 	.word	0x37354443
 8002570:	2e85a308 	.word	0x2e85a308
 8002574:	43490f80 	.word	0x43490f80
 8002578:	3f22f984 	.word	0x3f22f984
 800257c:	08002bec 	.word	0x08002bec
 8002580:	2e85a300 	.word	0x2e85a300
 8002584:	248d3132 	.word	0x248d3132
 8002588:	43800000 	.word	0x43800000
 800258c:	08002c6c 	.word	0x08002c6c

08002590 <fabsf>:
 8002590:	ee10 3a10 	vmov	r3, s0
 8002594:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002598:	ee00 3a10 	vmov	s0, r3
 800259c:	4770      	bx	lr
	...

080025a0 <__kernel_rem_pio2f>:
 80025a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a4:	ed2d 8b04 	vpush	{d8-d9}
 80025a8:	b0d9      	sub	sp, #356	@ 0x164
 80025aa:	4690      	mov	r8, r2
 80025ac:	9001      	str	r0, [sp, #4]
 80025ae:	4ab6      	ldr	r2, [pc, #728]	@ (8002888 <__kernel_rem_pio2f+0x2e8>)
 80025b0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80025b2:	f118 0f04 	cmn.w	r8, #4
 80025b6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80025ba:	460f      	mov	r7, r1
 80025bc:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80025c0:	db26      	blt.n	8002610 <__kernel_rem_pio2f+0x70>
 80025c2:	f1b8 0203 	subs.w	r2, r8, #3
 80025c6:	bf48      	it	mi
 80025c8:	f108 0204 	addmi.w	r2, r8, #4
 80025cc:	10d2      	asrs	r2, r2, #3
 80025ce:	1c55      	adds	r5, r2, #1
 80025d0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80025d2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 80025d6:	00e8      	lsls	r0, r5, #3
 80025d8:	eba2 060b 	sub.w	r6, r2, fp
 80025dc:	9002      	str	r0, [sp, #8]
 80025de:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80025e2:	eb0a 0c0b 	add.w	ip, sl, fp
 80025e6:	ac1c      	add	r4, sp, #112	@ 0x70
 80025e8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80025ec:	2000      	movs	r0, #0
 80025ee:	4560      	cmp	r0, ip
 80025f0:	dd10      	ble.n	8002614 <__kernel_rem_pio2f+0x74>
 80025f2:	a91c      	add	r1, sp, #112	@ 0x70
 80025f4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80025f8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80025fc:	2600      	movs	r6, #0
 80025fe:	4556      	cmp	r6, sl
 8002600:	dc24      	bgt.n	800264c <__kernel_rem_pio2f+0xac>
 8002602:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002606:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 800260a:	4684      	mov	ip, r0
 800260c:	2400      	movs	r4, #0
 800260e:	e016      	b.n	800263e <__kernel_rem_pio2f+0x9e>
 8002610:	2200      	movs	r2, #0
 8002612:	e7dc      	b.n	80025ce <__kernel_rem_pio2f+0x2e>
 8002614:	42c6      	cmn	r6, r0
 8002616:	bf5d      	ittte	pl
 8002618:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800261c:	ee07 1a90 	vmovpl	s15, r1
 8002620:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8002624:	eef0 7a47 	vmovmi.f32	s15, s14
 8002628:	ece4 7a01 	vstmia	r4!, {s15}
 800262c:	3001      	adds	r0, #1
 800262e:	e7de      	b.n	80025ee <__kernel_rem_pio2f+0x4e>
 8002630:	ecfe 6a01 	vldmia	lr!, {s13}
 8002634:	ed3c 7a01 	vldmdb	ip!, {s14}
 8002638:	eee6 7a87 	vfma.f32	s15, s13, s14
 800263c:	3401      	adds	r4, #1
 800263e:	455c      	cmp	r4, fp
 8002640:	ddf6      	ble.n	8002630 <__kernel_rem_pio2f+0x90>
 8002642:	ece9 7a01 	vstmia	r9!, {s15}
 8002646:	3601      	adds	r6, #1
 8002648:	3004      	adds	r0, #4
 800264a:	e7d8      	b.n	80025fe <__kernel_rem_pio2f+0x5e>
 800264c:	a908      	add	r1, sp, #32
 800264e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8002652:	9104      	str	r1, [sp, #16]
 8002654:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8002656:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8002894 <__kernel_rem_pio2f+0x2f4>
 800265a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8002890 <__kernel_rem_pio2f+0x2f0>
 800265e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002662:	9203      	str	r2, [sp, #12]
 8002664:	4654      	mov	r4, sl
 8002666:	00a2      	lsls	r2, r4, #2
 8002668:	9205      	str	r2, [sp, #20]
 800266a:	aa58      	add	r2, sp, #352	@ 0x160
 800266c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8002670:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8002674:	a944      	add	r1, sp, #272	@ 0x110
 8002676:	aa08      	add	r2, sp, #32
 8002678:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800267c:	4694      	mov	ip, r2
 800267e:	4626      	mov	r6, r4
 8002680:	2e00      	cmp	r6, #0
 8002682:	dc4c      	bgt.n	800271e <__kernel_rem_pio2f+0x17e>
 8002684:	4628      	mov	r0, r5
 8002686:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800268a:	f000 fa35 	bl	8002af8 <scalbnf>
 800268e:	eeb0 8a40 	vmov.f32	s16, s0
 8002692:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8002696:	ee28 0a00 	vmul.f32	s0, s16, s0
 800269a:	f000 f9e9 	bl	8002a70 <floorf>
 800269e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80026a2:	eea0 8a67 	vfms.f32	s16, s0, s15
 80026a6:	2d00      	cmp	r5, #0
 80026a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80026ac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80026b0:	ee17 9a90 	vmov	r9, s15
 80026b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b8:	ee38 8a67 	vsub.f32	s16, s16, s15
 80026bc:	dd41      	ble.n	8002742 <__kernel_rem_pio2f+0x1a2>
 80026be:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80026c2:	a908      	add	r1, sp, #32
 80026c4:	f1c5 0e08 	rsb	lr, r5, #8
 80026c8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80026cc:	fa46 f00e 	asr.w	r0, r6, lr
 80026d0:	4481      	add	r9, r0
 80026d2:	fa00 f00e 	lsl.w	r0, r0, lr
 80026d6:	1a36      	subs	r6, r6, r0
 80026d8:	f1c5 0007 	rsb	r0, r5, #7
 80026dc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80026e0:	4106      	asrs	r6, r0
 80026e2:	2e00      	cmp	r6, #0
 80026e4:	dd3c      	ble.n	8002760 <__kernel_rem_pio2f+0x1c0>
 80026e6:	f04f 0e00 	mov.w	lr, #0
 80026ea:	f109 0901 	add.w	r9, r9, #1
 80026ee:	4670      	mov	r0, lr
 80026f0:	4574      	cmp	r4, lr
 80026f2:	dc68      	bgt.n	80027c6 <__kernel_rem_pio2f+0x226>
 80026f4:	2d00      	cmp	r5, #0
 80026f6:	dd03      	ble.n	8002700 <__kernel_rem_pio2f+0x160>
 80026f8:	2d01      	cmp	r5, #1
 80026fa:	d074      	beq.n	80027e6 <__kernel_rem_pio2f+0x246>
 80026fc:	2d02      	cmp	r5, #2
 80026fe:	d07d      	beq.n	80027fc <__kernel_rem_pio2f+0x25c>
 8002700:	2e02      	cmp	r6, #2
 8002702:	d12d      	bne.n	8002760 <__kernel_rem_pio2f+0x1c0>
 8002704:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002708:	ee30 8a48 	vsub.f32	s16, s0, s16
 800270c:	b340      	cbz	r0, 8002760 <__kernel_rem_pio2f+0x1c0>
 800270e:	4628      	mov	r0, r5
 8002710:	9306      	str	r3, [sp, #24]
 8002712:	f000 f9f1 	bl	8002af8 <scalbnf>
 8002716:	9b06      	ldr	r3, [sp, #24]
 8002718:	ee38 8a40 	vsub.f32	s16, s16, s0
 800271c:	e020      	b.n	8002760 <__kernel_rem_pio2f+0x1c0>
 800271e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8002722:	3e01      	subs	r6, #1
 8002724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800272c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8002730:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002734:	ecac 0a01 	vstmia	ip!, {s0}
 8002738:	ed30 0a01 	vldmdb	r0!, {s0}
 800273c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8002740:	e79e      	b.n	8002680 <__kernel_rem_pio2f+0xe0>
 8002742:	d105      	bne.n	8002750 <__kernel_rem_pio2f+0x1b0>
 8002744:	1e60      	subs	r0, r4, #1
 8002746:	a908      	add	r1, sp, #32
 8002748:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800274c:	11f6      	asrs	r6, r6, #7
 800274e:	e7c8      	b.n	80026e2 <__kernel_rem_pio2f+0x142>
 8002750:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002754:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275c:	da31      	bge.n	80027c2 <__kernel_rem_pio2f+0x222>
 800275e:	2600      	movs	r6, #0
 8002760:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002768:	f040 8098 	bne.w	800289c <__kernel_rem_pio2f+0x2fc>
 800276c:	1e60      	subs	r0, r4, #1
 800276e:	2200      	movs	r2, #0
 8002770:	4550      	cmp	r0, sl
 8002772:	da4b      	bge.n	800280c <__kernel_rem_pio2f+0x26c>
 8002774:	2a00      	cmp	r2, #0
 8002776:	d065      	beq.n	8002844 <__kernel_rem_pio2f+0x2a4>
 8002778:	3c01      	subs	r4, #1
 800277a:	ab08      	add	r3, sp, #32
 800277c:	3d08      	subs	r5, #8
 800277e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f8      	beq.n	8002778 <__kernel_rem_pio2f+0x1d8>
 8002786:	4628      	mov	r0, r5
 8002788:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800278c:	f000 f9b4 	bl	8002af8 <scalbnf>
 8002790:	1c63      	adds	r3, r4, #1
 8002792:	aa44      	add	r2, sp, #272	@ 0x110
 8002794:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002894 <__kernel_rem_pio2f+0x2f4>
 8002798:	0099      	lsls	r1, r3, #2
 800279a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800279e:	4623      	mov	r3, r4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f280 80a9 	bge.w	80028f8 <__kernel_rem_pio2f+0x358>
 80027a6:	4623      	mov	r3, r4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f2c0 80c7 	blt.w	800293c <__kernel_rem_pio2f+0x39c>
 80027ae:	aa44      	add	r2, sp, #272	@ 0x110
 80027b0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80027b4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800288c <__kernel_rem_pio2f+0x2ec>
 80027b8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 80027bc:	2000      	movs	r0, #0
 80027be:	1ae2      	subs	r2, r4, r3
 80027c0:	e0b1      	b.n	8002926 <__kernel_rem_pio2f+0x386>
 80027c2:	2602      	movs	r6, #2
 80027c4:	e78f      	b.n	80026e6 <__kernel_rem_pio2f+0x146>
 80027c6:	f852 1b04 	ldr.w	r1, [r2], #4
 80027ca:	b948      	cbnz	r0, 80027e0 <__kernel_rem_pio2f+0x240>
 80027cc:	b121      	cbz	r1, 80027d8 <__kernel_rem_pio2f+0x238>
 80027ce:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80027d2:	f842 1c04 	str.w	r1, [r2, #-4]
 80027d6:	2101      	movs	r1, #1
 80027d8:	f10e 0e01 	add.w	lr, lr, #1
 80027dc:	4608      	mov	r0, r1
 80027de:	e787      	b.n	80026f0 <__kernel_rem_pio2f+0x150>
 80027e0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80027e4:	e7f5      	b.n	80027d2 <__kernel_rem_pio2f+0x232>
 80027e6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80027ea:	aa08      	add	r2, sp, #32
 80027ec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80027f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027f4:	a908      	add	r1, sp, #32
 80027f6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80027fa:	e781      	b.n	8002700 <__kernel_rem_pio2f+0x160>
 80027fc:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8002800:	aa08      	add	r2, sp, #32
 8002802:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8002806:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800280a:	e7f3      	b.n	80027f4 <__kernel_rem_pio2f+0x254>
 800280c:	a908      	add	r1, sp, #32
 800280e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002812:	3801      	subs	r0, #1
 8002814:	430a      	orrs	r2, r1
 8002816:	e7ab      	b.n	8002770 <__kernel_rem_pio2f+0x1d0>
 8002818:	3201      	adds	r2, #1
 800281a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800281e:	2e00      	cmp	r6, #0
 8002820:	d0fa      	beq.n	8002818 <__kernel_rem_pio2f+0x278>
 8002822:	9905      	ldr	r1, [sp, #20]
 8002824:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8002828:	eb0d 0001 	add.w	r0, sp, r1
 800282c:	18e6      	adds	r6, r4, r3
 800282e:	a91c      	add	r1, sp, #112	@ 0x70
 8002830:	f104 0c01 	add.w	ip, r4, #1
 8002834:	384c      	subs	r0, #76	@ 0x4c
 8002836:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800283a:	4422      	add	r2, r4
 800283c:	4562      	cmp	r2, ip
 800283e:	da04      	bge.n	800284a <__kernel_rem_pio2f+0x2aa>
 8002840:	4614      	mov	r4, r2
 8002842:	e710      	b.n	8002666 <__kernel_rem_pio2f+0xc6>
 8002844:	9804      	ldr	r0, [sp, #16]
 8002846:	2201      	movs	r2, #1
 8002848:	e7e7      	b.n	800281a <__kernel_rem_pio2f+0x27a>
 800284a:	9903      	ldr	r1, [sp, #12]
 800284c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002850:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8002854:	9105      	str	r1, [sp, #20]
 8002856:	ee07 1a90 	vmov	s15, r1
 800285a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800285e:	2400      	movs	r4, #0
 8002860:	ece6 7a01 	vstmia	r6!, {s15}
 8002864:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 8002868:	46b1      	mov	r9, r6
 800286a:	455c      	cmp	r4, fp
 800286c:	dd04      	ble.n	8002878 <__kernel_rem_pio2f+0x2d8>
 800286e:	ece0 7a01 	vstmia	r0!, {s15}
 8002872:	f10c 0c01 	add.w	ip, ip, #1
 8002876:	e7e1      	b.n	800283c <__kernel_rem_pio2f+0x29c>
 8002878:	ecfe 6a01 	vldmia	lr!, {s13}
 800287c:	ed39 7a01 	vldmdb	r9!, {s14}
 8002880:	3401      	adds	r4, #1
 8002882:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002886:	e7f0      	b.n	800286a <__kernel_rem_pio2f+0x2ca>
 8002888:	08002fb0 	.word	0x08002fb0
 800288c:	08002f84 	.word	0x08002f84
 8002890:	43800000 	.word	0x43800000
 8002894:	3b800000 	.word	0x3b800000
 8002898:	00000000 	.word	0x00000000
 800289c:	9b02      	ldr	r3, [sp, #8]
 800289e:	eeb0 0a48 	vmov.f32	s0, s16
 80028a2:	eba3 0008 	sub.w	r0, r3, r8
 80028a6:	f000 f927 	bl	8002af8 <scalbnf>
 80028aa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8002890 <__kernel_rem_pio2f+0x2f0>
 80028ae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80028b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b6:	db19      	blt.n	80028ec <__kernel_rem_pio2f+0x34c>
 80028b8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8002894 <__kernel_rem_pio2f+0x2f4>
 80028bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 80028c0:	aa08      	add	r2, sp, #32
 80028c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028c6:	3508      	adds	r5, #8
 80028c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028cc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80028d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80028d8:	ee10 3a10 	vmov	r3, s0
 80028dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80028e0:	ee17 3a90 	vmov	r3, s15
 80028e4:	3401      	adds	r4, #1
 80028e6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80028ea:	e74c      	b.n	8002786 <__kernel_rem_pio2f+0x1e6>
 80028ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80028f0:	aa08      	add	r2, sp, #32
 80028f2:	ee10 3a10 	vmov	r3, s0
 80028f6:	e7f6      	b.n	80028e6 <__kernel_rem_pio2f+0x346>
 80028f8:	a808      	add	r0, sp, #32
 80028fa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80028fe:	9001      	str	r0, [sp, #4]
 8002900:	ee07 0a90 	vmov	s15, r0
 8002904:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002908:	3b01      	subs	r3, #1
 800290a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800290e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8002912:	ed62 7a01 	vstmdb	r2!, {s15}
 8002916:	e743      	b.n	80027a0 <__kernel_rem_pio2f+0x200>
 8002918:	ecfc 6a01 	vldmia	ip!, {s13}
 800291c:	ecb5 7a01 	vldmia	r5!, {s14}
 8002920:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002924:	3001      	adds	r0, #1
 8002926:	4550      	cmp	r0, sl
 8002928:	dc01      	bgt.n	800292e <__kernel_rem_pio2f+0x38e>
 800292a:	4290      	cmp	r0, r2
 800292c:	ddf4      	ble.n	8002918 <__kernel_rem_pio2f+0x378>
 800292e:	a858      	add	r0, sp, #352	@ 0x160
 8002930:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002934:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8002938:	3b01      	subs	r3, #1
 800293a:	e735      	b.n	80027a8 <__kernel_rem_pio2f+0x208>
 800293c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800293e:	2b02      	cmp	r3, #2
 8002940:	dc09      	bgt.n	8002956 <__kernel_rem_pio2f+0x3b6>
 8002942:	2b00      	cmp	r3, #0
 8002944:	dc27      	bgt.n	8002996 <__kernel_rem_pio2f+0x3f6>
 8002946:	d040      	beq.n	80029ca <__kernel_rem_pio2f+0x42a>
 8002948:	f009 0007 	and.w	r0, r9, #7
 800294c:	b059      	add	sp, #356	@ 0x164
 800294e:	ecbd 8b04 	vpop	{d8-d9}
 8002952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002956:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8002958:	2b03      	cmp	r3, #3
 800295a:	d1f5      	bne.n	8002948 <__kernel_rem_pio2f+0x3a8>
 800295c:	aa30      	add	r2, sp, #192	@ 0xc0
 800295e:	1f0b      	subs	r3, r1, #4
 8002960:	4413      	add	r3, r2
 8002962:	461a      	mov	r2, r3
 8002964:	4620      	mov	r0, r4
 8002966:	2800      	cmp	r0, #0
 8002968:	dc50      	bgt.n	8002a0c <__kernel_rem_pio2f+0x46c>
 800296a:	4622      	mov	r2, r4
 800296c:	2a01      	cmp	r2, #1
 800296e:	dc5d      	bgt.n	8002a2c <__kernel_rem_pio2f+0x48c>
 8002970:	ab30      	add	r3, sp, #192	@ 0xc0
 8002972:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 8002976:	440b      	add	r3, r1
 8002978:	2c01      	cmp	r4, #1
 800297a:	dc67      	bgt.n	8002a4c <__kernel_rem_pio2f+0x4ac>
 800297c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8002980:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8002984:	2e00      	cmp	r6, #0
 8002986:	d167      	bne.n	8002a58 <__kernel_rem_pio2f+0x4b8>
 8002988:	edc7 6a00 	vstr	s13, [r7]
 800298c:	ed87 7a01 	vstr	s14, [r7, #4]
 8002990:	edc7 7a02 	vstr	s15, [r7, #8]
 8002994:	e7d8      	b.n	8002948 <__kernel_rem_pio2f+0x3a8>
 8002996:	ab30      	add	r3, sp, #192	@ 0xc0
 8002998:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 800299c:	440b      	add	r3, r1
 800299e:	4622      	mov	r2, r4
 80029a0:	2a00      	cmp	r2, #0
 80029a2:	da24      	bge.n	80029ee <__kernel_rem_pio2f+0x44e>
 80029a4:	b34e      	cbz	r6, 80029fa <__kernel_rem_pio2f+0x45a>
 80029a6:	eef1 7a47 	vneg.f32	s15, s14
 80029aa:	edc7 7a00 	vstr	s15, [r7]
 80029ae:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80029b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029b6:	aa31      	add	r2, sp, #196	@ 0xc4
 80029b8:	2301      	movs	r3, #1
 80029ba:	429c      	cmp	r4, r3
 80029bc:	da20      	bge.n	8002a00 <__kernel_rem_pio2f+0x460>
 80029be:	b10e      	cbz	r6, 80029c4 <__kernel_rem_pio2f+0x424>
 80029c0:	eef1 7a67 	vneg.f32	s15, s15
 80029c4:	edc7 7a01 	vstr	s15, [r7, #4]
 80029c8:	e7be      	b.n	8002948 <__kernel_rem_pio2f+0x3a8>
 80029ca:	ab30      	add	r3, sp, #192	@ 0xc0
 80029cc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8002898 <__kernel_rem_pio2f+0x2f8>
 80029d0:	440b      	add	r3, r1
 80029d2:	2c00      	cmp	r4, #0
 80029d4:	da05      	bge.n	80029e2 <__kernel_rem_pio2f+0x442>
 80029d6:	b10e      	cbz	r6, 80029dc <__kernel_rem_pio2f+0x43c>
 80029d8:	eef1 7a67 	vneg.f32	s15, s15
 80029dc:	edc7 7a00 	vstr	s15, [r7]
 80029e0:	e7b2      	b.n	8002948 <__kernel_rem_pio2f+0x3a8>
 80029e2:	ed33 7a01 	vldmdb	r3!, {s14}
 80029e6:	3c01      	subs	r4, #1
 80029e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029ec:	e7f1      	b.n	80029d2 <__kernel_rem_pio2f+0x432>
 80029ee:	ed73 7a01 	vldmdb	r3!, {s15}
 80029f2:	3a01      	subs	r2, #1
 80029f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029f8:	e7d2      	b.n	80029a0 <__kernel_rem_pio2f+0x400>
 80029fa:	eef0 7a47 	vmov.f32	s15, s14
 80029fe:	e7d4      	b.n	80029aa <__kernel_rem_pio2f+0x40a>
 8002a00:	ecb2 7a01 	vldmia	r2!, {s14}
 8002a04:	3301      	adds	r3, #1
 8002a06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a0a:	e7d6      	b.n	80029ba <__kernel_rem_pio2f+0x41a>
 8002a0c:	ed72 7a01 	vldmdb	r2!, {s15}
 8002a10:	edd2 6a01 	vldr	s13, [r2, #4]
 8002a14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002a18:	3801      	subs	r0, #1
 8002a1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a1e:	ed82 7a00 	vstr	s14, [r2]
 8002a22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a26:	edc2 7a01 	vstr	s15, [r2, #4]
 8002a2a:	e79c      	b.n	8002966 <__kernel_rem_pio2f+0x3c6>
 8002a2c:	ed73 7a01 	vldmdb	r3!, {s15}
 8002a30:	edd3 6a01 	vldr	s13, [r3, #4]
 8002a34:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002a38:	3a01      	subs	r2, #1
 8002a3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a3e:	ed83 7a00 	vstr	s14, [r3]
 8002a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a46:	edc3 7a01 	vstr	s15, [r3, #4]
 8002a4a:	e78f      	b.n	800296c <__kernel_rem_pio2f+0x3cc>
 8002a4c:	ed33 7a01 	vldmdb	r3!, {s14}
 8002a50:	3c01      	subs	r4, #1
 8002a52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a56:	e78f      	b.n	8002978 <__kernel_rem_pio2f+0x3d8>
 8002a58:	eef1 6a66 	vneg.f32	s13, s13
 8002a5c:	eeb1 7a47 	vneg.f32	s14, s14
 8002a60:	edc7 6a00 	vstr	s13, [r7]
 8002a64:	ed87 7a01 	vstr	s14, [r7, #4]
 8002a68:	eef1 7a67 	vneg.f32	s15, s15
 8002a6c:	e790      	b.n	8002990 <__kernel_rem_pio2f+0x3f0>
 8002a6e:	bf00      	nop

08002a70 <floorf>:
 8002a70:	ee10 3a10 	vmov	r3, s0
 8002a74:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002a78:	3a7f      	subs	r2, #127	@ 0x7f
 8002a7a:	2a16      	cmp	r2, #22
 8002a7c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8002a80:	dc2b      	bgt.n	8002ada <floorf+0x6a>
 8002a82:	2a00      	cmp	r2, #0
 8002a84:	da12      	bge.n	8002aac <floorf+0x3c>
 8002a86:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002aec <floorf+0x7c>
 8002a8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002a8e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a96:	dd06      	ble.n	8002aa6 <floorf+0x36>
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	da24      	bge.n	8002ae6 <floorf+0x76>
 8002a9c:	2900      	cmp	r1, #0
 8002a9e:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <floorf+0x80>)
 8002aa0:	bf08      	it	eq
 8002aa2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8002aa6:	ee00 3a10 	vmov	s0, r3
 8002aaa:	4770      	bx	lr
 8002aac:	4911      	ldr	r1, [pc, #68]	@ (8002af4 <floorf+0x84>)
 8002aae:	4111      	asrs	r1, r2
 8002ab0:	420b      	tst	r3, r1
 8002ab2:	d0fa      	beq.n	8002aaa <floorf+0x3a>
 8002ab4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8002aec <floorf+0x7c>
 8002ab8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002abc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac4:	ddef      	ble.n	8002aa6 <floorf+0x36>
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	bfbe      	ittt	lt
 8002aca:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8002ace:	fa40 f202 	asrlt.w	r2, r0, r2
 8002ad2:	189b      	addlt	r3, r3, r2
 8002ad4:	ea23 0301 	bic.w	r3, r3, r1
 8002ad8:	e7e5      	b.n	8002aa6 <floorf+0x36>
 8002ada:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8002ade:	d3e4      	bcc.n	8002aaa <floorf+0x3a>
 8002ae0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002ae4:	4770      	bx	lr
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e7dd      	b.n	8002aa6 <floorf+0x36>
 8002aea:	bf00      	nop
 8002aec:	7149f2ca 	.word	0x7149f2ca
 8002af0:	bf800000 	.word	0xbf800000
 8002af4:	007fffff 	.word	0x007fffff

08002af8 <scalbnf>:
 8002af8:	ee10 3a10 	vmov	r3, s0
 8002afc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8002b00:	d02b      	beq.n	8002b5a <scalbnf+0x62>
 8002b02:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002b06:	d302      	bcc.n	8002b0e <scalbnf+0x16>
 8002b08:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002b0c:	4770      	bx	lr
 8002b0e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8002b12:	d123      	bne.n	8002b5c <scalbnf+0x64>
 8002b14:	4b24      	ldr	r3, [pc, #144]	@ (8002ba8 <scalbnf+0xb0>)
 8002b16:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8002bac <scalbnf+0xb4>
 8002b1a:	4298      	cmp	r0, r3
 8002b1c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002b20:	db17      	blt.n	8002b52 <scalbnf+0x5a>
 8002b22:	ee10 3a10 	vmov	r3, s0
 8002b26:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002b2a:	3a19      	subs	r2, #25
 8002b2c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002b30:	4288      	cmp	r0, r1
 8002b32:	dd15      	ble.n	8002b60 <scalbnf+0x68>
 8002b34:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8002bb0 <scalbnf+0xb8>
 8002b38:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002bb4 <scalbnf+0xbc>
 8002b3c:	ee10 3a10 	vmov	r3, s0
 8002b40:	eeb0 7a67 	vmov.f32	s14, s15
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	bfb8      	it	lt
 8002b48:	eef0 7a66 	vmovlt.f32	s15, s13
 8002b4c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8002b50:	4770      	bx	lr
 8002b52:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002bb8 <scalbnf+0xc0>
 8002b56:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002b5a:	4770      	bx	lr
 8002b5c:	0dd2      	lsrs	r2, r2, #23
 8002b5e:	e7e5      	b.n	8002b2c <scalbnf+0x34>
 8002b60:	4410      	add	r0, r2
 8002b62:	28fe      	cmp	r0, #254	@ 0xfe
 8002b64:	dce6      	bgt.n	8002b34 <scalbnf+0x3c>
 8002b66:	2800      	cmp	r0, #0
 8002b68:	dd06      	ble.n	8002b78 <scalbnf+0x80>
 8002b6a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8002b6e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8002b72:	ee00 3a10 	vmov	s0, r3
 8002b76:	4770      	bx	lr
 8002b78:	f110 0f16 	cmn.w	r0, #22
 8002b7c:	da09      	bge.n	8002b92 <scalbnf+0x9a>
 8002b7e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8002bb8 <scalbnf+0xc0>
 8002b82:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002bbc <scalbnf+0xc4>
 8002b86:	ee10 3a10 	vmov	r3, s0
 8002b8a:	eeb0 7a67 	vmov.f32	s14, s15
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	e7d9      	b.n	8002b46 <scalbnf+0x4e>
 8002b92:	3019      	adds	r0, #25
 8002b94:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8002b98:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8002b9c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8002bc0 <scalbnf+0xc8>
 8002ba0:	ee07 3a90 	vmov	s15, r3
 8002ba4:	e7d7      	b.n	8002b56 <scalbnf+0x5e>
 8002ba6:	bf00      	nop
 8002ba8:	ffff3cb0 	.word	0xffff3cb0
 8002bac:	4c000000 	.word	0x4c000000
 8002bb0:	7149f2ca 	.word	0x7149f2ca
 8002bb4:	f149f2ca 	.word	0xf149f2ca
 8002bb8:	0da24260 	.word	0x0da24260
 8002bbc:	8da24260 	.word	0x8da24260
 8002bc0:	33000000 	.word	0x33000000

08002bc4 <_init>:
 8002bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bc6:	bf00      	nop
 8002bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bca:	bc08      	pop	{r3}
 8002bcc:	469e      	mov	lr, r3
 8002bce:	4770      	bx	lr

08002bd0 <_fini>:
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	bf00      	nop
 8002bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd6:	bc08      	pop	{r3}
 8002bd8:	469e      	mov	lr, r3
 8002bda:	4770      	bx	lr
