{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429971262445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429971262446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 16:14:22 2015 " "Processing started: Sat Apr 25 16:14:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429971262446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429971262446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Code_lock -c Code_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Code_lock -c Code_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429971262446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429971262803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-rtl " "Found design unit 1: shift_register-rtl" {  } { { "shift_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263322 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_control-Behavioral " "Found design unit 1: shift_control-Behavioral" {  } { { "shift_control.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263325 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_control " "Found entity 1: shift_control" {  } { { "shift_control.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-Behavioral " "Found design unit 1: mux_4to1-Behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263328 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-rtl " "Found design unit 1: rotator-rtl" {  } { { "rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/rotator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263331 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/rotator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-Behavioral " "Found design unit 1: hex_display-Behavioral" {  } { { "hex_display.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/hex_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263335 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polling_rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polling_rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 polling_rotator-rtl " "Found design unit 1: polling_rotator-rtl" {  } { { "polling_rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/polling_rotator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263338 ""} { "Info" "ISGN_ENTITY_NAME" "1 polling_rotator " "Found entity 1: polling_rotator" {  } { { "polling_rotator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/polling_rotator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263341 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secret_code_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secret_code_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 secret_code_register-rtl " "Found design unit 1: secret_code_register-rtl" {  } { { "secret_code_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/secret_code_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263344 ""} { "Info" "ISGN_ENTITY_NAME" "1 secret_code_register " "Found entity 1: secret_code_register" {  } { { "secret_code_register.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/secret_code_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "comparator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/comparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263348 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-Behavioral " "Found design unit 1: shift_unit-Behavioral" {  } { { "shift_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263352 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "shift_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxed_led_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxed_led_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxed_led_unit-Behavioral " "Found design unit 1: muxed_led_unit-Behavioral" {  } { { "muxed_led_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263357 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxed_led_unit " "Found entity 1: muxed_led_unit" {  } { { "muxed_led_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_unit-rtl " "Found design unit 1: LCD_unit-rtl" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263364 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_unit " "Found entity 1: LCD_unit" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-rtl " "Found design unit 1: freq_divider-rtl" {  } { { "freq_divider.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/freq_divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263368 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/freq_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_unit-Behavioral " "Found design unit 1: debounce_unit-Behavioral" {  } { { "debounce_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263373 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_unit " "Found entity 1: debounce_unit" {  } { { "debounce_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-Behavioral " "Found design unit 1: ctrl_unit-Behavioral" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/ctrl_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263377 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/ctrl_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_unit-Behavioral " "Found design unit 1: compare_unit-Behavioral" {  } { { "compare_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263381 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_unit " "Found entity 1: compare_unit" {  } { { "compare_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429971263385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429971263385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429971263433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_unit LCD_unit:inst " "Elaborating entity \"LCD_unit\" for hierarchy \"LCD_unit:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 192 1256 1472 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst5 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst5\"" {  } { { "Block2.bdf" "inst5" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 8 8 144 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:inst3 " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:inst3\"" {  } { { "Block2.bdf" "inst3" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { -8 912 1112 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit shift_unit:inst7 " "Elaborating entity \"shift_unit\" for hierarchy \"shift_unit:inst7\"" {  } { { "Block2.bdf" "inst7" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 184 536 744 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_control shift_unit:inst7\|shift_control:label_shift_control_port_map " "Elaborating entity \"shift_control\" for hierarchy \"shift_unit:inst7\|shift_control:label_shift_control_port_map\"" {  } { { "shift_unit.vhd" "label_shift_control_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_unit:inst7\|shift_register:label_shift_register_port_map " "Elaborating entity \"shift_register\" for hierarchy \"shift_unit:inst7\|shift_register:label_shift_register_port_map\"" {  } { { "shift_unit.vhd" "label_shift_register_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/shift_unit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_unit debounce_unit:inst4 " "Elaborating entity \"debounce_unit\" for hierarchy \"debounce_unit:inst4\"" {  } { { "Block2.bdf" "inst4" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 200 272 472 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "polling_rotator debounce_unit:inst4\|polling_rotator:label_polling_rotator_port_map " "Elaborating entity \"polling_rotator\" for hierarchy \"debounce_unit:inst4\|polling_rotator:label_polling_rotator_port_map\"" {  } { { "debounce_unit.vhd" "label_polling_rotator_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce_unit:inst4\|debounce:label_debounce_port_map " "Elaborating entity \"debounce\" for hierarchy \"debounce_unit:inst4\|debounce:label_debounce_port_map\"" {  } { { "debounce_unit.vhd" "label_debounce_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce_unit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_unit compare_unit:inst2 " "Elaborating entity \"compare_unit\" for hierarchy \"compare_unit:inst2\"" {  } { { "Block2.bdf" "inst2" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 192 912 1112 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secret_code_register compare_unit:inst2\|secret_code_register:label_secret_code_register_port_map " "Elaborating entity \"secret_code_register\" for hierarchy \"compare_unit:inst2\|secret_code_register:label_secret_code_register_port_map\"" {  } { { "compare_unit.vhd" "label_secret_code_register_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator compare_unit:inst2\|comparator:label_comparator_port_map " "Elaborating entity \"comparator\" for hierarchy \"compare_unit:inst2\|comparator:label_comparator_port_map\"" {  } { { "compare_unit.vhd" "label_comparator_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/compare_unit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxed_led_unit muxed_led_unit:inst6 " "Elaborating entity \"muxed_led_unit\" for hierarchy \"muxed_led_unit:inst6\"" {  } { { "Block2.bdf" "inst6" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 392 904 1112 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator muxed_led_unit:inst6\|rotator:label_rotator_port_map " "Elaborating entity \"rotator\" for hierarchy \"muxed_led_unit:inst6\|rotator:label_rotator_port_map\"" {  } { { "muxed_led_unit.vhd" "label_rotator_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display muxed_led_unit:inst6\|hex_display:label_hex_display_3_port_map " "Elaborating entity \"hex_display\" for hierarchy \"muxed_led_unit:inst6\|hex_display:label_hex_display_3_port_map\"" {  } { { "muxed_led_unit.vhd" "label_hex_display_3_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 muxed_led_unit:inst6\|mux_4to1:label_mux_4to1_port_map " "Elaborating entity \"mux_4to1\" for hierarchy \"muxed_led_unit:inst6\|mux_4to1:label_mux_4to1_port_map\"" {  } { { "muxed_led_unit.vhd" "label_mux_4to1_port_map" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/muxed_led_unit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429971263671 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[7\] DATA_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[7\]\" to the node \"DATA_BUS\[7\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[6\] DATA_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[6\]\" to the node \"DATA_BUS\[6\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[5\] DATA_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[5\]\" to the node \"DATA_BUS\[5\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[4\] DATA_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[4\]\" to the node \"DATA_BUS\[4\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[3\] DATA_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[3\]\" to the node \"DATA_BUS\[3\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[2\] DATA_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[2\]\" to the node \"DATA_BUS\[2\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[1\] DATA_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[1\]\" to the node \"DATA_BUS\[1\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_unit:inst\|DATA_BUS\[0\] DATA_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_unit:inst\|DATA_BUS\[0\]\" to the node \"DATA_BUS\[0\]\" into a wire" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1429971264587 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1429971264587 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 14 -1 0 } } { "LCD_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/LCD_unit.vhd" 50 -1 0 } } { "ctrl_unit.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/ctrl_unit.vhd" 34 -1 0 } } { "debounce.vhd" "" { Text "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/debounce.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429971264597 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429971264597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 248 1608 1784 264 "LCD_ON" "" } { 240 1472 1608 256 "lcd_on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429971264805 "|Block2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "BACK_LED VCC " "Pin \"BACK_LED\" is stuck at VCC" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 264 1608 1784 280 "BACK_LED" "" } { 256 1472 1608 272 "back_led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429971264805 "|Block2|BACK_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Vassilis/Dropbox/Uppsala Universitet/Digital Electronics Design with VHDL/Project/Final/Block2.bdf" { { 280 1608 1784 296 "LCD_RW" "" } { 272 1472 1608 288 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429971264805 "|Block2|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429971264805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429971265666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429971265666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429971265824 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429971265824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429971265824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429971265824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429971266088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 16:14:26 2015 " "Processing ended: Sat Apr 25 16:14:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429971266088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429971266088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429971266088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429971266088 ""}
