\hypertarget{group___peripheral__memory__map}{}\section{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22400000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22400000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22400000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0001000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{C\+E\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{S\+A\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{S\+A\+I2\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{S\+A\+I2\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20028000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20030000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0001000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22500000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22600000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{D\+S\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20028000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{S\+R\+A\+M3\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20030000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0001000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22500000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22600000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{S\+P\+I6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{D\+S\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{D\+M\+A2\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 997 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1066 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1118 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1138 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1187 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1198 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1268 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 998 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1067 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1119 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1139 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1188 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1199 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1269 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 999 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1068 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1120 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1140 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1189 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1200 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1270 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1000 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1069 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1121 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1141 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1190 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1201 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1271 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 959 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1027 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1079 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1099 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1148 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1159 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1229 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 960 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1028 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1080 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1100 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1149 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1160 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1230 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 957 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1025 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1077 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1097 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1146 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1157 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1227 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 958 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1026 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1078 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1098 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1147 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1158 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1228 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 941 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1010 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1061 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1081 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1130 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1140 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1210 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 948 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1015 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1067 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1087 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1136 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1147 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1217 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 986 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1054 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1106 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1126 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1175 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1186 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1256 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 987 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1055 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1107 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1127 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1176 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1187 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1257 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1006 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1056 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1076 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1125 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1135 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1205 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1017 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1069 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1089 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1138 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1149 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1219 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+E\+C\+\_\+\+B\+A\+SE@{C\+E\+C\+\_\+\+B\+A\+SE}}
\index{C\+E\+C\+\_\+\+B\+A\+SE@{C\+E\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+E\+C\+\_\+\+B\+A\+SE}{CEC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+E\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{}\label{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}


Definition at line 988 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1025 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1096 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1151 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1168 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1220 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1232 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1302 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}}
\index{C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+Y\+P\+\_\+\+B\+A\+SE}{CRYP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+Y\+P\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)}\hypertarget{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{}\label{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}


Definition at line 1198 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}}
\index{C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+Y\+P\+\_\+\+B\+A\+SE}{CRYP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+Y\+P\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)}\hypertarget{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{}\label{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}


Definition at line 1250 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}}
\index{C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{C\+R\+Y\+P\+\_\+\+B\+A\+SE}{CRYP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+Y\+P\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)}\hypertarget{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}{}\label{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef}


Definition at line 1332 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 990 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1057 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1109 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1129 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1178 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1189 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}


Definition at line 1259 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1057 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1136 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1191 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1211 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1263 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1271 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1344 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}
F\+MC Bankx registers base address 

Definition at line 1048 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1125 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1180 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1197 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1249 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1261 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}


Definition at line 1331 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1028 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1099 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1154 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1171 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1223 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1235 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1305 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1029 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1100 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1155 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1172 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1224 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1236 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1306 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1030 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1101 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1156 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1173 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1225 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1237 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1307 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1031 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1102 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1157 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1174 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1226 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1238 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1308 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1032 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1103 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1158 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1175 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1227 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1239 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1309 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1033 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1104 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1159 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1176 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1228 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1240 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1310 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1034 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1105 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1160 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1177 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1229 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1241 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1311 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1035 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1106 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1161 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1178 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1230 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1242 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1312 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1036 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1107 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1162 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1179 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1231 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1243 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1313 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1037 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1108 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1163 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1180 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1232 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1244 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1314 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1038 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1109 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1164 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1181 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1233 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1245 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1315 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1039 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1110 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1165 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1182 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1234 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1246 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1316 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1040 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1111 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1166 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1183 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1235 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1247 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1317 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1041 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1112 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1167 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1184 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1236 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1248 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1318 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1042 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1113 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1168 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1185 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1237 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1249 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}


Definition at line 1319 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1043 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1114 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1169 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1186 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1238 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1250 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1320 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1044 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1115 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1170 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1187 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1239 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1251 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1321 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}
A\+H\+B2 peripherals 

Definition at line 1045 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1116 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1171 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1188 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1240 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1252 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1322 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1122 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1177 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1194 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1246 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1258 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+D\+\_\+\+B\+A\+SE@{D\+M\+A2\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+D\+\_\+\+B\+A\+SE}{DMA2D_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x\+B000\+U)}\hypertarget{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{}\label{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}
A\+H\+B2 peripherals 

Definition at line 1328 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+S\+I\+\_\+\+B\+A\+SE@{D\+S\+I\+\_\+\+B\+A\+SE}}
\index{D\+S\+I\+\_\+\+B\+A\+SE@{D\+S\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+S\+I\+\_\+\+B\+A\+SE}{DSI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+S\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{}\label{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}
A\+H\+B1 peripherals 

Definition at line 1218 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!D\+S\+I\+\_\+\+B\+A\+SE@{D\+S\+I\+\_\+\+B\+A\+SE}}
\index{D\+S\+I\+\_\+\+B\+A\+SE@{D\+S\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{D\+S\+I\+\_\+\+B\+A\+SE}{DSI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+S\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}{}\label{group___peripheral__memory__map_gac094188b138a77bbac13d9361609b617}
A\+H\+B1 peripherals 

Definition at line 1288 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1117 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1172 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1189 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1241 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1253 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1323 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1121 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1176 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1193 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1245 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1257 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}


Definition at line 1327 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1118 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1173 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1190 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1242 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1254 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1324 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1119 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1174 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1191 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1243 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1255 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1325 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1120 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1175 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1192 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1244 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1256 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1326 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1005 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1074 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1126 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1146 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1195 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1206 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1276 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 937 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 2 M\+B)} base address in the alias region 

Definition at line 1005 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 2 M\+B)} base address in the alias region 

Definition at line 1055 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 2 M\+B)} base address in the alias region 

Definition at line 1075 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 2 M\+B)} base address in the alias region 

Definition at line 1124 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 1134 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}
\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 1204 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 949 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1016 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1068 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1088 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1137 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1148 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x081\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1218 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1027 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1098 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1153 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1170 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1222 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1234 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1304 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1051 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1129 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1184 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1204 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1256 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1265 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}


Definition at line 1338 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1052 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1130 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1185 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1205 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1257 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1266 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}


Definition at line 1339 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{}\label{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}


Definition at line 1131 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{}\label{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}


Definition at line 1186 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{}\label{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}


Definition at line 1206 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}{}\label{group___peripheral__memory__map_ga48c2af45e9b49fa719236a2e71d2f8b2}


Definition at line 1258 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)}\hypertarget{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{}\label{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}


Definition at line 1053 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)}\hypertarget{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{}\label{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}


Definition at line 1267 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0080\+U)}\hypertarget{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{}\label{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}


Definition at line 1340 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{}\label{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}


Definition at line 1132 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{}\label{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}


Definition at line 1187 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{}\label{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}


Definition at line 1207 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}{}\label{group___peripheral__memory__map_gadca715802374c00fafb6b4eb3e4d9a91}


Definition at line 1259 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}
Debug M\+CU registers base address 

Definition at line 1054 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}


Definition at line 1133 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}


Definition at line 1188 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}


Definition at line 1208 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}


Definition at line 1260 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}
Debug M\+CU registers base address 

Definition at line 1268 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_Bank5_6_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0140\+U)}\hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}
Debug M\+CU registers base address 

Definition at line 1341 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 942 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1011 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1062 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1082 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1131 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1141 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}
F\+MC registers base address 

Definition at line 1211 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}{FMPI2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{}\label{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}


Definition at line 985 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1017 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1085 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1140 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1157 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1209 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1221 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1291 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1018 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1086 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1141 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1158 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1210 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1222 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1292 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1019 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1087 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1142 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1159 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1211 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1223 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1293 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1020 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1088 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1143 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1160 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1212 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1224 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}


Definition at line 1294 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1021 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1089 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1144 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1161 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1213 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1225 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1295 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1022 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1090 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1145 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1162 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1214 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1226 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1296 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1023 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1091 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1146 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1163 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1215 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1227 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1297 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1024 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1092 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1147 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1164 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1216 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1228 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}


Definition at line 1298 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1093 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1148 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1165 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1217 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1229 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1299 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1094 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1149 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1166 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1218 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1230 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+J\+\_\+\+B\+A\+SE}{GPIOJ_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+J\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{}\label{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}


Definition at line 1300 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1095 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1150 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1167 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1219 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1231 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+K\+\_\+\+B\+A\+SE}{GPIOK_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+K\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{}\label{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}


Definition at line 1301 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+B\+A\+SE}{HASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)}\hypertarget{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{}\label{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}


Definition at line 1199 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+B\+A\+SE}{HASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)}\hypertarget{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{}\label{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}


Definition at line 1251 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+B\+A\+SE}{HASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)}\hypertarget{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}{}\label{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242}


Definition at line 1333 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}{HASH_DIGEST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)}\hypertarget{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{}\label{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}


Definition at line 1200 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}{HASH_DIGEST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)}\hypertarget{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{}\label{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}


Definition at line 1252 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}{HASH_DIGEST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)}\hypertarget{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}{}\label{group___peripheral__memory__map_ga41efdf0e6db11dad3003d01882ee8bcb}


Definition at line 1334 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 982 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1051 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1103 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1123 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1172 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1183 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1253 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 983 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1052 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1104 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1124 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1173 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1184 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1254 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 984 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1053 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1105 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1125 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1174 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1185 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1255 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1043 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1095 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1115 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1164 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1175 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1245 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1046 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1098 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1118 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1167 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1178 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1248 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 974 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1042 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1094 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1114 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1163 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1174 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1244 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+B\+A\+SE}{LTDC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{}\label{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}


Definition at line 1135 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+B\+A\+SE}{LTDC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{}\label{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}


Definition at line 1204 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+B\+A\+SE}{LTDC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{}\label{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}


Definition at line 1215 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+B\+A\+SE}{LTDC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{}\label{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}


Definition at line 1285 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}{LTDC_Layer1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)}\hypertarget{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{}\label{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}


Definition at line 1136 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}{LTDC_Layer1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)}\hypertarget{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{}\label{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}


Definition at line 1205 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}{LTDC_Layer1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)}\hypertarget{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{}\label{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}


Definition at line 1216 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE}{LTDC_Layer1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer1\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x84\+U)}\hypertarget{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{}\label{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}


Definition at line 1286 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}{LTDC_Layer2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)}\hypertarget{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{}\label{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}
A\+H\+B1 peripherals 

Definition at line 1137 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}{LTDC_Layer2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)}\hypertarget{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{}\label{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}
A\+H\+B1 peripherals 

Definition at line 1206 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}{LTDC_Layer2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)}\hypertarget{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{}\label{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}


Definition at line 1217 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}}
\index{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE@{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE}{LTDC_Layer2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+T\+D\+C\+\_\+\+Layer2\+\_\+\+B\+A\+SE~({\bf L\+T\+D\+C\+\_\+\+B\+A\+SE} + 0x104\+U)}\hypertarget{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{}\label{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}


Definition at line 1287 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 940 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1009 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1060 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1080 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1129 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1139 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1209 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 947 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1014 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1066 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1086 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1135 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1146 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1216 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 989 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1056 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1108 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1128 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1177 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1188 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1258 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}{QSPI_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0001000\+U)}\hypertarget{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{}\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}
Quad\+S\+PI registers base address 

Definition at line 943 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}{QSPI_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0001000\+U)}\hypertarget{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{}\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}
Quad\+S\+PI registers base address 

Definition at line 1142 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE@{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}{QSPI_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0001000\+U)}\hypertarget{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{}\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}
Quad\+S\+PI registers base address 

Definition at line 1212 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1026 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1097 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1152 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1169 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1221 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1233 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1303 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1126 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1181 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1201 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1253 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1262 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}
F\+MC Bankx registers base address 

Definition at line 1335 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 972 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1040 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1092 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1112 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1161 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1172 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}


Definition at line 1242 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1009 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1080 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1132 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1152 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1201 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1212 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+B\+A\+SE}{SAI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}


Definition at line 1282 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1010 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1081 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1133 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1153 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1202 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1213 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI1_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}


Definition at line 1283 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}


Definition at line 1011 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}
A\+H\+B1 peripherals 

Definition at line 1082 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}


Definition at line 1134 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}
A\+H\+B1 peripherals 

Definition at line 1154 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}


Definition at line 1203 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}


Definition at line 1214 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI1_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I1\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}


Definition at line 1284 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I2\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+B\+A\+SE}}
\index{S\+A\+I2\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I2\+\_\+\+B\+A\+SE}{SAI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{}\label{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}


Definition at line 1012 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}}
\index{S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}{SAI2_Block_A_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE~({\bf S\+A\+I2\+\_\+\+B\+A\+SE} + 0x004\+U)}\hypertarget{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{}\label{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}


Definition at line 1013 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}
\index{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE@{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}{SAI2_Block_B_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~({\bf S\+A\+I2\+\_\+\+B\+A\+SE} + 0x024\+U)}\hypertarget{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{}\label{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}
A\+H\+B1 peripherals 

Definition at line 1014 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1001 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1070 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1122 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1142 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1191 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1202 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1272 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE@{S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE}}
\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE@{S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE}{SPDIFRX_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+D\+I\+F\+R\+X\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{}\label{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}


Definition at line 977 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1002 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1071 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1123 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1143 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1192 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1203 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1273 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 975 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1044 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1096 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1116 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1165 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1176 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1246 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 976 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1045 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1097 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1117 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1166 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1177 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1247 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1003 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1072 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1124 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1144 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1193 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1204 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}


Definition at line 1274 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1078 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1130 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1150 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1199 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1210 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}


Definition at line 1280 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1079 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1131 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1151 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1200 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1211 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}}
\index{S\+P\+I6\+\_\+\+B\+A\+SE@{S\+P\+I6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+P\+I6\+\_\+\+B\+A\+SE}{SPI6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{}\label{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}


Definition at line 1281 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 938 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 1007 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 1057 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 1077 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 1126 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(160 K\+B) base address in the alias region 

Definition at line 1136 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(160 K\+B) base address in the alias region 

Definition at line 1206 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 945 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1012 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1063 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1083 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1132 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1143 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1213 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 939 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 1008 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 1058 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 1078 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 1127 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20028000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(32 K\+B) base address in the alias region 

Definition at line 1137 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20028000\+U)}\hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(32 K\+B) base address in the alias region 

Definition at line 1207 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 946 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1013 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1064 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1084 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1133 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22500000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1144 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22500000\+U)}\hypertarget{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1214 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+A\+SE}{SRAM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20020000\+U)}\hypertarget{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{}\label{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}
S\+R\+A\+M3(64 K\+B) base address in the alias region 

Definition at line 1059 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+A\+SE}{SRAM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20020000\+U)}\hypertarget{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{}\label{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}
S\+R\+A\+M3(64 K\+B) base address in the alias region 

Definition at line 1079 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+A\+SE}{SRAM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20020000\+U)}\hypertarget{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{}\label{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}
S\+R\+A\+M3(64 K\+B) base address in the alias region 

Definition at line 1128 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+A\+SE}{SRAM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20030000\+U)}\hypertarget{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{}\label{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}
S\+R\+A\+M3(128 K\+B) base address in the alias region 

Definition at line 1138 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+A\+SE}{SRAM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20030000\+U)}\hypertarget{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}{}\label{group___peripheral__memory__map_gadb41012a2428a526d7ee5ff0f61d2344}
S\+R\+A\+M3(128 K\+B) base address in the alias region 

Definition at line 1208 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM3_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22400000\+U)}\hypertarget{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{}\label{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}
S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region 

Definition at line 1065 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM3_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22400000\+U)}\hypertarget{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{}\label{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}
S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region 

Definition at line 1085 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM3_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22400000\+U)}\hypertarget{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{}\label{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}
S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region 

Definition at line 1134 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM3_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22600000\+U)}\hypertarget{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{}\label{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}
S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region 

Definition at line 1145 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM3_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M3\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22600000\+U)}\hypertarget{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}{}\label{group___peripheral__memory__map_gaebfa4db60f9ac39c7c7f3fed98090410}
S\+R\+A\+M3(64 K\+B) base address in the bit-\/band region 

Definition at line 1215 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 952 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1020 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1072 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1092 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1141 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1152 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1222 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 953 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1021 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1073 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1093 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1142 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1153 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1223 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1004 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1073 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1125 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1145 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1194 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1205 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1275 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1007 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1076 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1128 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1148 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1197 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1208 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1278 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1008 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1077 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1129 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1149 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1198 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1209 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 1279 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 969 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1037 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1089 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1109 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1158 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1169 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1239 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 970 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1038 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1090 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1110 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1159 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1170 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1240 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 971 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1039 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1091 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1111 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1160 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1171 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1241 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 993 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1062 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1114 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1134 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1183 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1194 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1264 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 963 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1031 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1083 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1103 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1152 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1163 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1233 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 964 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1032 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1084 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1104 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1153 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1164 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1234 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 965 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1033 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1085 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1105 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1154 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1165 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1235 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 966 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1034 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1086 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1106 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1155 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1166 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1236 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 967 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1035 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1087 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1107 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1156 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1167 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1237 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 968 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1036 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1088 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1108 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1157 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1168 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1238 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 994 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1063 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1115 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1135 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1184 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1195 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1265 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1006 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1075 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1127 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1147 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1196 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1207 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}


Definition at line 1277 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 980 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1049 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1101 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1121 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1170 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1181 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1251 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 981 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1050 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1102 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1122 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1171 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1182 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1252 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1058 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1110 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1130 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1179 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1190 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T7\+\_\+\+B\+A\+SE@{U\+A\+R\+T7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T7\+\_\+\+B\+A\+SE}{UART7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7800\+U)}\hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}


Definition at line 1260 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1059 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1111 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1131 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1180 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1191 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T8\+\_\+\+B\+A\+SE@{U\+A\+R\+T8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T8\+\_\+\+B\+A\+SE}{UART8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7\+C00\+U)}\hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}
A\+P\+B2 peripherals 

Definition at line 1261 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 995 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1064 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1116 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1136 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1185 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1196 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1266 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 978 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1047 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1099 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1119 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1168 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1179 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1249 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 979 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1048 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1100 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1120 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1169 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1180 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1250 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 996 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1065 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1117 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1137 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1186 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1197 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1267 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1064 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1143 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1198 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1218 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1270 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1278 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1351 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1067 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1146 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1201 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1221 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1273 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1281 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1354 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1073 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1152 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1207 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1227 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1279 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1287 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}


Definition at line 1360 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1074 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1153 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1208 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1228 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1280 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1288 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1361 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1061 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1140 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1195 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1215 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1267 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1275 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1348 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1063 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1142 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1197 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1217 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1269 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1277 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1350 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1068 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1147 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1202 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1222 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1274 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1282 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1355 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1070 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1149 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1204 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1224 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1276 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1284 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1357 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1071 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1150 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1205 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1225 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1277 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1285 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1358 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1069 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1148 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1203 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1223 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1275 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1283 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1356 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1060 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1139 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1194 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1214 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1266 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1274 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1347 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1065 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1144 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1199 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1219 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1271 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1279 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}


Definition at line 1352 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1066 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1145 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1200 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1220 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1272 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1280 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1353 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1072 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1151 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1206 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1226 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1278 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1286 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}


Definition at line 1359 of file stm32f479xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 973 of file stm32f446xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1041 of file stm32f427xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1093 of file stm32f429xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1113 of file stm32f437xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1162 of file stm32f439xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1173 of file stm32f469xx.\+h.

\index{Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+memory\+\_\+map@{Peripheral\+\_\+memory\+\_\+map}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1243 of file stm32f479xx.\+h.

