Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul 23 14:34:17 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file servo_wrapper_timing_summary_routed.rpt -pb servo_wrapper_timing_summary_routed.pb -rpx servo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : servo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       9           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     7           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (1574)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/clk10000hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1574)
---------------------------------
 There are 1574 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.486        0.000                      0                 4905        0.044        0.000                      0                 4905        3.000        0.000                       0                  1853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                              {0.000 5.000}      10.000          100.000         
  clk_out1_servo_clk_wiz_1_1_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_servo_clk_wiz_1_1_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                {0.000 5.000}      10.000          100.000         
  clk_out1_servo_clk_wiz_1_1                             {0.000 5.000}      10.000          100.000         
  clkfbout_servo_clk_wiz_1_1                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.394        0.000                      0                  222        0.079        0.000                      0                  222       15.686        0.000                       0                   233  
servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.188        0.000                      0                   46        0.280        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_servo_clk_wiz_1_1_1                                 1.487        0.000                      0                 4603        0.118        0.000                      0                 4603        3.750        0.000                       0                  1576  
  clkfbout_servo_clk_wiz_1_1_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_servo_clk_wiz_1_1                                   1.486        0.000                      0                 4603        0.118        0.000                      0                 4603        3.750        0.000                       0                  1576  
  clkfbout_servo_clk_wiz_1_1                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_servo_clk_wiz_1_1    clk_out1_servo_clk_wiz_1_1_1        1.486        0.000                      0                 4603        0.044        0.000                      0                 4603  
clk_out1_servo_clk_wiz_1_1_1  clk_out1_servo_clk_wiz_1_1          1.486        0.000                      0                 4603        0.044        0.000                      0                 4603  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_servo_clk_wiz_1_1    clk_out1_servo_clk_wiz_1_1          6.351        0.000                      0                   34        0.705        0.000                      0                   34  
**async_default**             clk_out1_servo_clk_wiz_1_1_1  clk_out1_servo_clk_wiz_1_1          6.351        0.000                      0                   34        0.631        0.000                      0                   34  
**async_default**             clk_out1_servo_clk_wiz_1_1    clk_out1_servo_clk_wiz_1_1_1        6.351        0.000                      0                   34        0.631        0.000                      0                   34  
**async_default**             clk_out1_servo_clk_wiz_1_1_1  clk_out1_servo_clk_wiz_1_1_1        6.351        0.000                      0                   34        0.705        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                               From Clock                                               To Clock                                               
----------                                               ----------                                               --------                                               
(none)                                                                                                            clk_out1_servo_clk_wiz_1_1                               
(none)                                                   clk_out1_servo_clk_wiz_1_1                               clk_out1_servo_clk_wiz_1_1                               
(none)                                                   clk_out1_servo_clk_wiz_1_1_1                             clk_out1_servo_clk_wiz_1_1                               
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_servo_clk_wiz_1_1                               
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_servo_clk_wiz_1_1                               
(none)                                                                                                            clk_out1_servo_clk_wiz_1_1_1                             
(none)                                                   clk_out1_servo_clk_wiz_1_1                               clk_out1_servo_clk_wiz_1_1_1                             
(none)                                                   clk_out1_servo_clk_wiz_1_1_1                             clk_out1_servo_clk_wiz_1_1_1                             
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_servo_clk_wiz_1_1_1                             
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_servo_clk_wiz_1_1_1                             
(none)                                                                                                            servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                   clk_out1_servo_clk_wiz_1_1                               servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                   clk_out1_servo_clk_wiz_1_1_1                             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                            servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                   clk_out1_servo_clk_wiz_1_1                               servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                   clk_out1_servo_clk_wiz_1_1_1                             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                   servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                                                    
(none)                        clk_out1_servo_clk_wiz_1_1                                  
(none)                        clk_out1_servo_clk_wiz_1_1_1                                
(none)                        clkfbout_servo_clk_wiz_1_1                                  
(none)                        clkfbout_servo_clk_wiz_1_1_1                                
(none)                                                      clk_out1_servo_clk_wiz_1_1    
(none)                                                      clk_out1_servo_clk_wiz_1_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.234ns  (logic 0.707ns (21.859%)  route 2.527ns (78.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.521    23.029    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT4 (Prop_lut4_I2_O)        0.124    23.153 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.153    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.226    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.328    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.029    36.547    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.547    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.236ns  (logic 0.707ns (21.846%)  route 2.529ns (78.154%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.523    23.031    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    23.155 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.155    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.226    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.328    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.031    36.549    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.549    
                         arrival time                         -23.155    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             13.412ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.262ns  (logic 0.735ns (22.530%)  route 2.527ns (77.470%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.521    23.029    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT5 (Prop_lut5_I3_O)        0.152    23.181 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.181    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.226    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.328    36.554    
                         clock uncertainty           -0.035    36.518    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.075    36.593    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -23.181    
  -------------------------------------------------------------------
                         slack                                 13.412    

Slack (MET) :             13.426ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.191ns  (logic 0.707ns (22.158%)  route 2.484ns (77.842%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.477    22.986    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.124    23.110 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.110    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.029    36.536    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 13.426    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.704ns (24.760%)  route 2.139ns (75.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 19.566 - 16.667 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.015     4.724    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.281    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.405 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.691     6.096    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    19.566    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.314    19.880    
                         clock uncertainty           -0.035    19.845    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.202    19.643    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.643    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.983ns  (logic 0.707ns (23.701%)  route 2.276ns (76.299%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.270    22.778    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    22.902 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.232    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.029    36.539    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.902    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.655ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.011ns  (logic 0.735ns (24.410%)  route 2.276ns (75.590%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.270    22.778    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.152    22.930 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.930    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.232    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.075    36.585    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 13.655    

Slack (MET) :             13.823ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.796ns  (logic 0.707ns (25.284%)  route 2.089ns (74.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.083    22.591    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.124    22.715 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.715    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.031    36.538    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.538    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 13.823    

Slack (MET) :             14.288ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.330ns  (logic 0.707ns (30.347%)  route 1.623ns (69.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.006    21.384    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124    21.508 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.616    22.125    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y31         LUT2 (Prop_lut2_I0_O)        0.124    22.249 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.249    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X48Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441    36.230    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.314    36.544    
                         clock uncertainty           -0.035    36.508    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.029    36.537    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -22.249    
  -------------------------------------------------------------------
                         slack                                 14.288    

Slack (MET) :             14.891ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.748ns  (logic 0.707ns (40.446%)  route 1.041ns (59.554%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563    19.919    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X47Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    20.378 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.605    20.984    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X47Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.108 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.436    21.543    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    21.667 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.667    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.235    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.563    
                         clock uncertainty           -0.035    36.527    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.031    36.558    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.558    
                         arrival time                         -21.667    
  -------------------------------------------------------------------
                         slack                                 14.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.134%)  route 0.249ns (63.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.249     1.569    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.108     1.443    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.047     1.490    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y42         FDPE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.324 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.115     1.439    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X42Y42         SRL16E                                       r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y42         SRL16E                                       r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.337     1.218    
    SLICE_X42Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.335    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.328%)  route 0.309ns (68.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.309     1.629    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X42Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.108     1.444    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.063     1.507    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.493%)  route 0.128ns (47.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.128     1.448    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.550    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.337     1.213    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.072     1.285    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.128     1.448    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.550    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.337     1.213    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.070     1.283    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.034%)  route 0.362ns (71.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.362     1.683    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X33Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                         clock pessimism             -0.108     1.443    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.070     1.513    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y42         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.118     1.442    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X44Y42         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.556    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y42         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.360     1.196    
    SLICE_X44Y42         FDCE (Hold_fdce_C_D)         0.075     1.271    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.072%)  route 0.115ns (44.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.115     1.435    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X31Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.550    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.356     1.194    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070     1.264    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X49Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.439    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.running_clock_synced
    SLICE_X50Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.337     1.214    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.052     1.266    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.110     1.430    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X30Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.550    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.356     1.194    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.063     1.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y41   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X45Y41   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X45Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X45Y41   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X43Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y42   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y40   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.188ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.201ns  (logic 0.831ns (15.977%)  route 4.370ns (84.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.701    25.121    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X48Y12         FDCE (Setup_fdce_C_CE)      -0.205    36.309    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                         -25.121    
  -------------------------------------------------------------------
                         slack                                 11.188    

Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.159ns  (logic 0.831ns (16.107%)  route 4.328ns (83.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.659    25.079    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.237    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X52Y12         FDCE (Setup_fdce_C_CE)      -0.169    36.346    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.012ns  (logic 0.831ns (16.580%)  route 4.181ns (83.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.512    24.932    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.236    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X49Y12         FDCE (Setup_fdce_C_CE)      -0.205    36.309    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                         -24.932    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.006ns  (logic 0.831ns (16.599%)  route 4.175ns (83.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506    24.926    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.237    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    36.310    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.006ns  (logic 0.831ns (16.599%)  route 4.175ns (83.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506    24.926    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.237    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    36.310    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.006ns  (logic 0.831ns (16.599%)  route 4.175ns (83.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506    24.926    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.237    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    36.310    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.006ns  (logic 0.831ns (16.599%)  route 4.175ns (83.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506    24.926    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.237    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    36.310    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                         -24.926    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.570ns  (logic 0.831ns (18.182%)  route 3.739ns (81.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.456    23.030    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.154 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.336    24.491    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.235    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X48Y13         FDCE (Setup_fdce_C_CE)      -0.205    36.308    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -24.491    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.570ns  (logic 0.831ns (18.182%)  route 3.739ns (81.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.456    23.030    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.154 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.336    24.491    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.235    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X48Y13         FDCE (Setup_fdce_C_CE)      -0.205    36.308    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -24.491    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             12.135ns  (required time - arrival time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.245ns  (logic 0.831ns (19.578%)  route 3.414ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.744    24.165    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437    36.226    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.540    
                         clock uncertainty           -0.035    36.504    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    36.299    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.299    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                 12.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.510    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.555 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.555    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.557    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.373     1.184    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.091     1.275    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.243     1.567    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.612 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.612    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.557    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.373     1.184    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     1.276    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.702%)  route 0.401ns (68.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.401     1.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.770    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.557    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.373     1.184    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     1.276    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.773%)  route 0.644ns (75.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.412    18.704    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X47Y38         FDRE (Hold_fdre_C_CE)       -0.032    17.854    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.773%)  route 0.644ns (75.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.412    18.704    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X47Y38         FDRE (Hold_fdre_C_CE)       -0.032    17.854    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.773%)  route 0.644ns (75.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.412    18.704    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X47Y38         FDRE (Hold_fdre_C_CE)       -0.032    17.854    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.856ns  (logic 0.212ns (24.773%)  route 0.644ns (75.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.412    18.704    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X47Y38         FDRE (Hold_fdre_C_CE)       -0.032    17.854    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.915ns  (logic 0.211ns (23.064%)  route 0.704ns (76.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X46Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.167    18.016 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.304    18.320    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X47Y37         LUT1 (Prop_lut1_I0_O)        0.044    18.364 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.400    18.764    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X46Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.221    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X46Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.849    
    SLICE_X46Y37         FDCE (Hold_fdce_C_D)        -0.004    17.845    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.845    
                         arrival time                          18.764    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.969ns  (logic 0.212ns (21.880%)  route 0.757ns (78.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.525    18.817    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.012    17.874    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.874    
                         arrival time                          18.817    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.969ns  (logic 0.212ns (21.880%)  route 0.757ns (78.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 18.223 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.232    18.247    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.292 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.525    18.817    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.223    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.886    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.012    17.874    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.874    
                         arrival time                          18.817    
  -------------------------------------------------------------------
                         slack                                  0.943    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X44Y38   servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y38   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y37   servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/sync_reset
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.239    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.239    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 2.064ns (26.561%)  route 5.707ns (73.439%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.373     3.972 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.840     6.812    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.486     8.490    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.982    
                         clock uncertainty           -0.074     8.908    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.342    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.090ns (27.787%)  route 5.432ns (72.213%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.399     3.998 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           2.565     6.563    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.493     8.497    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790     8.125    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.935    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.715ns (8.590%)  route 7.608ns (91.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.608     7.075    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/sync_reset
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.296     7.371 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_gpr_write_i_1/O
                         net (fo=1, routed)           0.000     7.371    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_102
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077     9.009    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.419ns (5.577%)  route 7.093ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.093     6.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/sync_reset
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.696     8.236    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/Q
                         net (fo=2, routed)           0.066    -0.415    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.370 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.370    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.252    -0.609    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121    -0.488    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.556    -0.625    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.428    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.625    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075    -0.550    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.626    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.626    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.619    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.075    -0.544    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.627    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.075    -0.552    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.413    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.619    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.544    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/Q
                         net (fo=2, routed)           0.065    -0.421    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/MEM_DAXI_Data_Strobe
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.075    -0.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.620    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.545    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X31Y13         FDRE                                         r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.359    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.253    -0.609    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.492    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_servo_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_servo_clk_wiz_1_1_1
  To Clock:  clkfbout_servo_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_servo_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    servo_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/sync_reset
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 2.064ns (26.561%)  route 5.707ns (73.439%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.373     3.972 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.840     6.812    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.486     8.490    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.982    
                         clock uncertainty           -0.074     8.908    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.342    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.090ns (27.787%)  route 5.432ns (72.213%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.399     3.998 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           2.565     6.563    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.493     8.497    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790     8.125    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.715ns (8.590%)  route 7.608ns (91.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.608     7.075    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/sync_reset
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.296     7.371 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_gpr_write_i_1/O
                         net (fo=1, routed)           0.000     7.371    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_102
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077     9.008    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.419ns (5.577%)  route 7.093ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.093     6.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/sync_reset
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.696     8.235    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/Q
                         net (fo=2, routed)           0.066    -0.415    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.370 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.370    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.252    -0.609    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121    -0.488    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.556    -0.625    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.428    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.625    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075    -0.550    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.626    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.626    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.619    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.075    -0.544    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.627    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.075    -0.552    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.413    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.619    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.544    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/Q
                         net (fo=2, routed)           0.065    -0.421    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/MEM_DAXI_Data_Strobe
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.075    -0.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.620    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.545    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X31Y13         FDRE                                         r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.359    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.253    -0.609    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.492    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_servo_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27     servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_servo_clk_wiz_1_1
  To Clock:  clkfbout_servo_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_servo_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    servo_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/sync_reset
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 2.064ns (26.561%)  route 5.707ns (73.439%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.373     3.972 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.840     6.812    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.486     8.490    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.982    
                         clock uncertainty           -0.074     8.908    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.342    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.090ns (27.787%)  route 5.432ns (72.213%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.399     3.998 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           2.565     6.563    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.493     8.497    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790     8.125    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.715ns (8.590%)  route 7.608ns (91.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.608     7.075    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/sync_reset
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.296     7.371 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_gpr_write_i_1/O
                         net (fo=1, routed)           0.000     7.371    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_102
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077     9.008    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.419ns (5.577%)  route 7.093ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.093     6.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/sync_reset
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.696     8.235    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/Q
                         net (fo=2, routed)           0.066    -0.415    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.370 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.370    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121    -0.414    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.556    -0.625    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.428    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075    -0.476    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075    -0.477    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075    -0.477    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.075    -0.470    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.075    -0.478    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.413    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.470    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/Q
                         net (fo=2, routed)           0.065    -0.421    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/MEM_DAXI_Data_Strobe
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.075    -0.478    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.471    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X31Y13         FDRE                                         r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.359    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.418    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/sync_reset
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.696     8.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 2.064ns (26.561%)  route 5.707ns (73.439%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.373     3.972 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.840     6.812    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.486     8.490    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.982    
                         clock uncertainty           -0.074     8.908    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.342    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.090ns (27.787%)  route 5.432ns (72.213%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.346     3.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.399     3.998 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           2.565     6.563    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.493     8.497    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790     8.125    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 0.419ns (5.439%)  route 7.285ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.285     6.752    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/reset_bool_for_rst
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.440     8.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y21         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X51Y21         FDRE (Setup_fdre_C_R)       -0.601     8.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.715ns (8.590%)  route 7.608ns (91.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.608     7.075    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/sync_reset
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.296     7.371 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/ex_gpr_write_i_1/O
                         net (fo=1, routed)           0.000     7.371    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_102
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077     9.008    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.419ns (5.577%)  route 7.093ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         7.093     6.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/sync_reset
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437     8.442    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X54Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.696     8.235    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/Q
                         net (fo=2, routed)           0.066    -0.415    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.370 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.370    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X42Y36         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121    -0.414    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.556    -0.625    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.428    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.075    -0.476    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075    -0.477    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.555    -0.626    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.429    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.074    -0.552    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075    -0.477    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y40         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.075    -0.470    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.075    -0.478    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.562    -0.619    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.413    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.470    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.554    -0.627    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/Q
                         net (fo=2, routed)           0.065    -0.421    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/MEM_DAXI_Data_Strobe
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.075    -0.478    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.471    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_servo_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.559    -0.622    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X31Y13         FDRE                                         r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.359    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X30Y13         SRL16E                                       r  servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.418    servo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.580ns (21.015%)  route 2.180ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.309     1.809    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441     8.446    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/C
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X32Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.458    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X35Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.580ns (21.015%)  route 2.180ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.309     1.809    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441     8.446    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/C
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X32Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.458    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X35Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.074    -0.286    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.074    -0.286    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.580ns (21.015%)  route 2.180ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.309     1.809    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441     8.446    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/C
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X32Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.458    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X35Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.074    -0.287    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/C
                         clock pessimism              0.503    -0.359    
                         clock uncertainty            0.074    -0.285    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.074    -0.286    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/C
                         clock pessimism              0.503    -0.360    
                         clock uncertainty            0.074    -0.286    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.580ns (18.955%)  route 2.480ns (81.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.609     2.109    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y39         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443     8.448    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y39         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]/C
                         clock pessimism              0.492     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405     8.461    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -2.109    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.876%)  route 2.338ns (80.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.467     1.968    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y38         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442     8.447    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y38         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.460    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@10.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.580ns (21.015%)  route 2.180ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.309     1.809    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441     8.446    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]/C
                         clock pessimism              0.492     8.937    
                         clock uncertainty           -0.074     8.864    
    SLICE_X32Y37         FDCE (Recov_fdce_C_CLR)     -0.405     8.459    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  6.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.711%)  route 0.712ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.386     0.277    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X35Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.141%)  route 0.839ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.514     0.404    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X34Y37         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X34Y37         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns - clk_out1_servo_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.488     0.378    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn_0
    SLICE_X32Y34         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aclk
    SLICE_X32Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.831    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.456ns (27.457%)  route 3.847ns (72.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.847     5.304    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.446    -1.549    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.580ns (38.078%)  route 2.570ns (61.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.126     3.582    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.706 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     4.150    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.444    -1.551    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[3]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.448ns (36.269%)  route 2.545ns (63.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.545     3.994    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.434    -1.561    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[0]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.453ns (36.611%)  route 2.516ns (63.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.516     3.968    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[2]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.464ns (37.582%)  route 2.431ns (62.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.431     3.895    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.436    -1.559    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[1]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.461ns (37.757%)  route 2.409ns (62.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.409     3.870    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.436    -1.559    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_tri_i[1]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.984%)  route 1.121ns (83.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.121     1.350    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[0]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.221ns (16.362%)  route 1.130ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.130     1.350    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[2]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.232ns (17.007%)  route 1.131ns (82.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.131     1.363    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.269ns (19.556%)  route 1.108ns (80.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.946     1.170    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.215 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.162     1.377    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[3]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.217ns (15.700%)  route 1.163ns (84.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.163     1.380    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.224ns (11.738%)  route 1.686ns (88.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.686     1.911    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.772%)  route 1.436ns (71.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.563    -0.949    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.805     0.312    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.436 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     1.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.273    -0.206    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.161 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.229     0.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.772%)  route 1.436ns (71.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.563    -0.949    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.805     0.312    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.436 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     1.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.273    -0.206    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.161 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.229     0.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 3.505ns (59.013%)  route 2.434ns (40.987%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     7.290    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     7.663 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     8.471    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.470     9.065    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.189    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 3.505ns (59.112%)  route 2.424ns (40.888%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     7.290    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     7.663 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     8.471    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.460     9.055    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.179 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 2.884ns (80.724%)  route 0.689ns (19.276%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.822    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.934ns (28.453%)  route 2.349ns (71.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.110     4.815    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y14         LUT5 (Prop_lut5_I1_O)        0.152     4.967 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.760     5.727    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.326     6.053 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.479     6.532    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X34Y14         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y14         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.179ns (36.252%)  route 2.073ns (63.748%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.564     3.254    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.986     4.696    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.152     4.848 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.087     5.935    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[9]
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.326     6.261 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__18/O
                         net (fo=1, routed)           0.000     6.261    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I135_out
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     6.506 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.506    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X39Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X39Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 1.149ns (37.002%)  route 1.956ns (62.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.800     4.507    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.154     4.661 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.156     5.817    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X40Y15         LUT4 (Prop_lut4_I3_O)        0.327     6.144 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__188/O
                         net (fo=1, routed)           0.000     6.144    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.356 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.356    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X40Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X40Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.172ns (38.004%)  route 1.912ns (61.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.079     4.785    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.152     4.937 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.833     5.769    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[27]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.326     6.095 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__138/O
                         net (fo=1, routed)           0.000     6.095    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I0153_out
    SLICE_X35Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     6.333 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X35Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 1.157ns (37.897%)  route 1.896ns (62.103%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.985     4.692    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.911     5.755    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.332     6.087 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__9/O
                         net (fo=1, routed)           0.000     6.087    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I1107_out
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     6.304 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.304    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X41Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X41Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.208ns (39.620%)  route 1.841ns (60.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.079     4.850    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.152     5.002 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.762     5.764    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[21]
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.326     6.090 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__132/O
                         net (fo=1, routed)           0.000     6.090    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/I0129_out
    SLICE_X44Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.302 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.302    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/of_instr_ii_32
    SLICE_X44Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X44Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.247ns (40.900%)  route 1.802ns (59.100%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.065     4.835    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.152     4.987 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.737     5.724    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[22]
    SLICE_X43Y14         LUT3 (Prop_lut3_I2_O)        0.332     6.056 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__79/O
                         net (fo=1, routed)           0.000     6.056    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I1131_out
    SLICE_X43Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     6.301 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.301    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X43Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442    -1.553    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X43Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.114     1.433    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X32Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X32Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.297%)  route 0.119ns (45.703%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.119     1.436    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X50Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.402%)  route 0.182ns (52.598%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.344 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.182     1.526    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X49Y32         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y32         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.335%)  route 0.308ns (57.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.128     1.307 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.138     1.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.098     1.543 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.170     1.713    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.250     1.571    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.616 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.121     1.738    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[12]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.196     1.518    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.563 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.196     1.759    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.124%)  route 0.412ns (68.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.249     1.570    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.615 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.162     1.777    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.724%)  route 0.415ns (69.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.279     1.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.043     1.642 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.136     1.778    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[27]
    SLICE_X34Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.082%)  route 0.432ns (69.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.195     1.517    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.562 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.238     1.800    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.185ns (29.767%)  route 0.436ns (70.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.539    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.044     1.583 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.217     1.800    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[7]
    SLICE_X42Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.555%)  route 1.382ns (70.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564     3.254    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.939     4.648    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.772 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     5.216    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.444    -1.551    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.815ns  (logic 2.064ns (42.863%)  route 2.751ns (57.137%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     6.173    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     6.546 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     7.354    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.470     7.948    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.072    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 2.064ns (42.952%)  route 2.741ns (57.048%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     6.173    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     6.546 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     7.354    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.460     7.938    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.062    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.449ns  (logic 1.443ns (58.932%)  route 1.006ns (41.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.705    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 0.704ns (29.481%)  route 1.684ns (70.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.719    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.678     5.521    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.645 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.645    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.028ns  (logic 0.580ns (28.599%)  route 1.448ns (71.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564     3.254    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.817     4.527    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     5.282    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.704ns (35.484%)  route 1.280ns (64.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.719    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.274     5.117    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.241    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.704ns (35.537%)  route 1.277ns (64.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.621     4.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X50Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.458 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.656     5.114    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.238 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.576%)  route 1.257ns (68.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.257     4.969    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.093    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X44Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.580ns (41.373%)  route 0.822ns (58.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.822     4.534    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.658 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.658    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.449    -1.546    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.095%)  route 0.500ns (72.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.339     1.663    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.708 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.162     1.870    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.433    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X49Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.141     1.326 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.114     1.440    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.834    -0.856    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X49Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.141     1.326 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.119     1.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.833    -0.857    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X50Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.176    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.165     1.482    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.824    -0.866    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.556%)  route 0.148ns (47.444%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.349 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.148     1.497    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.833    -0.857    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.178     1.503    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X50Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.693%)  route 0.148ns (44.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.148     1.475    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.520 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.835    -0.855    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.086%)  route 0.290ns (60.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.290     1.617    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.662 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.662    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.835    -0.855    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.306     1.633    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.678 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.678    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.456ns (27.457%)  route 3.847ns (72.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.847     5.304    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.446    -1.549    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.580ns (38.078%)  route 2.570ns (61.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.126     3.582    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.124     3.706 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     4.150    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.444    -1.551    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[3]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.448ns (36.269%)  route 2.545ns (63.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.545     3.994    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.434    -1.561    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[0]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.453ns (36.611%)  route 2.516ns (63.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.516     3.968    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[2]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.464ns (37.582%)  route 2.431ns (62.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.431     3.895    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.436    -1.559    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[1]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.461ns (37.757%)  route 2.409ns (62.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.409     3.870    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.436    -1.559    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_tri_i[1]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.229ns (16.984%)  route 1.121ns (83.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.121     1.350    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y29         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[0]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.221ns (16.362%)  route 1.130ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.130     1.350    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y31         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[2]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.232ns (17.007%)  route 1.131ns (82.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.131     1.363    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.823    -0.867    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.269ns (19.556%)  route 1.108ns (80.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.946     1.170    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.215 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.162     1.377    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sw_tri_i[3]
                            (input port)
  Destination:            servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.217ns (15.700%)  route 1.163ns (84.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_tri_i[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.163     1.380    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.822    -0.868    servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y30         FDRE                                         r  servo_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.224ns (11.738%)  route 1.686ns (88.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.686     1.911    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y41         FDRE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.772%)  route 1.436ns (71.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.563    -0.949    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.805     0.312    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.436 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     1.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.273    -0.206    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.161 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.229     0.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.772%)  route 1.436ns (71.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.563    -0.949    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.805     0.312    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.436 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     1.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.041%)  route 0.502ns (72.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.561    -0.620    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  servo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.273    -0.206    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.161 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.229     0.067    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 3.505ns (59.013%)  route 2.434ns (40.987%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     7.290    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     7.663 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     8.471    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.470     9.065    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     9.189    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.929ns  (logic 3.505ns (59.112%)  route 2.424ns (40.888%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     7.290    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     7.663 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     8.471    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.460     9.055    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.179 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 2.884ns (80.724%)  route 0.689ns (19.276%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.689     5.555    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.415 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.415    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.529    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.822 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.822    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.283ns  (logic 0.934ns (28.453%)  route 2.349ns (71.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.110     4.815    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y14         LUT5 (Prop_lut5_I1_O)        0.152     4.967 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.760     5.727    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.326     6.053 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.479     6.532    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X34Y14         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y14         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.252ns  (logic 1.179ns (36.252%)  route 2.073ns (63.748%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.564     3.254    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.986     4.696    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y11         LUT5 (Prop_lut5_I1_O)        0.152     4.848 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.087     5.935    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[9]
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.326     6.261 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__18/O
                         net (fo=1, routed)           0.000     6.261    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I135_out
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     6.506 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.506    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X39Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X39Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.105ns  (logic 1.149ns (37.002%)  route 1.956ns (62.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.800     4.507    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.154     4.661 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.156     5.817    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X40Y15         LUT4 (Prop_lut4_I3_O)        0.327     6.144 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__188/O
                         net (fo=1, routed)           0.000     6.144    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X40Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.356 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.356    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X40Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X40Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.172ns (38.004%)  route 1.912ns (61.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.079     4.785    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.152     4.937 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.833     5.769    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[27]
    SLICE_X35Y13         LUT4 (Prop_lut4_I3_O)        0.326     6.095 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__138/O
                         net (fo=1, routed)           0.000     6.095    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I0153_out
    SLICE_X35Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     6.333 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.333    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X35Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.439    -1.556    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 1.157ns (37.897%)  route 1.896ns (62.103%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.985     4.692    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.844 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.911     5.755    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.332     6.087 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__9/O
                         net (fo=1, routed)           0.000     6.087    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I1107_out
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     6.304 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.304    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X41Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X41Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.208ns (39.620%)  route 1.841ns (60.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.079     4.850    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.152     5.002 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.762     5.764    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[21]
    SLICE_X44Y13         LUT4 (Prop_lut4_I3_O)        0.326     6.090 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__132/O
                         net (fo=1, routed)           0.000     6.090    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/I0129_out
    SLICE_X44Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.302 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.302    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/of_instr_ii_32
    SLICE_X44Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X44Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.247ns (40.900%)  route 1.802ns (59.100%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     3.771 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.065     4.835    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y11         LUT5 (Prop_lut5_I1_O)        0.152     4.987 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.737     5.724    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[22]
    SLICE_X43Y14         LUT3 (Prop_lut3_I2_O)        0.332     6.056 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__79/O
                         net (fo=1, routed)           0.000     6.056    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I1131_out
    SLICE_X43Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     6.301 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.301    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X43Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.442    -1.553    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X43Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.114     1.433    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X32Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.827    -0.863    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X32Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.297%)  route 0.119ns (45.703%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.119     1.436    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X50Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.825    -0.865    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.402%)  route 0.182ns (52.598%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.344 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.182     1.526    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X49Y32         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y32         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.335%)  route 0.308ns (57.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.128     1.307 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.138     1.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.098     1.543 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.170     1.713    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.345%)  route 0.372ns (66.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.250     1.571    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.616 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.121     1.738    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[12]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.196     1.518    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.563 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.196     1.759    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.124%)  route 0.412ns (68.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.249     1.570    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.615 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.162     1.777    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.724%)  route 0.415ns (69.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.279     1.599    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.043     1.642 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.136     1.778    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[27]
    SLICE_X34Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.826    -0.864    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][5]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.082%)  route 0.432ns (69.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.182    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.195     1.517    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.562 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.238     1.800    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X46Y12         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.185ns (29.767%)  route 0.436ns (70.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.539    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.044     1.583 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.217     1.800    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[7]
    SLICE_X42Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.828    -0.862    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y13         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.555%)  route 1.382ns (70.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564     3.254    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.939     4.648    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.772 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     5.216    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.444    -1.551    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.815ns  (logic 2.064ns (42.863%)  route 2.751ns (57.137%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     6.173    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     6.546 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     7.354    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.470     7.948    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.072    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 2.064ns (42.952%)  route 2.741ns (57.048%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.467     6.173    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.373     6.546 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.808     7.354    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X51Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.460     7.938    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.062 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.062    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.449ns  (logic 1.443ns (58.932%)  route 1.006ns (41.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.718    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.298 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.298    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.412 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.412    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.705 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.705    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.435    -1.560    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y24         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 0.704ns (29.481%)  route 1.684ns (70.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.719    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.678     5.521    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.645 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.645    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.028ns  (logic 0.580ns (28.599%)  route 1.448ns (71.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564     3.254    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.817     4.527    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X42Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.631     5.282    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X42Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.704ns (35.484%)  route 1.280ns (64.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.006     4.719    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.274     5.117    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.241    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.704ns (35.537%)  route 1.277ns (64.463%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.621     4.334    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X50Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.458 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.656     5.114    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.238 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.238    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.576%)  route 1.257ns (68.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.257     4.969    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     5.093    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X44Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X44Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.580ns (41.373%)  route 0.822ns (58.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.713 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.822     4.534    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.658 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.658    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.449    -1.546    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.095%)  route 0.500ns (72.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.339     1.663    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.708 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.162     1.870    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     1.433    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.831    -0.859    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X49Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.141     1.326 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.114     1.440    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.834    -0.856    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X49Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.141     1.326 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.119     1.445    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.833    -0.857    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X50Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.176    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.165     1.482    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.824    -0.866    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.556%)  route 0.148ns (47.444%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.185    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.349 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.148     1.497    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.833    -0.857    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.178     1.503    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X50Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.693%)  route 0.148ns (44.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.148     1.475    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.520 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.835    -0.855    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.086%)  route 0.290ns (60.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.290     1.617    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.662 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.662    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.835    -0.855    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.799%)  route 0.306ns (62.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.186    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.306     1.633    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.678 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.678    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.832    -0.858    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 0.276ns (6.555%)  route 3.934ns (93.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.521     4.058    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT5 (Prop_lut5_I3_O)        0.152     4.210 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.210    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 0.248ns (5.927%)  route 3.936ns (94.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.523     4.060    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.184 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.184    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.182ns  (logic 0.248ns (5.929%)  route 3.934ns (94.071%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.521     4.058    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X47Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.182 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.182    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.248ns (5.992%)  route 3.891ns (94.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.477     4.015    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.139 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.139    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y30         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.138ns  (logic 0.124ns (2.997%)  route 4.014ns (97.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.373     1.373    servo_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.497 r  servo_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           2.640     4.138    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDI
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.124ns (3.005%)  route 4.003ns (96.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.373     1.373    servo_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.497 r  servo_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           2.629     4.127    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDI
    SLICE_X46Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 0.276ns (6.971%)  route 3.683ns (93.029%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.270     3.807    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.152     3.959 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443     2.899    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.248ns (6.308%)  route 3.683ns (93.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.414     2.414    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.538 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.270     3.807    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.931 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.931    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443     2.899    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y32         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.124ns (3.223%)  route 3.724ns (96.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.726     2.726    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.850 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.998     3.848    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y41         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y41         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.124ns (3.223%)  route 3.724ns (96.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.726     2.726    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.850 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.998     3.848    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X42Y41         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y41         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.000ns (0.000%)  route 0.450ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.450     0.450    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.000ns (0.000%)  route 0.505ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.505     0.505    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.545    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.000ns (0.000%)  route 0.505ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.505     0.505    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.545    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.592     0.592    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.592     0.592    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 2.064ns (45.066%)  route 2.516ns (54.934%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.995     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X49Y23         LUT5 (Prop_lut5_I0_O)        0.373     3.621 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     3.621    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 0.419ns (16.098%)  route 2.184ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         2.184     1.650    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.914%)  route 1.834ns (80.086%))
  Logic Levels:           0  
  Clock Path Skew:        3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          1.834     1.344    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.220%)  route 1.105ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.564    -0.948    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           1.105     0.613    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.295%)  route 0.956ns (67.705%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.549    -0.963    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.956     0.449    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.834%)  route 0.853ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.853     0.346    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435     2.891    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.456ns (35.095%)  route 0.843ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.549    -0.963    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.843     0.337    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435     2.891    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.291ns  (logic 0.518ns (40.127%)  route 0.773ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.556    -0.956    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.773     0.335    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X48Y20         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y20         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.456ns (35.223%)  route 0.839ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.839     0.331    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.248%)  route 0.838ns (64.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.838     0.330    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.280    -0.915    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.284    -0.911    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y32         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.367    -1.185 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.277    -0.908    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X49Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X49Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.205%)  route 0.286ns (43.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.286    -0.901    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.367ns (54.586%)  route 0.305ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437    -1.558    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X48Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.305    -0.886    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.247    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.688ns  (logic 0.418ns (60.798%)  route 0.270ns (39.202%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.139 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.270    -0.870    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418    -1.136 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.317    -0.819    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X53Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.367ns (48.234%)  route 0.394ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.394    -0.801    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.367ns (48.028%)  route 0.397ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.432    -1.563    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.196 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.397    -0.799    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.805%)  route 0.417ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.417    -0.770    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 2.064ns (45.066%)  route 2.516ns (54.934%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.553    -0.959    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.521     1.080    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.204 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.204    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.754 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.754    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.868 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.868    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.982    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.253 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.995     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X49Y23         LUT5 (Prop_lut5_I0_O)        0.373     3.621 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     3.621    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 0.419ns (16.098%)  route 2.184ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.559    -0.953    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X43Y34         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=668, routed)         2.184     1.650    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.914%)  route 1.834ns (80.086%))
  Logic Levels:           0  
  Clock Path Skew:        3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          1.834     1.344    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.220%)  route 1.105ns (70.780%))
  Logic Levels:           0  
  Clock Path Skew:        3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.564    -0.948    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y15         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           1.105     0.613    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.295%)  route 0.956ns (67.705%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.549    -0.963    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.956     0.449    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.834%)  route 0.853ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.853     0.346    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435     2.891    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.456ns (35.095%)  route 0.843ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.549    -0.963    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.843     0.337    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435     2.891    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.291ns  (logic 0.518ns (40.127%)  route 0.773ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.556    -0.956    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X46Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.773     0.335    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X48Y20         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y20         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.456ns (35.223%)  route 0.839ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.839     0.331    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.248%)  route 0.838ns (64.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.548    -0.964    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.838     0.330    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y23         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.280    -0.915    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.284    -0.911    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y32         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.367    -1.185 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.277    -0.908    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X49Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X49Y31         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.205%)  route 0.286ns (43.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.286    -0.901    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.367ns (54.586%)  route 0.305ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.437    -1.558    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X48Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.191 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.305    -0.886    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.247    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.688ns  (logic 0.418ns (60.798%)  route 0.270ns (39.202%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.139 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.270    -0.870    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418    -1.136 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.317    -0.819    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X53Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558     3.248    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.367ns (48.234%)  route 0.394ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.433    -1.562    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.394    -0.801    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.367ns (48.028%)  route 0.397ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.432    -1.563    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y26         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.196 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.397    -0.799    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y28         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.805%)  route 0.417ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.441    -1.554    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.417    -0.770    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.250    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.696ns  (logic 1.555ns (17.882%)  route 7.141ns (82.118%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.717    23.291    servo_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.150    23.441 f  servo_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.007    24.449    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.326    24.775 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.638    25.413    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    25.537 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.707    27.244    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124    27.368 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.124    28.492    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.616 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.616    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.380ns  (logic 1.555ns (18.556%)  route 6.825ns (81.444%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.717    23.291    servo_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.150    23.441 f  servo_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.007    24.449    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.326    24.775 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.638    25.413    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    25.537 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.707    27.244    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124    27.368 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.808    28.176    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.300 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.300    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446     2.902    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.274ns  (logic 1.431ns (19.672%)  route 5.843ns (80.328%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.717    23.291    servo_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.150    23.441 r  servo_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.007    24.449    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.326    24.775 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.638    25.413    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    25.537 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.534    27.071    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    27.195 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.195    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444     2.900    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 1.063ns (18.969%)  route 4.541ns (81.031%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.186    25.524    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRL16E                                       r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 1.063ns (18.969%)  route 4.541ns (81.031%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.186    25.524    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X52Y18         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X52Y18         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.463ns  (logic 1.063ns (19.458%)  route 4.400ns (80.542%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.045    25.383    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X52Y19         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X52Y19         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 1.063ns (20.011%)  route 4.249ns (79.989%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.894    25.232    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X52Y21         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X52Y21         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.191ns (23.896%)  route 3.793ns (76.104%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.575 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722    23.296    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.152    23.448 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.124    24.572    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.332    24.904 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    24.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 1.063ns (21.375%)  route 3.910ns (78.625%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.555    24.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X52Y22         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     2.894    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X52Y22         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.820ns  (logic 1.063ns (22.055%)  route 3.757ns (77.945%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.564    19.920    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.459    20.379 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.071    21.450    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.574 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.877    22.451    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.153    22.604 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.011    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.327    23.338 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.402    24.740    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X52Y24         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435     2.891    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X52Y24         SRLC16E                                      r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.386%)  route 0.183ns (49.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.183     1.508    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.553 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.553    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.554    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.212ns (55.871%)  route 0.167ns (44.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.167    18.183    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.045    18.228 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.228    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X44Y37         FDPE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.553    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y37         FDPE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.071ns (4.338%)  route 1.566ns (95.662%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.785    18.074    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.045    18.119 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.184    18.303    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X44Y37         FDPE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.553    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y37         FDPE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.414%)  route 0.348ns (64.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.850    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.146    17.996 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.112    18.108    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    18.153 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.237    18.390    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X43Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.554    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.414%)  route 0.348ns (64.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.850    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.146    17.996 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.112    18.108    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    18.153 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.237    18.390    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X43Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.554    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.236ns (43.555%)  route 0.306ns (56.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.850    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.146    17.996 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.112    18.108    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    18.153 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.194    18.347    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.045    18.392 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.000    18.392    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_28
    SLICE_X40Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.554    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y39         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.204%)  route 0.310ns (56.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.184ns = ( 17.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.850    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.146    17.996 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.112    18.108    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    18.153 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.199    18.352    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.045    18.397 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.000    18.397    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X42Y40         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.555    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X42Y40         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.212ns (36.272%)  route 0.372ns (63.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.180    18.195    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.045    18.240 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.193    18.433    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.212ns (36.272%)  route 0.372ns (63.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.180    18.195    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.045    18.240 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.193    18.433    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.212ns (36.272%)  route 0.372ns (63.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.848    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.167    18.015 f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.180    18.195    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.045    18.240 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.193    18.433    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.551    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.124ns (3.973%)  route 2.997ns (96.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.305     2.305    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.692     3.121    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.017%)  route 2.963ns (95.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.791     1.791    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.915 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.172     3.087    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 0.124ns (4.017%)  route 2.963ns (95.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.791     1.791    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     1.915 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.172     3.087    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    19.567    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.334%)  route 0.799ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.174     0.844    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X39Y38         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.334%)  route 0.799ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.174     0.844    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X39Y38         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.334%)  route 0.799ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.174     0.844    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X39Y38         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.045ns (5.334%)  route 0.799ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.174     0.844    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X39Y38         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.044ns (4.995%)  route 0.837ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.687     0.687    servo_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.044     0.731 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.150     0.881    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.044ns (4.995%)  route 0.837ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.687     0.687    servo_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.044     0.731 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.150     0.881    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.044ns (4.995%)  route 0.837ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.687     0.687    servo_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.044     0.731 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.150     0.881    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.044ns (4.995%)  route 0.837ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.687     0.687    servo_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.044     0.731 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.150     0.881    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.045ns (4.802%)  route 0.892ns (95.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.267     0.937    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X42Y37         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.220    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.045ns (4.802%)  route 0.892ns (95.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.625     0.625    servo_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.670 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.267     0.937    servo_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X42Y37         FDCE                                         f  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.220    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.239%)  route 0.769ns (62.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.567    -0.945    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.769     0.280    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.364%)  route 0.733ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.733     0.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.364%)  route 0.733ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.733     0.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.254%)  route 0.677ns (59.746%))
  Logic Levels:           0  
  Clock Path Skew:        3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.568    -0.944    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.677     0.189    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X48Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.304%)  route 0.554ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.554     0.127    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X49Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.572%)  route 0.395ns (46.428%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.554    -0.958    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.395    -0.106    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y26         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.367ns (52.043%)  route 0.338ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.190 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.338    -0.852    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y26         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.418ns (46.736%)  route 0.476ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.130 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.476    -0.654    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X49Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.566     3.256    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.803%)  route 0.579ns (61.197%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.449    -1.546    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.179 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.579    -0.600    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X48Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.566     3.256    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.367ns (37.312%)  route 0.617ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.181 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.617    -0.564    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.367ns (37.312%)  route 0.617ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.181 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.617    -0.564    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.175%)  route 0.648ns (63.825%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.448    -1.547    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.367    -1.180 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.648    -0.533    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.239%)  route 0.769ns (62.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.567    -0.945    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.769     0.280    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.364%)  route 0.733ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.733     0.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.364%)  route 0.733ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.733     0.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.254%)  route 0.677ns (59.746%))
  Logic Levels:           0  
  Clock Path Skew:        3.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.568    -0.944    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.488 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.677     0.189    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X48Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.304%)  route 0.554ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.566    -0.946    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.554     0.127    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X49Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.456ns (53.572%)  route 0.395ns (46.428%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.554    -0.958    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.395    -0.106    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y26         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.367ns (52.043%)  route 0.338ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y27         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.190 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.338    -0.852    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X51Y26         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.418ns (46.736%)  route 0.476ns (53.264%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X50Y13         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.130 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.476    -0.654    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X49Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.566     3.256    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.803%)  route 0.579ns (61.197%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.449    -1.546    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.179 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.579    -0.600    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X48Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.566     3.256    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.367ns (37.312%)  route 0.617ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.181 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.617    -0.564    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.367ns (37.312%)  route 0.617ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.447    -1.548    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y14         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.181 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.617    -0.564    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X48Y13         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.565     3.255    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.367ns (36.175%)  route 0.648ns (63.825%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.448    -1.547    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y12         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.367    -1.180 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.648    -0.533    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y12         FDCE                                         f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.567     3.257    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.054ns (19.533%)  route 4.342ns (80.467%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.701     8.648    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.054ns (19.687%)  route 4.300ns (80.313%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.659     8.606    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.054ns (20.243%)  route 4.153ns (79.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.512     8.459    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447     2.903    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y12         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.054ns (20.266%)  route 4.147ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506     8.454    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.054ns (20.266%)  route 4.147ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506     8.454    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.054ns (20.266%)  route 4.147ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506     8.454    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 1.054ns (20.266%)  route 4.147ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.506     8.454    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448     2.904    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y11         FDRE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.054ns (22.119%)  route 3.711ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.456     6.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.681 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.336     8.018    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.054ns (22.119%)  route 3.711ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.456     6.557    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.681 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.336     8.018    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446     2.902    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X48Y13         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.054ns (23.743%)  route 3.385ns (76.257%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.563     3.253    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.725    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.146     4.871 f  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.902     5.774    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.328     6.102 f  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.722     6.823    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.947 r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.744     7.692    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437     2.893    servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  servo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.312 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.059     1.371    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.517%)  route 0.077ns (37.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.312 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.077     1.389    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.072     1.396    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.433    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.445    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.445    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.180    servo_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y37         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.445    servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830     1.555    servo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y38         FDCE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.130     1.455    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.497%)  route 0.191ns (57.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.184    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.191     1.516    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.995%)  route 0.212ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  servo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.183    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y37         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.212     1.535    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  servo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.559    servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y38         FDRE                                         r  servo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Servo_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 4.055ns (63.345%)  route 2.346ns (36.655%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/C
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/Q
                         net (fo=1, routed)           2.346     2.864    Servo_0_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537     6.401 r  Servo_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.401    Servo_0
    K17                                                               r  Servo_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.645ns  (logic 1.100ns (30.182%)  route 2.545ns (69.818%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           1.017     1.473    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.597 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2/O
                         net (fo=12, routed)          1.028     2.625    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.749 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_1/O
                         net (fo=1, routed)           0.500     3.249    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.645 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.645    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.704ns (27.990%)  route 1.811ns (72.010%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/Q
                         net (fo=11, routed)          0.971     1.427    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_2/O
                         net (fo=4, routed)           0.840     2.391    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_2_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.515 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[6]_i_1/O
                         net (fo=1, routed)           0.000     2.515    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[6]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.498ns  (logic 0.996ns (39.871%)  route 1.502ns (60.129%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/C
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/Q
                         net (fo=8, routed)           1.348     1.866    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.152     2.018 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[5]_i_2/O
                         net (fo=1, routed)           0.154     2.172    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[5]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.326     2.498 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[5]_i_1/O
                         net (fo=1, routed)           0.000     2.498    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[5]
    SLICE_X35Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 0.730ns (29.776%)  route 1.722ns (70.224%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           1.017     1.473    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.597 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2/O
                         net (fo=12, routed)          0.704     2.302    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.150     2.452 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[3]_i_1/O
                         net (fo=1, routed)           0.000     2.452    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[3]
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 0.704ns (29.023%)  route 1.722ns (70.977%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           1.017     1.473    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.597 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2/O
                         net (fo=12, routed)          0.704     2.302    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.426 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[2]_i_1/O
                         net (fo=1, routed)           0.000     2.426    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 0.730ns (30.885%)  route 1.634ns (69.115%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           1.017     1.473    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.597 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2/O
                         net (fo=12, routed)          0.616     2.214    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.150     2.364 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[1]_i_1/O
                         net (fo=1, routed)           0.000     2.364    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[1]
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 0.704ns (30.019%)  route 1.641ns (69.981%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/Q
                         net (fo=11, routed)          0.971     1.427    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_2/O
                         net (fo=4, routed)           0.670     2.221    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_2_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.345 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_1/O
                         net (fo=1, routed)           0.000     2.345    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[7]
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 0.704ns (30.143%)  route 1.632ns (69.857%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           1.017     1.473    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.597 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2/O
                         net (fo=12, routed)          0.614     2.212    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_2_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.336 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_1/O
                         net (fo=1, routed)           0.000     2.336    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.580ns (38.736%)  route 0.917ns (61.264%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/Q
                         net (fo=10, routed)          0.917     1.373    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]
    SLICE_X35Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.497 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[0]_i_1/O
                         net (fo=1, routed)           0.000     1.497    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[0]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/Q
                         net (fo=7, routed)           0.088     0.229    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[6]_i_1/O
                         net (fo=1, routed)           0.000     0.274    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[6]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/Q
                         net (fo=10, routed)          0.121     0.262    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/Q
                         net (fo=10, routed)          0.121     0.262    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.048     0.310 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[3]
    SLICE_X34Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/C
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/Q
                         net (fo=8, routed)           0.106     0.270    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_1/O
                         net (fo=1, routed)           0.000     0.315    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[4]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.738%)  route 0.167ns (47.262%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/Q
                         net (fo=7, routed)           0.167     0.308    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]
    SLICE_X35Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[7]
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/Q
                         net (fo=11, routed)          0.181     0.322    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[0]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/C
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/Q
                         net (fo=10, routed)          0.190     0.331    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[1]
    SLICE_X35Y36         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.297ns (79.339%)  route 0.077ns (20.661%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           0.077     0.218    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.263 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.263    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.374 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.374    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/C
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/Q
                         net (fo=8, routed)           0.242     0.383    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.428 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty[5]_i_1/O
                         net (fo=1, routed)           0.000     0.428    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/p_0_in__0[5]
    SLICE_X35Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Servo_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.402ns (67.485%)  route 0.675ns (32.515%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE                         0.000     0.000 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/C
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/Q
                         net (fo=1, routed)           0.675     0.839    Servo_0_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.077 r  Servo_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.077    Servo_0
    K17                                                               r  Servo_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 3.974ns (45.378%)  route 4.783ns (54.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.558    -0.954    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y34         FDSE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.498 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.783     4.286    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.803 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.803    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.320ns  (logic 1.100ns (47.417%)  route 1.220ns (52.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.560    -0.952    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X32Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/Q
                         net (fo=2, routed)           0.751     0.256    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.380 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_3/O
                         net (fo=1, routed)           0.468     0.848    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_3_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.368 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.368    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.304ns  (logic 0.580ns (25.169%)  route 1.724ns (74.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.854     1.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.805ns (65.110%)  route 0.431ns (34.890%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.418    -1.139 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/Q
                         net (fo=2, routed)           0.431    -0.708    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.100    -0.608 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.608    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_5_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.321 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.321    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.186ns (21.102%)  route 0.695ns (78.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.370     0.260    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.186ns (21.102%)  route 0.695ns (78.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.370     0.260    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_servo_clk_wiz_1_1_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 3.974ns (45.378%)  route 4.783ns (54.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.558    -0.954    servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y34         FDSE                                         r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDSE (Prop_fdse_C_Q)         0.456    -0.498 r  servo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.783     4.286    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.803 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.803    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.580ns (23.482%)  route 1.890ns (76.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         1.019     1.519    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.320ns  (logic 1.100ns (47.417%)  route 1.220ns (52.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.560    -0.952    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X32Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[3]/Q
                         net (fo=2, routed)           0.751     0.256    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.380 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_3/O
                         net (fo=1, routed)           0.468     0.848    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_3_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.368 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.368    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.304ns  (logic 0.580ns (25.169%)  route 1.724ns (74.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.561    -0.951    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.871     0.376    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.124     0.500 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.854     1.354    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.805ns (65.110%)  route 0.431ns (34.890%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.438    -1.557    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/s00_servo_axi_aclk
    SLICE_X34Y34         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.418    -1.139 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty_reg[6]/Q
                         net (fo=2, routed)           0.431    -0.708    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/duty[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.100    -0.608 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.608    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_i_5_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.321 r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.321    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo0_carry_n_0
    SLICE_X34Y35         FDCE                                         r  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.186ns (21.102%)  route 0.695ns (78.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.370     0.260    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.186ns (21.102%)  route 0.695ns (78.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.370     0.260    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y35         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X34Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.186ns (19.334%)  route 0.776ns (80.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.560    -0.621    servo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X37Y37         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  servo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.326    -0.155    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/s00_servo_axi_aresetn
    SLICE_X37Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/clockdivider/Servo_i_1/O
                         net (fo=213, routed)         0.450     0.341    servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/Servo_reg_0
    SLICE_X35Y36         FDCE                                         f  servo_i/servo_axi_0/inst/servo_axi_v1_0_S00_servo_AXI_inst/servo/cnt_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_servo_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_servo_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_servo_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    servo_i/clk_wiz_1/inst/clkfbout_servo_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  servo_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    servo_i/clk_wiz_1/inst/clkfbout_buf_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_servo_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clkfbout_servo_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    servo_i/clk_wiz_1/inst/clkfbout_buf_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_servo_clk_wiz_1_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_servo_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_servo_clk_wiz_1_1_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    servo_i/clk_wiz_1/inst/clkfbout_servo_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  servo_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    servo_i/clk_wiz_1/inst/clkfbout_buf_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_servo_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clkfbout_servo_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    servo_i/clk_wiz_1/inst/clkfbout_buf_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_servo_clk_wiz_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.124ns (3.898%)  route 3.057ns (96.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.057     3.057    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.181 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.181    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.045ns (3.165%)  route 1.377ns (96.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.377     1.377    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.422 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_servo_clk_wiz_1_1_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.124ns (3.898%)  route 3.057ns (96.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.057     3.057    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     3.181 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.181    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        1.443    -1.552    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_servo_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.045ns (3.165%)  route 1.377ns (96.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  servo_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.377     1.377    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.422 r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.422    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_servo_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    servo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  servo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    servo_i/clk_wiz_1/inst/clk_in1_servo_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  servo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    servo_i/clk_wiz_1/inst/clk_out1_servo_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  servo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1574, routed)        0.830    -0.860    servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y39         FDRE                                         r  servo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





