INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adderSubtractor
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2458] undeclared symbol s1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v:23]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v:23]
INFO: [VRFC 10-2458] undeclared symbol s2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v:24]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/adderSubtractor.v:24]
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Adder-Subtractor/Adder-Subtractor.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
