<!doctype html>
<html>
<head>
<title>network_config (GEM) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___gem.html")>GEM Module</a> &gt; network_config (GEM) Register</p><h1>network_config (GEM) Register</h1>
<h2>network_config (GEM) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>network_config</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF0B0004 (GEM0)<br/>0x00FF0C0004 (GEM1)<br/>0x00FF0D0004 (GEM2)<br/>0x00FF0E0004 (GEM3)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00280000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>The network configuration register contains functions for setting the mode of operation for the Gigabit Ethernet MAC.</td></tr>
</table>
<p></p>
<h2>network_config (GEM) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>uni_direction_enable</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Uni-direction-enable. When low the PCS will transmit idle symbols if the link goes down. When high the PCS can transmit frame data when the link is down.</td></tr>
<tr valign=top><td>ignore_ipg_rx_er</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Ignore IPG rx_er. When set rx_er has no effect on the GEMs operation when rx_dv is low. Set this when using the RGMII wrapper in half-duplex mode.</td></tr>
<tr valign=top><td>nsp_change</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receive bad preamble. When set frames with non-standard preamble are not rejected.</td></tr>
<tr valign=top><td>ipg_stretch_enable</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>IPG stretch enable - when set the transmit IPG can be increased above 96 bit times depending on the previous frame length using the IPG stretch register.</td></tr>
<tr valign=top><td>sgmii_mode_enable</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>SGMII mode enable - changes behaviour of the auto-negotiation advertisement and link partner ability registers to meet the requirements of SGMII and reduces the duration of the link timer from 10 ms to 1.6 ms.</td></tr>
<tr valign=top><td>ignore_rx_fcs</td><td class="center">26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Ignore RX FCS - when set frames with FCS/CRC errors will not be rejected. FCS error statistics will still be collected for frames with bad FCS and FCS status will be recorded in frame's DMA descriptor. For normal operation this bit must be set to zero.</td></tr>
<tr valign=top><td>en_half_duplex_rx</td><td class="center">25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable frames to be received in half-duplex mode while transmitting.</td></tr>
<tr valign=top><td>receive_checksum_offload_enable</td><td class="center">24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receive checksum offload enable - when set, the receive checksum engine is enabled. Frames with bad IP, TCP or UDP checksums are discarded.</td></tr>
<tr valign=top><td>disable_copy_of_pause_frames</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Disable copy of pause frames - set to one to prevent valid pause frames being copied to memory. When set, pause frames are not copied to memory regardless of the state of the copy all frames bit; whether a hash match is found or whether a type ID match is identified. If a destination address match is found the pause frame will be copied to memory. Note that valid pause frames received will still increment pause statistics and pause the transmission of frames as required.</td></tr>
<tr valign=top><td>data_bus_width</td><td class="center">22:21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data bus width - set according to AMBA AXI or external FIFO data bus width.<br/>00: 32 bit<br/>data bus width (External FIFO mode)<br/>01: 64 bit AMBA AXI data bus width (AMBA AXI DMA mode)<br/>10: Reserved<br/>11: Reserved</td></tr>
<tr valign=top><td>mdc_clock_division</td><td class="center">20:18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>MDC clock division - set according to cpu_1xclk speed.<br/>These three bits determine the number cpu_1xclk will be divided by to generate MDC. For conformance with the 802.3 specification, MDC must not exceed 2.5 MHz (MDC is only active during MDIO read and write operations).<br/>000: divide cpu_1xclk by 8 (cpu_1xclk up to 20 MHz)<br/>001: divide cpu_1xclk by 16 (cpu_1xclk up to 40 MHz)<br/>010: divide cpu_1xclk by 32 (cpu_1xclk up to 80 MHz)<br/>011: divide cpu_1xclk by 48 (cpu_1xclk up to 120MHz)<br/>100: divide cpu_1xclk by 64 (cpu_1xclk up to 160 MHz)<br/>101: divide cpu_1xclk by 96 (cpu_1xclk up to 240 MHz)<br/>110: divide cpu_1xclk by 128 (cpu_1xclk up to 320 MHz)<br/>111: divide cpu_1xclk by 224 (cpu_1xclk up to 540 MHz)</td></tr>
<tr valign=top><td>fcs_remove</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>FCS remove - setting this bit will cause received frames to be written to memory without their frame check sequence (last 4 bytes). The frame length indicated will be reduced by four bytes in this mode.</td></tr>
<tr valign=top><td>length_field_error_frame_discard</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Length field error frame discard - setting this bit causes frames with a measured length shorter than the extracted length field (as indicated by bytes 13 and 14 in a non-VLAN tagged frame) to be discarded. This only applies to frames with a length field less than 0x0600.</td></tr>
<tr valign=top><td>receive_buffer_offset</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receive buffer offset - indicates the number of bytes by which the received data is offset from the start of the receive buffer.</td></tr>
<tr valign=top><td>pause_enable</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pause enable - when set, transmission will pause if a non zero 802.3 classic pause frame is received and PFC has not been negotiated.</td></tr>
<tr valign=top><td>retry_test</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Retry test - must be set to zero for normal operation. If set to one the backoff between collisions will always be one slot time. Setting this bit to one helps test the too many retries condition. Also used in the pause frame tests to reduce the pause counter's decrement time from 512 bit times, to every rx_clk cycle.</td></tr>
<tr valign=top><td>pcs_select</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCS select - selects between MII/GMII and TBI. Must be set for SGMII operation.0: GMII/MII interface enabled, TBI disabled1: TBI enabled, GMII/MII disabled</td></tr>
<tr valign=top><td>gigabit_mode_enable</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Gigabit mode enable - setting this bit configures the GEM for 1000 Mbps operation.0: 10/100 operation using MII or TBI interface1: Gigabit operation using GMII or TBI interface</td></tr>
<tr valign=top><td>external_address_match_enable</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>External address match enable - when set the external address match interface can be used to copy frames to memory.</td></tr>
<tr valign=top><td>receive_1536_byte_frames</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receive 1536 byte frames - setting this bit means the GEM will accept frames up to 1536 bytes in length. Normally the GEM would reject any frame above 1518 bytes.</td></tr>
<tr valign=top><td>unicast_hash_enable</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Unicast hash enable - when set, unicast frames will be accepted when the 6 bit hash function of the destination address points to a bit that is set in the hash register.</td></tr>
<tr valign=top><td>multicast_hash_enable</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Multicast hash enable - when set, multicast frames will be accepted when the 6 bit hash function of the destination address points to a bit that is set in the hash register.</td></tr>
<tr valign=top><td>no_broadcast</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>No broadcast - when set to logic one, frames addressed to the broadcast address of all ones will not be accepted.</td></tr>
<tr valign=top><td>copy_all_frames</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Copy all frames - when set to logic one, all valid frames will be accepted.</td></tr>
<tr valign=top><td>jumbo_frames</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Jumbo frames - set to one to enable jumbo frames up to `gem_jumbo_max_length bytes to be accepted. The default length is 10,240 bytes.</td></tr>
<tr valign=top><td>discard_non_vlan_frames</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Discard non-VLAN frames - when set only VLAN tagged frames will be passed to the address matching logic.</td></tr>
<tr valign=top><td>full_duplex</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Full duplex - if set to logic one, the transmit block ignores the state of collision and carrier sense and allows receive while transmitting. Also controls the half_duplex pin.</td></tr>
<tr valign=top><td>speed</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Speed select:<br/>0: 10 Mb/s<br/>1: 100 Mb/s<br/>Note: The value of this bit is reflected on the speed_mode[0] output pin.<br/>Note: 10 and 100 Mb/s are supported in RGMII only (not in SGMII).</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>