// Seed: 1325835721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wand id_25;
  inout wire id_24;
  input wire id_23;
  inout tri0 id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  assign module_1._id_3 = 0;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout tri id_2;
  input wire id_1;
  wire id_29;
  assign id_2  = id_26 == 1'b0;
  assign id_22 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd49,
    parameter id_5 = 32'd12,
    parameter id_7 = 32'd93
) (
    output wor id_0,
    output wand id_1,
    output supply1 id_2,
    input uwire _id_3,
    output wand id_4,
    input tri1 _id_5
);
  wire [{  id_3  ,  -1  } : id_5] _id_7;
  wire [id_7 : -1] id_8;
  wire [id_3 : -1] id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_13,
      id_9,
      id_13,
      id_8,
      id_10,
      id_10,
      id_10,
      id_9,
      id_8,
      id_11,
      id_11,
      id_11,
      id_9,
      id_12,
      id_8,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_11,
      id_12,
      id_9,
      id_9,
      id_13,
      id_8
  );
  wire id_14;
  wire id_15;
  ;
endmodule
