#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 23:08:16 2023
# Process ID: 31484
# Current directory: C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1
# Command line: vivado.exe -log cw305_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cw305_top.tcl -notrace
# Log file: C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top.vdi
# Journal file: C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1\vivado.jou
# Running On: SpectreGolem, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16858 MB
#-----------------------------------------------------------
source cw305_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.223 ; gain = 116.012
Command: link_design -top cw305_top -part xc7a100tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.527 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pushbutton'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pll_clk1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-161] Invalid option value 'en#{usb_addr[3]}]' specified for 'objects'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:50]
CRITICAL WARNING: [Common 17-161] Invalid option value 'rst#{usb_addr[4]}]' specified for 'objects'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'usb_trigger'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'usb_clk'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:87]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets usb_clk]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:87]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'tio_clkin'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:88]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets tio_clkin]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:88]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'pll_clk1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:89]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets pll_clk1]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:89]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'U_clocks/CCLK_MUX/S'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:92]
CRITICAL WARNING: [Vivado 12-4739] set_case_analysis:No valid object(s) found for '-objects [get_pins U_clocks/CCLK_MUX/S]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:92]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:95]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:95]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock usb_clk'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:95]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:96]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock usb_clk'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:96]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_trigger'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:97]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:97]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports usb_trigger]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:97]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_cen'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:98]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:98]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports usb_cen]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:98]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_rdn'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:99]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:99]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports usb_rdn]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_wrn'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:100]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:100]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports usb_wrn]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:100]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'j16_sel'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:102]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:102]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports j16_sel]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:102]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'k16_sel'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:103]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:103]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports k16_sel]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_clk'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:104]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'pushbutton'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:104]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports pushbutton]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:104]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:106]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:106]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports led1]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:106]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:107]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:107]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports led2]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:108]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:108]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports led3]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:108]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:109]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock usb_clk'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:109]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'tio_trigger'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:110]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports tio_trigger]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'tio_clkout'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:111]
WARNING: [Vivado 12-646] clock 'usb_clk' not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports tio_clkout]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:112]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports led1]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:112]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:113]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports led2]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:113]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led3'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports led3]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[0]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[1]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[2]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[3]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[4]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[5]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[6]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'usb_data[7]' is not a valid endpoint. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'tio_trigger'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:116]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports tio_trigger]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'tio_clkout'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:117]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports tio_clkout]'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'usb_clk_buf'. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:126]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc:126]
Finished Parsing XDC File [C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/constrs_1/imports/interface/cw305.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 57 Warnings, 40 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 2099.719 ; gain = 1094.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.719 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2116.426 ; gain = 16.707

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2440.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2440.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2440.730 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2440.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 206e14564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 57 Warnings, 40 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2440.730 ; gain = 341.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cw305_top_drc_opted.rpt -pb cw305_top_drc_opted.pb -rpx cw305_top_drc_opted.rpx
Command: report_drc -file cw305_top_drc_opted.rpt -pb cw305_top_drc_opted.pb -rpx cw305_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17b9ceee9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2440.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1138aa928

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2440.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20184d169

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 2440.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20184d169

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 2440.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20184d169

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 2440.730 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.730 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1138aa928

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 57 Warnings, 40 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cw305_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cw305_top_utilization_placed.rpt -pb cw305_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cw305_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2440.730 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2440.730 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 57 Warnings, 40 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2448.691 ; gain = 7.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5c3c3524 ConstDB: 0 ShapeSum: b74e7404 RouteDB: 0
Post Restoration Checksum: NetGraph: e47f2978 NumContArr: 81b82f04 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16637587c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2565.191 ; gain = 105.418

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16637587c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2571.844 ; gain = 112.070

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16637587c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 2571.844 ; gain = 112.070
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301
Phase 4 Rip-up And Reroute | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301
Phase 6 Post Hold Fix | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d3b10a08

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 2581.074 ; gain = 121.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 57 Warnings, 40 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2581.074 ; gain = 132.383
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 2591.891 ; gain = 10.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cw305_top_drc_routed.rpt -pb cw305_top_drc_routed.pb -rpx cw305_top_drc_routed.rpx
Command: report_drc -file cw305_top_drc_routed.rpt -pb cw305_top_drc_routed.pb -rpx cw305_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cw305_top_methodology_drc_routed.rpt -pb cw305_top_methodology_drc_routed.pb -rpx cw305_top_methodology_drc_routed.rpx
Command: report_methodology -file cw305_top_methodology_drc_routed.rpt -pb cw305_top_methodology_drc_routed.pb -rpx cw305_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mathm/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.runs/impl_1/cw305_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cw305_top_power_routed.rpt -pb cw305_top_power_summary_routed.pb -rpx cw305_top_power_routed.rpx
Command: report_power -file cw305_top_power_routed.rpt -pb cw305_top_power_summary_routed.pb -rpx cw305_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 58 Warnings, 40 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cw305_top_route_status.rpt -pb cw305_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cw305_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cw305_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cw305_top_bus_skew_routed.rpt -pb cw305_top_bus_skew_routed.pb -rpx cw305_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 23:10:34 2023...
