module regiter_test;

	reg [4:0]readReg1, [4:0]readReg2, write, [4:0] writeReg, [registers.size -1:0] data;
	wire [registers.size -1:0] readData1, [registers.size -1:0] readData2;

	registers registers1 (readReg1,readReg2,write,writeReg,data,readData1,readData2);

	initial
	begin
		write = 1;
		writeReg = 10;
		data = 12345;
		readReg1 = 10;
		readReg2 = 15;
		#10;
		writeReg = 15;
		data = 54321;
		#10;
		writeReg = 15;
		data = 2332;
		#10;
		write = 0;
		writeReg = 15;
		data = 54321;
	end
endmodule

