void F_1 ( T_1 V_1 )\r\n{\r\nV_1 -> V_2 &= ~ V_3 ;\r\nF_2 (\r\nV_1 ,\r\nV_4 ,\r\nV_5 ,\r\n( L_1 )\r\n) ;\r\n}\r\nvoid F_3 ( T_1 V_1 , T_2 V_6 )\r\n{\r\nif ( V_6 == 0 )\r\nF_4 ( V_1 -> V_7 , 0x948 , V_8 , 0x00000000 ) ;\r\nelse if ( V_6 == 1 )\r\nF_4 ( V_1 -> V_7 , 0x948 , V_8 , 0x00000280 ) ;\r\n}\r\nvoid F_5 ( T_1 V_1 )\r\n{\r\nT_3 V_9 = & V_1 -> V_10 ;\r\nT_4 V_11 = & V_1 -> V_12 ;\r\nT_5 V_13 ;\r\nV_1 -> V_14 = false ;\r\nV_9 -> V_15 = 0xff ;\r\nV_9 -> V_16 = 0 ;\r\nV_9 -> V_17 = 0 ;\r\nV_11 -> V_18 = V_19 ;\r\nfor ( V_13 = 0 ; V_13 < V_20 ; V_13 ++ ) {\r\nV_11 -> V_21 [ V_13 ] = 0 ;\r\nV_11 -> V_22 [ V_13 ] = 0 ;\r\nV_11 -> V_23 [ V_13 ] = 0 ;\r\nV_11 -> V_24 [ V_13 ] = 0 ;\r\n}\r\n}
