[INF:CM0023] Creating log file ../../build/tests/ClogCast/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<389> s<388> l<3>
n<> u<1> t<Module_keyword> p<56> s<2> l<3>
n<debug_rom> u<2> t<StringConst> p<56> s<55> l<3>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<4>
n<> u<4> t<IntVec_TypeLogic> p<5> l<4>
n<> u<5> t<Data_type> p<6> c<4> l<4>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<4>
n<> u<7> t<Net_port_type> p<8> c<6> l<4>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<4>
n<clk_i> u<9> t<StringConst> p<10> l<4>
n<> u<10> t<Ansi_port_declaration> p<55> c<8> s<18> l<4>
n<> u<11> t<PortDir_Inp> p<16> s<15> l<5>
n<> u<12> t<IntVec_TypeLogic> p<13> l<5>
n<> u<13> t<Data_type> p<14> c<12> l<5>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<5>
n<> u<15> t<Net_port_type> p<16> c<14> l<5>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<5>
n<req_i> u<17> t<StringConst> p<18> l<5>
n<> u<18> t<Ansi_port_declaration> p<55> c<16> s<36> l<5>
n<> u<19> t<PortDir_Inp> p<34> s<33> l<6>
n<> u<20> t<IntVec_TypeLogic> p<31> s<30> l<6>
n<63> u<21> t<IntConst> p<22> l<6>
n<> u<22> t<Primary_literal> p<23> c<21> l<6>
n<> u<23> t<Constant_primary> p<24> c<22> l<6>
n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<6>
n<0> u<25> t<IntConst> p<26> l<6>
n<> u<26> t<Primary_literal> p<27> c<25> l<6>
n<> u<27> t<Constant_primary> p<28> c<26> l<6>
n<> u<28> t<Constant_expression> p<29> c<27> l<6>
n<> u<29> t<Constant_range> p<30> c<24> l<6>
n<> u<30> t<Packed_dimension> p<31> c<29> l<6>
n<> u<31> t<Data_type> p<32> c<20> l<6>
n<> u<32> t<Data_type_or_implicit> p<33> c<31> l<6>
n<> u<33> t<Net_port_type> p<34> c<32> l<6>
n<> u<34> t<Net_port_header> p<36> c<19> s<35> l<6>
n<addr_i> u<35> t<StringConst> p<36> l<6>
n<> u<36> t<Ansi_port_declaration> p<55> c<34> s<54> l<6>
n<> u<37> t<PortDir_Out> p<52> s<51> l<7>
n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<7>
n<63> u<39> t<IntConst> p<40> l<7>
n<> u<40> t<Primary_literal> p<41> c<39> l<7>
n<> u<41> t<Constant_primary> p<42> c<40> l<7>
n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<7>
n<0> u<43> t<IntConst> p<44> l<7>
n<> u<44> t<Primary_literal> p<45> c<43> l<7>
n<> u<45> t<Constant_primary> p<46> c<44> l<7>
n<> u<46> t<Constant_expression> p<47> c<45> l<7>
n<> u<47> t<Constant_range> p<48> c<42> l<7>
n<> u<48> t<Packed_dimension> p<49> c<47> l<7>
n<> u<49> t<Data_type> p<50> c<38> l<7>
n<> u<50> t<Data_type_or_implicit> p<51> c<49> l<7>
n<> u<51> t<Net_port_type> p<52> c<50> l<7>
n<> u<52> t<Net_port_header> p<54> c<37> s<53> l<7>
n<rdata_o> u<53> t<StringConst> p<54> l<7>
n<> u<54> t<Ansi_port_declaration> p<55> c<52> l<7>
n<> u<55> t<List_of_port_declarations> p<56> c<10> l<3>
n<> u<56> t<Module_ansi_header> p<386> c<1> s<75> l<3>
n<> u<57> t<IntegerAtomType_Int> p<59> s<58> l<10>
n<> u<58> t<Signing_Unsigned> p<59> l<10>
n<> u<59> t<Data_type> p<60> c<57> l<10>
n<> u<60> t<Data_type_or_implicit> p<70> c<59> s<69> l<10>
n<RomSize> u<61> t<StringConst> p<68> s<67> l<10>
n<19> u<62> t<IntConst> p<63> l<10>
n<> u<63> t<Primary_literal> p<64> c<62> l<10>
n<> u<64> t<Constant_primary> p<65> c<63> l<10>
n<> u<65> t<Constant_expression> p<66> c<64> l<10>
n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<10>
n<> u<67> t<Constant_param_expression> p<68> c<66> l<10>
n<> u<68> t<Param_assignment> p<69> c<61> l<10>
n<> u<69> t<List_of_param_assignments> p<70> c<68> l<10>
n<> u<70> t<Local_parameter_declaration> p<71> c<60> l<10>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<10>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<10>
n<> u<73> t<Module_common_item> p<74> c<72> l<10>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<10>
n<> u<75> t<Non_port_module_item> p<386> c<74> s<193> l<10>
n<> u<76> t<Const_type> p<188> s<187> l<12>
n<> u<77> t<IntVec_TypeLogic> p<104> s<93> l<12>
n<RomSize> u<78> t<StringConst> p<79> l<12>
n<> u<79> t<Primary_literal> p<80> c<78> l<12>
n<> u<80> t<Constant_primary> p<81> c<79> l<12>
n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<12>
n<1> u<82> t<IntConst> p<83> l<12>
n<> u<83> t<Primary_literal> p<84> c<82> l<12>
n<> u<84> t<Constant_primary> p<85> c<83> l<12>
n<> u<85> t<Constant_expression> p<87> c<84> l<12>
n<> u<86> t<BinOp_Minus> p<87> s<85> l<12>
n<> u<87> t<Constant_expression> p<92> c<81> s<91> l<12>
n<0> u<88> t<IntConst> p<89> l<12>
n<> u<89> t<Primary_literal> p<90> c<88> l<12>
n<> u<90> t<Constant_primary> p<91> c<89> l<12>
n<> u<91> t<Constant_expression> p<92> c<90> l<12>
n<> u<92> t<Constant_range> p<93> c<87> l<12>
n<> u<93> t<Packed_dimension> p<104> c<92> s<103> l<12>
n<63> u<94> t<IntConst> p<95> l<12>
n<> u<95> t<Primary_literal> p<96> c<94> l<12>
n<> u<96> t<Constant_primary> p<97> c<95> l<12>
n<> u<97> t<Constant_expression> p<102> c<96> s<101> l<12>
n<0> u<98> t<IntConst> p<99> l<12>
n<> u<99> t<Primary_literal> p<100> c<98> l<12>
n<> u<100> t<Constant_primary> p<101> c<99> l<12>
n<> u<101> t<Constant_expression> p<102> c<100> l<12>
n<> u<102> t<Constant_range> p<103> c<97> l<12>
n<> u<103> t<Packed_dimension> p<104> c<102> l<12>
n<> u<104> t<Data_type> p<187> c<77> s<186> l<12>
n<mem> u<105> t<StringConst> p<185> s<184> l<12>
n<64'h00000000_7b200073> u<106> t<IntConst> p<107> l<13>
n<> u<107> t<Primary_literal> p<108> c<106> l<13>
n<> u<108> t<Primary> p<109> c<107> l<13>
n<> u<109> t<Expression> p<182> c<108> s<113> l<13>
n<64'h7b302573_7b202473> u<110> t<IntConst> p<111> l<14>
n<> u<111> t<Primary_literal> p<112> c<110> l<14>
n<> u<112> t<Primary> p<113> c<111> l<14>
n<> u<113> t<Expression> p<182> c<112> s<117> l<14>
n<64'h10852423_f1402473> u<114> t<IntConst> p<115> l<15>
n<> u<115> t<Primary_literal> p<116> c<114> l<15>
n<> u<116> t<Primary> p<117> c<115> l<15>
n<> u<117> t<Expression> p<182> c<116> s<121> l<15>
n<64'ha85ff06f_7b302573> u<118> t<IntConst> p<119> l<16>
n<> u<119> t<Primary_literal> p<120> c<118> l<16>
n<> u<120> t<Primary> p<121> c<119> l<16>
n<> u<121> t<Expression> p<182> c<120> s<125> l<16>
n<64'h7b202473_10052223> u<122> t<IntConst> p<123> l<17>
n<> u<123> t<Primary_literal> p<124> c<122> l<17>
n<> u<124> t<Primary> p<125> c<123> l<17>
n<> u<125> t<Expression> p<182> c<124> s<129> l<17>
n<64'h00100073_7b302573> u<126> t<IntConst> p<127> l<18>
n<> u<127> t<Primary_literal> p<128> c<126> l<18>
n<> u<128> t<Primary> p<129> c<127> l<18>
n<> u<129> t<Expression> p<182> c<128> s<133> l<18>
n<64'h7b202473_10052623> u<130> t<IntConst> p<131> l<19>
n<> u<131> t<Primary_literal> p<132> c<130> l<19>
n<> u<132> t<Primary> p<133> c<131> l<19>
n<> u<133> t<Expression> p<182> c<132> s<137> l<19>
n<64'h00c51513_00c55513> u<134> t<IntConst> p<135> l<20>
n<> u<135> t<Primary_literal> p<136> c<134> l<20>
n<> u<136> t<Primary> p<137> c<135> l<20>
n<> u<137> t<Expression> p<182> c<136> s<141> l<20>
n<64'h00000517_fd5ff06f> u<138> t<IntConst> p<139> l<21>
n<> u<139> t<Primary_literal> p<140> c<138> l<21>
n<> u<140> t<Primary> p<141> c<139> l<21>
n<> u<141> t<Expression> p<182> c<140> s<145> l<21>
n<64'hfa041ce3_00247413> u<142> t<IntConst> p<143> l<22>
n<> u<143> t<Primary_literal> p<144> c<142> l<22>
n<> u<144> t<Primary> p<145> c<143> l<22>
n<> u<145> t<Expression> p<182> c<144> s<149> l<22>
n<64'h40044403_00a40433> u<146> t<IntConst> p<147> l<23>
n<> u<147> t<Primary_literal> p<148> c<146> l<23>
n<> u<148> t<Primary> p<149> c<147> l<23>
n<> u<149> t<Expression> p<182> c<148> s<153> l<23>
n<64'hf1402473_02041c63> u<150> t<IntConst> p<151> l<24>
n<> u<151> t<Primary_literal> p<152> c<150> l<24>
n<> u<152> t<Primary> p<153> c<151> l<24>
n<> u<153> t<Expression> p<182> c<152> s<157> l<24>
n<64'h00147413_40044403> u<154> t<IntConst> p<155> l<25>
n<> u<155> t<Primary_literal> p<156> c<154> l<25>
n<> u<156> t<Primary> p<157> c<155> l<25>
n<> u<157> t<Expression> p<182> c<156> s<161> l<25>
n<64'h00a40433_10852023> u<158> t<IntConst> p<159> l<26>
n<> u<159> t<Primary_literal> p<160> c<158> l<26>
n<> u<160> t<Primary> p<161> c<159> l<26>
n<> u<161> t<Expression> p<182> c<160> s<165> l<26>
n<64'hf1402473_00c51513> u<162> t<IntConst> p<163> l<27>
n<> u<163> t<Primary_literal> p<164> c<162> l<27>
n<> u<164> t<Primary> p<165> c<163> l<27>
n<> u<165> t<Expression> p<182> c<164> s<169> l<27>
n<64'h00c55513_00000517> u<166> t<IntConst> p<167> l<28>
n<> u<167> t<Primary_literal> p<168> c<166> l<28>
n<> u<168> t<Primary> p<169> c<167> l<28>
n<> u<169> t<Expression> p<182> c<168> s<173> l<28>
n<64'h7b351073_7b241073> u<170> t<IntConst> p<171> l<29>
n<> u<171> t<Primary_literal> p<172> c<170> l<29>
n<> u<172> t<Primary> p<173> c<171> l<29>
n<> u<173> t<Expression> p<182> c<172> s<177> l<29>
n<64'h0ff0000f_04c0006f> u<174> t<IntConst> p<175> l<30>
n<> u<175> t<Primary_literal> p<176> c<174> l<30>
n<> u<176> t<Primary> p<177> c<175> l<30>
n<> u<177> t<Expression> p<182> c<176> s<181> l<30>
n<64'h07c0006f_00c0006f> u<178> t<IntConst> p<179> l<31>
n<> u<179> t<Primary_literal> p<180> c<178> l<31>
n<> u<180> t<Primary> p<181> c<179> l<31>
n<> u<181> t<Expression> p<182> c<180> l<31>
n<> u<182> t<Concatenation> p<183> c<109> l<12>
n<> u<183> t<Primary> p<184> c<182> l<12>
n<> u<184> t<Expression> p<185> c<183> l<12>
n<> u<185> t<Variable_decl_assignment> p<186> c<105> l<12>
n<> u<186> t<List_of_variable_decl_assignments> p<187> c<185> l<12>
n<> u<187> t<Variable_declaration> p<188> c<104> l<12>
n<> u<188> t<Data_declaration> p<189> c<76> l<12>
n<> u<189> t<Package_or_generate_item_declaration> p<190> c<188> l<12>
n<> u<190> t<Module_or_generate_item_declaration> p<191> c<189> l<12>
n<> u<191> t<Module_common_item> p<192> c<190> l<12>
n<> u<192> t<Module_or_generate_item> p<193> c<191> l<12>
n<> u<193> t<Non_port_module_item> p<386> c<192> s<227> l<12>
n<> u<194> t<IntVec_TypeLogic> p<217> s<216> l<34>
n<> u<195> t<Dollar_keyword> p<202> s<196> l<34>
n<clog2> u<196> t<StringConst> p<202> s<201> l<34>
n<RomSize> u<197> t<StringConst> p<198> l<34>
n<> u<198> t<Primary_literal> p<199> c<197> l<34>
n<> u<199> t<Primary> p<200> c<198> l<34>
n<> u<200> t<Expression> p<201> c<199> l<34>
n<> u<201> t<List_of_arguments> p<202> c<200> l<34>
n<> u<202> t<Subroutine_call> p<203> c<195> l<34>
n<> u<203> t<Constant_primary> p<204> c<202> l<34>
n<> u<204> t<Constant_expression> p<210> c<203> s<209> l<34>
n<1> u<205> t<IntConst> p<206> l<34>
n<> u<206> t<Primary_literal> p<207> c<205> l<34>
n<> u<207> t<Constant_primary> p<208> c<206> l<34>
n<> u<208> t<Constant_expression> p<210> c<207> l<34>
n<> u<209> t<BinOp_Minus> p<210> s<208> l<34>
n<> u<210> t<Constant_expression> p<215> c<204> s<214> l<34>
n<0> u<211> t<IntConst> p<212> l<34>
n<> u<212> t<Primary_literal> p<213> c<211> l<34>
n<> u<213> t<Constant_primary> p<214> c<212> l<34>
n<> u<214> t<Constant_expression> p<215> c<213> l<34>
n<> u<215> t<Constant_range> p<216> c<210> l<34>
n<> u<216> t<Packed_dimension> p<217> c<215> l<34>
n<> u<217> t<Data_type> p<221> c<194> s<220> l<34>
n<addr_q> u<218> t<StringConst> p<219> l<34>
n<> u<219> t<Variable_decl_assignment> p<220> c<218> l<34>
n<> u<220> t<List_of_variable_decl_assignments> p<221> c<219> l<34>
n<> u<221> t<Variable_declaration> p<222> c<217> l<34>
n<> u<222> t<Data_declaration> p<223> c<221> l<34>
n<> u<223> t<Package_or_generate_item_declaration> p<224> c<222> l<34>
n<> u<224> t<Module_or_generate_item_declaration> p<225> c<223> l<34>
n<> u<225> t<Module_common_item> p<226> c<224> l<34>
n<> u<226> t<Module_or_generate_item> p<227> c<225> l<34>
n<> u<227> t<Non_port_module_item> p<386> c<226> s<306> l<34>
n<> u<228> t<AlwaysKeywd_FF> p<303> s<302> l<36>
n<> u<229> t<Edge_Posedge> p<234> s<233> l<36>
n<clk_i> u<230> t<StringConst> p<231> l<36>
n<> u<231> t<Primary_literal> p<232> c<230> l<36>
n<> u<232> t<Primary> p<233> c<231> l<36>
n<> u<233> t<Expression> p<234> c<232> l<36>
n<> u<234> t<Event_expression> p<235> c<229> l<36>
n<> u<235> t<Event_control> p<236> c<234> l<36>
n<> u<236> t<Procedural_timing_control> p<300> c<235> s<299> l<36>
n<req_i> u<237> t<StringConst> p<238> l<37>
n<> u<238> t<Primary_literal> p<239> c<237> l<37>
n<> u<239> t<Primary> p<240> c<238> l<37>
n<> u<240> t<Expression> p<241> c<239> l<37>
n<> u<241> t<Expression_or_cond_pattern> p<242> c<240> l<37>
n<> u<242> t<Cond_predicate> p<291> c<241> s<290> l<37>
n<addr_q> u<243> t<StringConst> p<244> l<38>
n<> u<244> t<Hierarchical_identifier> p<247> c<243> s<246> l<38>
n<> u<245> t<Bit_select> p<246> l<38>
n<> u<246> t<Select> p<247> c<245> l<38>
n<> u<247> t<Variable_lvalue> p<282> c<244> s<281> l<38>
n<addr_i> u<248> t<StringConst> p<279> s<278> l<38>
n<> u<249> t<Bit_select> p<278> s<277> l<38>
n<> u<250> t<Dollar_keyword> p<257> s<251> l<38>
n<clog2> u<251> t<StringConst> p<257> s<256> l<38>
n<RomSize> u<252> t<StringConst> p<253> l<38>
n<> u<253> t<Primary_literal> p<254> c<252> l<38>
n<> u<254> t<Primary> p<255> c<253> l<38>
n<> u<255> t<Expression> p<256> c<254> l<38>
n<> u<256> t<List_of_arguments> p<257> c<255> l<38>
n<> u<257> t<Subroutine_call> p<258> c<250> l<38>
n<> u<258> t<Constant_primary> p<259> c<257> l<38>
n<> u<259> t<Constant_expression> p<265> c<258> s<264> l<38>
n<1> u<260> t<IntConst> p<261> l<38>
n<> u<261> t<Primary_literal> p<262> c<260> l<38>
n<> u<262> t<Constant_primary> p<263> c<261> l<38>
n<> u<263> t<Constant_expression> p<265> c<262> l<38>
n<> u<264> t<BinOp_Minus> p<265> s<263> l<38>
n<> u<265> t<Constant_expression> p<271> c<259> s<270> l<38>
n<3> u<266> t<IntConst> p<267> l<38>
n<> u<267> t<Primary_literal> p<268> c<266> l<38>
n<> u<268> t<Constant_primary> p<269> c<267> l<38>
n<> u<269> t<Constant_expression> p<271> c<268> l<38>
n<> u<270> t<BinOp_Plus> p<271> s<269> l<38>
n<> u<271> t<Constant_expression> p<276> c<265> s<275> l<38>
n<3> u<272> t<IntConst> p<273> l<38>
n<> u<273> t<Primary_literal> p<274> c<272> l<38>
n<> u<274> t<Constant_primary> p<275> c<273> l<38>
n<> u<275> t<Constant_expression> p<276> c<274> l<38>
n<> u<276> t<Constant_range> p<277> c<271> l<38>
n<> u<277> t<Part_select_range> p<278> c<276> l<38>
n<> u<278> t<Select> p<279> c<249> l<38>
n<> u<279> t<Complex_func_call> p<280> c<248> l<38>
n<> u<280> t<Primary> p<281> c<279> l<38>
n<> u<281> t<Expression> p<282> c<280> l<38>
n<> u<282> t<Nonblocking_assignment> p<283> c<247> l<38>
n<> u<283> t<Statement_item> p<284> c<282> l<38>
n<> u<284> t<Statement> p<285> c<283> l<38>
n<> u<285> t<Statement_or_null> p<287> c<284> s<286> l<38>
n<> u<286> t<End> p<287> l<39>
n<> u<287> t<Seq_block> p<288> c<285> l<37>
n<> u<288> t<Statement_item> p<289> c<287> l<37>
n<> u<289> t<Statement> p<290> c<288> l<37>
n<> u<290> t<Statement_or_null> p<291> c<289> l<37>
n<> u<291> t<Conditional_statement> p<292> c<242> l<37>
n<> u<292> t<Statement_item> p<293> c<291> l<37>
n<> u<293> t<Statement> p<294> c<292> l<37>
n<> u<294> t<Statement_or_null> p<296> c<293> s<295> l<37>
n<> u<295> t<End> p<296> l<40>
n<> u<296> t<Seq_block> p<297> c<294> l<36>
n<> u<297> t<Statement_item> p<298> c<296> l<36>
n<> u<298> t<Statement> p<299> c<297> l<36>
n<> u<299> t<Statement_or_null> p<300> c<298> l<36>
n<> u<300> t<Procedural_timing_control_statement> p<301> c<236> l<36>
n<> u<301> t<Statement_item> p<302> c<300> l<36>
n<> u<302> t<Statement> p<303> c<301> l<36>
n<> u<303> t<Always_construct> p<304> c<228> l<36>
n<> u<304> t<Module_common_item> p<305> c<303> l<36>
n<> u<305> t<Module_or_generate_item> p<306> c<304> l<36>
n<> u<306> t<Non_port_module_item> p<386> c<305> s<385> l<36>
n<> u<307> t<AlwaysKeywd_Comb> p<382> s<381> l<44>
n<p_outmux> u<308> t<StringConst> p<379> s<323> l<44>
n<rdata_o> u<309> t<StringConst> p<310> l<45>
n<> u<310> t<Hierarchical_identifier> p<313> c<309> s<312> l<45>
n<> u<311> t<Bit_select> p<312> l<45>
n<> u<312> t<Select> p<313> c<311> l<45>
n<> u<313> t<Variable_lvalue> p<319> c<310> s<314> l<45>
n<> u<314> t<AssignOp_Assign> p<319> s<318> l<45>
n<> u<315> t<Number_Tick0> p<316> l<45>
n<> u<316> t<Primary_literal> p<317> c<315> l<45>
n<> u<317> t<Primary> p<318> c<316> l<45>
n<> u<318> t<Expression> p<319> c<317> l<45>
n<> u<319> t<Operator_assignment> p<320> c<313> l<45>
n<> u<320> t<Blocking_assignment> p<321> c<319> l<45>
n<> u<321> t<Statement_item> p<322> c<320> l<45>
n<> u<322> t<Statement> p<323> c<321> l<45>
n<> u<323> t<Statement_or_null> p<379> c<322> s<377> l<45>
n<addr_q> u<324> t<StringConst> p<325> l<46>
n<> u<325> t<Primary_literal> p<326> c<324> l<46>
n<> u<326> t<Primary> p<327> c<325> l<46>
n<> u<327> t<Expression> p<345> c<326> s<344> l<46>
n<$clog2> u<328> t<StringConst> p<329> l<46>
n<> u<329> t<System_task_names> p<335> c<328> s<334> l<46>
n<RomSize> u<330> t<StringConst> p<331> l<46>
n<> u<331> t<Primary_literal> p<332> c<330> l<46>
n<> u<332> t<Primary> p<333> c<331> l<46>
n<> u<333> t<Expression> p<334> c<332> l<46>
n<> u<334> t<List_of_arguments> p<335> c<333> l<46>
n<> u<335> t<System_task> p<336> c<329> l<46>
n<> u<336> t<Casting_type> p<341> c<335> s<340> l<46>
n<RomSize> u<337> t<StringConst> p<338> l<46>
n<> u<338> t<Primary_literal> p<339> c<337> l<46>
n<> u<339> t<Primary> p<340> c<338> l<46>
n<> u<340> t<Expression> p<341> c<339> l<46>
n<> u<341> t<Cast> p<342> c<336> l<46>
n<> u<342> t<Primary> p<343> c<341> l<46>
n<> u<343> t<Expression> p<345> c<342> l<46>
n<> u<344> t<BinOp_Less> p<345> s<343> l<46>
n<> u<345> t<Expression> p<346> c<327> l<46>
n<> u<346> t<Expression_or_cond_pattern> p<347> c<345> l<46>
n<> u<347> t<Cond_predicate> p<374> c<346> s<373> l<46>
n<rdata_o> u<348> t<StringConst> p<349> l<47>
n<> u<349> t<Hierarchical_identifier> p<352> c<348> s<351> l<47>
n<> u<350> t<Bit_select> p<351> l<47>
n<> u<351> t<Select> p<352> c<350> l<47>
n<> u<352> t<Variable_lvalue> p<364> c<349> s<353> l<47>
n<> u<353> t<AssignOp_Assign> p<364> s<363> l<47>
n<mem> u<354> t<StringConst> p<361> s<360> l<47>
n<addr_q> u<355> t<StringConst> p<356> l<47>
n<> u<356> t<Primary_literal> p<357> c<355> l<47>
n<> u<357> t<Primary> p<358> c<356> l<47>
n<> u<358> t<Expression> p<359> c<357> l<47>
n<> u<359> t<Bit_select> p<360> c<358> l<47>
n<> u<360> t<Select> p<361> c<359> l<47>
n<> u<361> t<Complex_func_call> p<362> c<354> l<47>
n<> u<362> t<Primary> p<363> c<361> l<47>
n<> u<363> t<Expression> p<364> c<362> l<47>
n<> u<364> t<Operator_assignment> p<365> c<352> l<47>
n<> u<365> t<Blocking_assignment> p<366> c<364> l<47>
n<> u<366> t<Statement_item> p<367> c<365> l<47>
n<> u<367> t<Statement> p<368> c<366> l<47>
n<> u<368> t<Statement_or_null> p<370> c<367> s<369> l<47>
n<> u<369> t<End> p<370> l<48>
n<> u<370> t<Seq_block> p<371> c<368> l<46>
n<> u<371> t<Statement_item> p<372> c<370> l<46>
n<> u<372> t<Statement> p<373> c<371> l<46>
n<> u<373> t<Statement_or_null> p<374> c<372> l<46>
n<> u<374> t<Conditional_statement> p<375> c<347> l<46>
n<> u<375> t<Statement_item> p<376> c<374> l<46>
n<> u<376> t<Statement> p<377> c<375> l<46>
n<> u<377> t<Statement_or_null> p<379> c<376> s<378> l<46>
n<> u<378> t<End> p<379> l<49>
n<> u<379> t<Seq_block> p<380> c<308> l<44>
n<> u<380> t<Statement_item> p<381> c<379> l<44>
n<> u<381> t<Statement> p<382> c<380> l<44>
n<> u<382> t<Always_construct> p<383> c<307> l<44>
n<> u<383> t<Module_common_item> p<384> c<382> l<44>
n<> u<384> t<Module_or_generate_item> p<385> c<383> l<44>
n<> u<385> t<Non_port_module_item> p<386> c<384> l<44>
n<> u<386> t<Module_declaration> p<387> c<56> l<3>
n<> u<387> t<Description> p<388> c<386> l<3>
n<> u<388> t<Source_text> p<389> c<387> l<3>
n<> u<389> t<Top_level_rule> l<3>
[WRN:PA0205] dut.sv:3: No timescale set for "debug_rom".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:3: Compile module "work@debug_rom".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:3: Top level module "work@debug_rom".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/ClogCast/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@debug_rom)
|vpiName:work@debug_rom
|uhdmallPackages:
\_package: builtin (builtin), parent:work@debug_rom
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@debug_rom
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@debug_rom
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@debug_rom
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@debug_rom (work@debug_rom), file:dut.sv, line:3, parent:work@debug_rom
  |vpiDefName:work@debug_rom
  |vpiFullName:work@debug_rom
  |vpiProcess:
  \_always: , line:36, parent:work@debug_rom
    |vpiAlwaysType:3
    |vpiStmt:
    \_event_control: , line:36
      |vpiCondition:
      \_operation: , line:36
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@debug_rom.clk_i), line:36
          |vpiName:clk_i
          |vpiFullName:work@debug_rom.clk_i
          |vpiActual:
          \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
            |vpiName:clk_i
            |vpiFullName:work@debug_rom.clk_i
            |vpiNetType:36
      |vpiStmt:
      \_begin: (work@debug_rom), line:36
        |vpiFullName:work@debug_rom
        |vpiStmt:
        \_if_stmt: , line:37, parent:work@debug_rom
          |vpiCondition:
          \_ref_obj: (work@debug_rom.req_i), line:37
            |vpiName:req_i
            |vpiFullName:work@debug_rom.req_i
          |vpiStmt:
          \_begin: (work@debug_rom), line:37
            |vpiFullName:work@debug_rom
            |vpiStmt:
            \_assignment: , line:38, parent:work@debug_rom
              |vpiOpType:82
              |vpiLhs:
              \_ref_obj: (work@debug_rom.addr_q), line:38, parent:work@debug_rom
                |vpiName:addr_q
                |vpiFullName:work@debug_rom.addr_q
                |vpiActual:
                \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
                  |vpiName:addr_q
                  |vpiFullName:work@debug_rom.addr_q
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , line:34
                    |vpiLeftRange:
                    \_constant: , line:34
                      |vpiConstType:7
                      |vpiDecompile:4
                      |vpiSize:64
                      |INT:4
                    |vpiRightRange:
                    \_constant: , line:34
                      |vpiConstType:7
                      |vpiDecompile:0
                      |vpiSize:64
                      |INT:0
              |vpiRhs:
              \_part_select: , line:38, parent:work@debug_rom.addr_i
                |vpiConstantSelect:1
                |vpiParent:
                \_ref_obj: (work@debug_rom.addr_i)
                |vpiLeftRange:
                \_operation: , line:38, parent:work@debug_rom
                  |vpiOpType:24
                  |vpiOperand:
                  \_operation: , line:38, parent:work@debug_rom
                    |vpiOpType:11
                    |vpiOperand:
                    \_sys_func_call: ($clog2), line:38
                      |vpiName:$clog2
                      |vpiArgument:
                      \_ref_obj: (RomSize), line:38
                        |vpiName:RomSize
                    |vpiOperand:
                    \_constant: , line:38
                      |vpiConstType:7
                      |vpiDecompile:1
                      |vpiSize:32
                      |INT:1
                  |vpiOperand:
                  \_constant: , line:38
                    |vpiConstType:7
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                |vpiRightRange:
                \_constant: , line:38
                  |vpiConstType:7
                  |vpiDecompile:3
                  |vpiSize:32
                  |INT:3
  |vpiProcess:
  \_always: , line:44, parent:work@debug_rom
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (work@debug_rom.p_outmux), line:44
      |vpiName:p_outmux
      |vpiFullName:work@debug_rom.p_outmux
      |vpiStmt:
      \_assignment: , line:45, parent:work@debug_rom.p_outmux
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@debug_rom.p_outmux.rdata_o), line:45, parent:work@debug_rom.p_outmux
          |vpiName:rdata_o
          |vpiFullName:work@debug_rom.p_outmux.rdata_o
          |vpiActual:
          \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
            |vpiName:rdata_o
            |vpiFullName:work@debug_rom.rdata_o
            |vpiNetType:36
            |vpiRange:
            \_range: , line:7
              |vpiLeftRange:
              \_constant: , line:7
                |vpiConstType:7
                |vpiDecompile:63
                |vpiSize:64
                |INT:63
              |vpiRightRange:
              \_constant: , line:7
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:64
                |INT:0
        |vpiRhs:
        \_constant: , line:45
          |vpiConstType:3
          |vpiDecompile:'b0
          |vpiSize:1
          |BIN:0
      |vpiStmt:
      \_if_stmt: , line:46, parent:work@debug_rom.p_outmux
        |vpiCondition:
        \_operation: , line:46
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@debug_rom.p_outmux.addr_q), line:46
            |vpiName:addr_q
            |vpiFullName:work@debug_rom.p_outmux.addr_q
          |vpiOperand:
          \_operation: , line:46
            |vpiOpType:67
            |vpiOperand:
            \_ref_obj: (work@debug_rom.p_outmux.RomSize), line:46
              |vpiName:RomSize
              |vpiFullName:work@debug_rom.p_outmux.RomSize
            |vpiTypespec:
            \_integer_typespec: , line:46
              |INT:5
        |vpiStmt:
        \_begin: (work@debug_rom.p_outmux), line:46
          |vpiFullName:work@debug_rom.p_outmux
          |vpiStmt:
          \_assignment: , line:47, parent:work@debug_rom.p_outmux
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@debug_rom.p_outmux.rdata_o), line:47, parent:work@debug_rom.p_outmux
              |vpiName:rdata_o
              |vpiFullName:work@debug_rom.p_outmux.rdata_o
              |vpiActual:
              \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
            |vpiRhs:
            \_bit_select: (work@debug_rom.p_outmux.mem), line:47
              |vpiName:mem
              |vpiFullName:work@debug_rom.p_outmux.mem
              |vpiIndex:
              \_ref_obj: (work@debug_rom.p_outmux.mem.addr_q), line:47, parent:work@debug_rom.p_outmux.mem
                |vpiName:addr_q
                |vpiFullName:work@debug_rom.p_outmux.mem.addr_q
                |vpiActual:
                \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
  |vpiPort:
  \_port: (clk_i), line:4, parent:work@debug_rom
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
        |vpiName:clk_i
        |vpiFullName:work@debug_rom.clk_i
        |vpiNetType:36
  |vpiPort:
  \_port: (req_i), line:5, parent:work@debug_rom
    |vpiName:req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.req_i), line:5, parent:work@debug_rom
        |vpiName:req_i
        |vpiFullName:work@debug_rom.req_i
        |vpiNetType:36
  |vpiPort:
  \_port: (addr_i), line:6, parent:work@debug_rom
    |vpiName:addr_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.addr_i), line:6, parent:work@debug_rom
        |vpiName:addr_i
        |vpiFullName:work@debug_rom.addr_i
        |vpiNetType:36
  |vpiPort:
  \_port: (rdata_o), line:7, parent:work@debug_rom
    |vpiName:rdata_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
        |vpiName:rdata_o
        |vpiFullName:work@debug_rom.rdata_o
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.req_i), line:5, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.addr_i), line:6, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.mem), line:12, parent:work@debug_rom
    |vpiName:mem
    |vpiFullName:work@debug_rom.mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
    |vpiName:addr_q
    |vpiFullName:work@debug_rom.addr_q
    |vpiNetType:36
  |vpiParamAssign:
  \_param_assign: , line:10
    |vpiRhs:
    \_constant: , line:10
      |vpiConstType:7
      |vpiDecompile:19
      |vpiSize:32
      |INT:19
    |vpiLhs:
    \_parameter: (RomSize), line:10
      |vpiName:RomSize
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: , line:10
  |vpiParameter:
  \_parameter: (RomSize), line:10
|uhdmtopModules:
\_module: work@debug_rom (work@debug_rom), file:dut.sv, line:3
  |vpiDefName:work@debug_rom
  |vpiName:work@debug_rom
  |vpiProcess:
  \_always: , line:36, parent:work@debug_rom
    |vpiAlwaysType:3
    |vpiStmt:
    \_event_control: , line:36
      |vpiCondition:
      \_operation: , line:36
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@debug_rom.clk_i), line:36
          |vpiName:clk_i
          |vpiFullName:work@debug_rom.clk_i
          |vpiActual:
          \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
            |vpiName:clk_i
            |vpiFullName:work@debug_rom.clk_i
            |vpiNetType:36
      |vpiStmt:
      \_begin: (work@debug_rom), line:36
        |vpiFullName:work@debug_rom
        |vpiStmt:
        \_if_stmt: , line:37, parent:work@debug_rom
          |vpiCondition:
          \_ref_obj: (work@debug_rom.req_i), line:37
            |vpiName:req_i
            |vpiFullName:work@debug_rom.req_i
            |vpiActual:
            \_logic_net: (work@debug_rom.req_i), line:5, parent:work@debug_rom
              |vpiName:req_i
              |vpiFullName:work@debug_rom.req_i
              |vpiNetType:36
          |vpiStmt:
          \_begin: (work@debug_rom), line:37
            |vpiFullName:work@debug_rom
            |vpiStmt:
            \_assignment: , line:38, parent:work@debug_rom
              |vpiOpType:82
              |vpiLhs:
              \_ref_obj: (work@debug_rom.addr_q), line:38
                |vpiName:addr_q
                |vpiFullName:work@debug_rom.addr_q
                |vpiActual:
                \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
                  |vpiName:addr_q
                  |vpiFullName:work@debug_rom.addr_q
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , line:34
                    |vpiLeftRange:
                    \_constant: , line:34
                      |vpiConstType:7
                      |vpiDecompile:4
                      |vpiSize:64
                      |INT:4
                    |vpiRightRange:
                    \_constant: , line:34
                      |vpiConstType:7
                      |vpiDecompile:0
                      |vpiSize:64
                      |INT:0
              |vpiRhs:
              \_part_select: , line:38, parent:work@debug_rom.addr_i
                |vpiConstantSelect:1
                |vpiParent:
                \_ref_obj: (work@debug_rom.addr_i)
                |vpiLeftRange:
                \_operation: , line:38
                  |vpiOpType:24
                  |vpiOperand:
                  \_operation: , line:38
                    |vpiOpType:11
                    |vpiOperand:
                    \_sys_func_call: ($clog2), line:38
                      |vpiName:$clog2
                      |vpiArgument:
                      \_ref_obj: (work@debug_rom.addr_i.$clog2.RomSize), line:38, parent:$clog2
                        |vpiName:RomSize
                        |vpiFullName:work@debug_rom.addr_i.$clog2.RomSize
                        |vpiActual:
                        \_parameter: (work@debug_rom.RomSize), line:10, parent:work@debug_rom
                          |vpiName:RomSize
                          |vpiFullName:work@debug_rom.RomSize
                          |vpiLocalParam:1
                          |vpiTypespec:
                          \_int_typespec: , line:10, parent:work@debug_rom.RomSize
                    |vpiOperand:
                    \_constant: , line:38
                      |vpiConstType:7
                      |vpiDecompile:1
                      |vpiSize:32
                      |INT:1
                  |vpiOperand:
                  \_constant: , line:38
                    |vpiConstType:7
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                |vpiRightRange:
                \_constant: , line:38
                  |vpiConstType:7
                  |vpiDecompile:3
                  |vpiSize:32
                  |INT:3
  |vpiProcess:
  \_always: , line:44, parent:work@debug_rom
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (work@debug_rom.p_outmux), line:44
      |vpiName:p_outmux
      |vpiFullName:work@debug_rom.p_outmux
      |vpiStmt:
      \_assignment: , line:45, parent:work@debug_rom.p_outmux
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@debug_rom.p_outmux.rdata_o), line:45
          |vpiName:rdata_o
          |vpiFullName:work@debug_rom.p_outmux.rdata_o
          |vpiActual:
          \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
            |vpiName:rdata_o
            |vpiFullName:work@debug_rom.rdata_o
            |vpiNetType:36
            |vpiRange:
            \_range: , line:7
              |vpiLeftRange:
              \_constant: , line:7
                |vpiConstType:7
                |vpiDecompile:63
                |vpiSize:64
                |INT:63
              |vpiRightRange:
              \_constant: , line:7
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:64
                |INT:0
        |vpiRhs:
        \_constant: , line:45
          |vpiConstType:3
          |vpiDecompile:'b0
          |vpiSize:1
          |BIN:0
      |vpiStmt:
      \_if_stmt: , line:46, parent:work@debug_rom.p_outmux
        |vpiCondition:
        \_operation: , line:46
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@debug_rom.p_outmux.addr_q), line:46
            |vpiName:addr_q
            |vpiFullName:work@debug_rom.p_outmux.addr_q
            |vpiActual:
            \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
          |vpiOperand:
          \_operation: , line:46
            |vpiOpType:67
            |vpiOperand:
            \_ref_obj: (work@debug_rom.p_outmux.RomSize), line:46
              |vpiName:RomSize
              |vpiFullName:work@debug_rom.p_outmux.RomSize
              |vpiActual:
              \_parameter: (work@debug_rom.RomSize), line:10, parent:work@debug_rom
            |vpiTypespec:
            \_integer_typespec: , line:46
              |INT:5
        |vpiStmt:
        \_begin: (work@debug_rom.p_outmux), line:46
          |vpiFullName:work@debug_rom.p_outmux
          |vpiStmt:
          \_assignment: , line:47, parent:work@debug_rom.p_outmux
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@debug_rom.p_outmux.rdata_o), line:47
              |vpiName:rdata_o
              |vpiFullName:work@debug_rom.p_outmux.rdata_o
              |vpiActual:
              \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
            |vpiRhs:
            \_bit_select: (work@debug_rom.p_outmux.mem), line:47
              |vpiName:mem
              |vpiFullName:work@debug_rom.p_outmux.mem
              |vpiIndex:
              \_ref_obj: (work@debug_rom.p_outmux.mem.addr_q), line:47, parent:work@debug_rom.p_outmux.mem
                |vpiName:addr_q
                |vpiFullName:work@debug_rom.p_outmux.mem.addr_q
                |vpiActual:
                \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
  |vpiPort:
  \_port: (clk_i), line:4, parent:work@debug_rom
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
  |vpiPort:
  \_port: (req_i), line:5, parent:work@debug_rom
    |vpiName:req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.req_i), line:5, parent:work@debug_rom
  |vpiPort:
  \_port: (addr_i), line:6, parent:work@debug_rom
    |vpiName:addr_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.addr_i), line:6, parent:work@debug_rom
        |vpiName:addr_i
        |vpiFullName:work@debug_rom.addr_i
        |vpiNetType:36
        |vpiRange:
        \_range: , line:6
          |vpiLeftRange:
          \_constant: , line:6
            |vpiConstType:7
            |vpiDecompile:63
            |vpiSize:64
            |INT:63
          |vpiRightRange:
          \_constant: , line:6
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
  |vpiPort:
  \_port: (rdata_o), line:7, parent:work@debug_rom
    |vpiName:rdata_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.clk_i), line:4, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.req_i), line:5, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.addr_i), line:6, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.rdata_o), line:7, parent:work@debug_rom
  |vpiNet:
  \_logic_net: (work@debug_rom.addr_q), line:34, parent:work@debug_rom
  |vpiVariables:
  \_logic_var: (work@debug_rom.mem), line:12, parent:work@debug_rom
    |vpiName:mem
    |vpiFullName:work@debug_rom.mem
    |vpiConstantVariable:1
    |vpiRange:
    \_range: , line:12
      |vpiLeftRange:
      \_constant: , line:12
        |vpiConstType:7
        |vpiDecompile:18
        |vpiSize:64
        |INT:18
      |vpiRightRange:
      \_constant: , line:12
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
    |vpiRange:
    \_range: , line:12
      |vpiLeftRange:
      \_constant: , line:12
        |vpiConstType:7
        |vpiDecompile:63
        |vpiSize:64
        |INT:63
      |vpiRightRange:
      \_constant: , line:12
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
    |vpiExpr:
    \_operation: , line:12
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:13
        |vpiConstType:5
        |vpiDecompile:64'h00000000_7b200073
        |vpiSize:64
        |HEX:64'h00000000_7b200073
      |vpiOperand:
      \_constant: , line:14
        |vpiConstType:5
        |vpiDecompile:64'h7b302573_7b202473
        |vpiSize:64
        |HEX:64'h7b302573_7b202473
      |vpiOperand:
      \_constant: , line:15
        |vpiConstType:5
        |vpiDecompile:64'h10852423_f1402473
        |vpiSize:64
        |HEX:64'h10852423_f1402473
      |vpiOperand:
      \_constant: , line:16
        |vpiConstType:5
        |vpiDecompile:64'ha85ff06f_7b302573
        |vpiSize:64
        |HEX:64'ha85ff06f_7b302573
      |vpiOperand:
      \_constant: , line:17
        |vpiConstType:5
        |vpiDecompile:64'h7b202473_10052223
        |vpiSize:64
        |HEX:64'h7b202473_10052223
      |vpiOperand:
      \_constant: , line:18
        |vpiConstType:5
        |vpiDecompile:64'h00100073_7b302573
        |vpiSize:64
        |HEX:64'h00100073_7b302573
      |vpiOperand:
      \_constant: , line:19
        |vpiConstType:5
        |vpiDecompile:64'h7b202473_10052623
        |vpiSize:64
        |HEX:64'h7b202473_10052623
      |vpiOperand:
      \_constant: , line:20
        |vpiConstType:5
        |vpiDecompile:64'h00c51513_00c55513
        |vpiSize:64
        |HEX:64'h00c51513_00c55513
      |vpiOperand:
      \_constant: , line:21
        |vpiConstType:5
        |vpiDecompile:64'h00000517_fd5ff06f
        |vpiSize:64
        |HEX:64'h00000517_fd5ff06f
      |vpiOperand:
      \_constant: , line:22
        |vpiConstType:5
        |vpiDecompile:64'hfa041ce3_00247413
        |vpiSize:64
        |HEX:64'hfa041ce3_00247413
      |vpiOperand:
      \_constant: , line:23
        |vpiConstType:5
        |vpiDecompile:64'h40044403_00a40433
        |vpiSize:64
        |HEX:64'h40044403_00a40433
      |vpiOperand:
      \_constant: , line:24
        |vpiConstType:5
        |vpiDecompile:64'hf1402473_02041c63
        |vpiSize:64
        |HEX:64'hf1402473_02041c63
      |vpiOperand:
      \_constant: , line:25
        |vpiConstType:5
        |vpiDecompile:64'h00147413_40044403
        |vpiSize:64
        |HEX:64'h00147413_40044403
      |vpiOperand:
      \_constant: , line:26
        |vpiConstType:5
        |vpiDecompile:64'h00a40433_10852023
        |vpiSize:64
        |HEX:64'h00a40433_10852023
      |vpiOperand:
      \_constant: , line:27
        |vpiConstType:5
        |vpiDecompile:64'hf1402473_00c51513
        |vpiSize:64
        |HEX:64'hf1402473_00c51513
      |vpiOperand:
      \_constant: , line:28
        |vpiConstType:5
        |vpiDecompile:64'h00c55513_00000517
        |vpiSize:64
        |HEX:64'h00c55513_00000517
      |vpiOperand:
      \_constant: , line:29
        |vpiConstType:5
        |vpiDecompile:64'h7b351073_7b241073
        |vpiSize:64
        |HEX:64'h7b351073_7b241073
      |vpiOperand:
      \_constant: , line:30
        |vpiConstType:5
        |vpiDecompile:64'h0ff0000f_04c0006f
        |vpiSize:64
        |HEX:64'h0ff0000f_04c0006f
      |vpiOperand:
      \_constant: , line:31
        |vpiConstType:5
        |vpiDecompile:64'h07c0006f_00c0006f
        |vpiSize:64
        |HEX:64'h07c0006f_00c0006f
  |vpiParamAssign:
  \_param_assign: , line:10, parent:work@debug_rom
    |vpiRhs:
    \_constant: , line:10
      |vpiConstType:7
      |vpiDecompile:19
      |vpiSize:32
      |INT:19
    |vpiLhs:
    \_parameter: (work@debug_rom.RomSize), line:10, parent:work@debug_rom
  |vpiParameter:
  \_parameter: (work@debug_rom.RomSize), line:10, parent:work@debug_rom
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

