
---------- Begin Simulation Statistics ----------
simSeconds                                   0.026780                       # Number of seconds simulated (Second)
simTicks                                  26779763000                       # Number of ticks simulated (Tick)
finalTick                                 26779763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    220.54                       # Real time elapsed on the host (Second)
hostTickRate                                121426905                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16987772                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   226714                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     226714                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         53559528                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50053480                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50074598                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1140                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                53318                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             39867                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            53552255                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.935060                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.583237                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  35041992     65.44%     65.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5060104      9.45%     74.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4804913      8.97%     83.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3365423      6.28%     90.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2596734      4.85%     94.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1729822      3.23%     98.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    497353      0.93%     99.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    359077      0.67%     99.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     96837      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53552255                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4517      0.27%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  7793      0.46%      0.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     3      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                   134      0.01%      0.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              1074553     63.97%     64.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            336354     20.02%     84.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   582      0.03%     84.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  331      0.02%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     84.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   6502      0.39%     85.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   676      0.04%     85.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            248292     14.78%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      15091529     30.14%     30.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           32      0.00%     30.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     30.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3578729      7.15%     37.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        53792      0.11%     37.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       115425      0.23%     37.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      8678928     17.33%     54.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      6933162     13.85%     68.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv        30485      0.06%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        52369      0.10%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       372451      0.74%     69.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       253751      0.51%     70.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     11373830     22.71%     92.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3540083      7.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50074598                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.934934                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1679742                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.033545                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 85000036                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                15742883                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15711405                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  70382290                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 34364338                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         34309328                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15729458                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     36024850                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50030137                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11709432                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      8885                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           15499608                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1317702                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3790176                       # Number of stores executed (Count)
system.cpu.numRate                           0.934103                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7273                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.071191                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.071191                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.933541                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.933541                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   38802682                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  14317424                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    49167100                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   30680399                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 617134019                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 30767506                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 26779763000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       11717955                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3791421                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2938970                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2526462                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1324599                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1079955                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3846                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1042363                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1042271                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999912                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   82951                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             243                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                243                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       757927                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect          366                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           99                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       311097                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         3695                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong            2                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong           81                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            1                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        39597                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        15314                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       187226                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        14600                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        34366                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       169514                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       301373                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       213888                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        13029                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        43282                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       162811                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        27347                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        48252                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       253381                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts           53338                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3807                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     53541376                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.933857                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.111750                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        43800776     81.81%     81.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1092717      2.04%     83.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          281184      0.53%     84.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          277797      0.52%     84.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          391327      0.73%     85.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          239234      0.45%     86.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7458341     13.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     53541376                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15485078                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11695463                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1317057                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   34305215                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    30649341                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 82819                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15073280     30.15%     30.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.00%     30.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     30.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3578419      7.16%     37.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        53755      0.11%     37.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       115317      0.23%     37.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      8678441     17.36%     55.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      6932839     13.87%     68.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv        30463      0.06%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        52351      0.10%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       369567      0.74%     69.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       251881      0.50%     70.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     11325896     22.65%     92.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3537734      7.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7458341                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13063343                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13063343                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13063343                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13063343                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2219359                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2219359                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2219359                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2219359                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 203758150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 203758150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 203758150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 203758150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15282702                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15282702                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15282702                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15282702                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.145220                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.145220                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.145220                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.145220                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 91809.459398                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91809.459398                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 91809.459398                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 91809.459398                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          141                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          731                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          731                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       845923                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            845923                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1371388                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1371388                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1371388                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1371388                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       847971                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       847971                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       847971                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       847971                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  89414502000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  89414502000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  89414502000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  89414502000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.055486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.055486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.055486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.055486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 105445.235745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 105445.235745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 105445.235745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 105445.235745                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 845923                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9349700                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9349700                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2143391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2143391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 196491809500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 196491809500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     11493091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11493091                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.186494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.186494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 91673.338882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 91673.338882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1308422                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1308422                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       834969                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       834969                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  88424167000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  88424167000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.072650                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.072650                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 105901.137647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 105901.137647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3713643                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3713643                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        75968                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        75968                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   7266340500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   7266340500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3789611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3789611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.020046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 95650.017112                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 95650.017112                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        62966                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        62966                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        13002                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        13002                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    990335000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    990335000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003431                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003431                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 76167.897247                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 76167.897247                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2044.732455                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13467801                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             845923                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.920836                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2044.732455                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          212                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1569                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          267                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          123109587                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         123109587                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   746557                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              44308501                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6555334                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1937728                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4135                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1038580                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    41                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50104515                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   149                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        78441                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        78441                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        78441                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        78441                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        27603                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        27603                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        27603                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        27603                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2293253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2293253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2293253000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2293253000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       106044                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       106044                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       106044                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       106044                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.260298                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.260298                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.260298                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.260298                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 83079.846394                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 83079.846394                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 83079.846394                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 83079.846394                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        27603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        27603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        27603                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        27603                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2265650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2265650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2265650000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2265650000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.260298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.260298                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.260298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.260298                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 82079.846394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 82079.846394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 82079.846394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 82079.846394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        27587                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        78441                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        78441                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        27603                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        27603                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2293253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2293253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       106044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       106044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.260298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.260298                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 83079.846394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 83079.846394                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        27603                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        27603                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2265650000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2265650000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.260298                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.260298                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 82079.846394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 82079.846394                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.982207                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       104134                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        27587                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.774749                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1802500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.982207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.998888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.998888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       239691                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       239691                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              12315                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50232957                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1324599                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1125465                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      53535225                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8348                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        409                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3484469                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    91                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        8                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53552255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.938018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.341019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 44621744     83.32%     83.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1127856      2.11%     85.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   665908      1.24%     86.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   446775      0.83%     87.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   304306      0.57%     88.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   533727      1.00%     89.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2041530      3.81%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   185349      0.35%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3625060      6.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53552255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.024731                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.937890                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3484287                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3484287                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3484287                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3484287                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          182                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             182                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          182                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            182                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     13124000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     13124000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     13124000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     13124000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3484469                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3484469                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3484469                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3484469                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72109.890110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72109.890110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72109.890110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72109.890110                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2734                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     113.916667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           52                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            52                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           52                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           52                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          130                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          130                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     10211500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     10211500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     10211500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     10211500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        78550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        78550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        78550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        78550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3484287                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3484287                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          182                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           182                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     13124000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     13124000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3484469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3484469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72109.890110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72109.890110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           52                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           52                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          130                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          130                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     10211500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     10211500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        78550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        78550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            53.951473                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    53.951473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.026343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.026343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.063477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27875882                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27875882                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4135                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7108                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    48941                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50053516                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1549                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 11717955                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3791421                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    35                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    48939                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            403                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3718                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3840                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50022842                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50020733                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  35103228                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  39979087                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.933928                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.878040                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           41                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           41                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           41                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           41                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       551500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       551500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       551500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       551500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           48                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           48                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           48                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           48                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.145833                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.145833                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.145833                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.145833                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 78785.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 78785.714286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 78785.714286                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 78785.714286                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       544500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       544500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       544500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       544500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.145833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.145833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.145833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.145833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 77785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 77785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 77785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 77785.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           41                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           41                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       551500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       551500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           48                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           48                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.145833                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.145833                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 78785.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 78785.714286                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       544500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       544500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.145833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.145833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 77785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 77785.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     3.876404                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     3.876404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.242275                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.242275                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          103                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          103                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      216243                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   22452                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 403                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1798                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11695463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             38.526122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           115.262602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                9555291     81.70%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                14282      0.12%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                17590      0.15%     81.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19491      0.17%     82.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                28340      0.24%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                26179      0.22%     82.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                24444      0.21%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                30461      0.26%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                49153      0.42%     83.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                50196      0.43%     83.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              70642      0.60%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              56548      0.48%     85.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             154974      1.33%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             123906      1.06%     87.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              98986      0.85%     88.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             124761      1.07%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             142955      1.22%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             105648      0.90%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             152312      1.30%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              81174      0.69%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              58447      0.50%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              48647      0.42%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              59893      0.51%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              68213      0.58%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              82832      0.71%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             107327      0.92%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              79582      0.68%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              78807      0.67%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              40843      0.35%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              30432      0.26%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           113107      0.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            13453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11695463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  11709296                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   32160                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              11741456                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3790175                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   3409                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3793584                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      15499471                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       35569                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  15535040                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3484449                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      16                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3484465                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3484449                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          16                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3484465                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4135                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1457955                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                41491891                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2258                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7414365                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3181651                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50082552                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                804742                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      5                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 257079                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 127642                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents         1554928                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            45053622                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88289253                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 38806925                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  49210097                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              44976144                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    77301                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   9333389                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         96136372                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100117775                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   7648                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7648                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  7648                       # number of overall hits (Count)
system.l2.overallHits::total                     7648                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        27603                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  130                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               840323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  868063                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        27603                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 130                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              840323                       # number of overall misses (Count)
system.l2.overallMisses::total                 868063                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   2223961500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       534000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        10079000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     88411295500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        90645870000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   2223961500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       534000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       10079000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    88411295500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       90645870000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        27603                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                130                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             847971                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                875711                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        27603                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               130                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            847971                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               875711                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.990981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.991267                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.990981                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.991267                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 80569.557657                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 76285.714286                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 77530.769231                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 105211.086094                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    104423.146707                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 80569.557657                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 76285.714286                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77530.769231                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 105211.086094                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   104423.146707                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               823906                       # number of writebacks (Count)
system.l2.writebacks::total                    823906                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        27603                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              130                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           840323                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              868063                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        27603                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             130                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          840323                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             868063                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1947931500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      8779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  80008065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    81965240000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1947931500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       464000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      8779000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  80008065500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   81965240000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.990981                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.991267                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.990981                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.991267                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70569.557657                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 66285.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 67530.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 95211.086094                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 94423.146707                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70569.557657                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 66285.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67530.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 95211.086094                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 94423.146707                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         823906                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        25894                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          25894                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           130                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              130                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     10079000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     10079000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          130                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            130                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77530.769231                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77530.769231                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          130                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          130                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      8779000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      8779000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67530.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67530.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3817                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3817                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9185                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9185                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    967671500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      967671500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          13002                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             13002                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.706430                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.706430                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 105353.456723                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 105353.456723                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         9185                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9185                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    875821500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    875821500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.706430                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.706430                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 95353.456723                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 95353.456723                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3831                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3831                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        27603                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       831138                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          858748                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   2223961500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       534000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  87443624000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  89668119500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        27603                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       834969                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        862579                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.995412                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.995559                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 80569.557657                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 76285.714286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 105209.512740                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 104417.267347                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        27603                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       831138                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       858748                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1947931500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       464000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  79132244000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  81080639500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.995412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.995559                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70569.557657                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 66285.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 95209.512740                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 94417.267347                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks       394362                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           394362                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       394362                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       394362                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       451561                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           451561                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       451561                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       451561                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16127.807113                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       839202                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     831554                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.009197                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    52766000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16127.807113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.984363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.984363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14369                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  212                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1584                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12573                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.877014                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14826147                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  14826147                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    823906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     27603.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    840323.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000259469652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        43369                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        43369                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1947673                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             782418                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      868063                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     823906                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    868063                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   823906                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      55.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                868063                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               823906                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  205741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  173461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  151510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  111633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   99730                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   63652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   36944                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   20186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  21685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  26415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  33667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  38534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  42778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  48357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  54132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  59629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  54953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  53245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  56886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  56163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  46581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  44137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  44943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  48533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  44863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  44170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   2412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    279                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        43369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.015195                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     76.530029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         43368    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15872-16127            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         43369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        43369                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.996172                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.794007                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.792687                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            16168     37.28%     37.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1532      3.53%     40.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3605      8.31%     49.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             2909      6.71%     55.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             2197      5.07%     60.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             3094      7.13%     68.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22            11041     25.46%     93.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23             1647      3.80%     97.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              615      1.42%     98.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              360      0.83%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               74      0.17%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               42      0.10%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               54      0.12%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               13      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               13      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         43369                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                55556032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             52729984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2074552788.23789430                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1969023549.61095047                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   26775955000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      15825.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1766592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     53780672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     52726080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 65967424.730383157730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 16729.050216015727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 310682.361154577811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2008257952.096140623093                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1968877767.887639522552                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        27603                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       840323                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       823906                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1055115924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       235724                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4504558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  51615936192                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1491054631970                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38224.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     33674.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34650.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     61423.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1809738.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1766592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         8320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     53780672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       55556032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     27860544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     27860544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        27603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       840323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          868063                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       435321                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         435321                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     65967425                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        16729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         310682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2008257952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2074552788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       310682                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        310682                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1040358124                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1040358124                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1040358124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     65967425                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        16729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        310682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2008257952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3114910912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               868063                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              823845                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        26285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        25297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        25544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        24876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        24868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        25711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        26854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        26990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        35163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        29858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        30058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        27764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        26367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        25721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        25799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        25834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        26896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        27929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        29959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        29432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        27790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        27087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        25712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        26464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        25701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        24726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        26969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        27148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        27283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        27888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        27364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        26726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        25603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        24597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        24037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        24129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        24213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        25094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        26341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        26454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        26550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        26767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        26808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        25817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        25329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        25401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        25351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        26488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        27096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        27116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        27065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        27152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        26613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        25200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        25017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        24555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        24223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        24933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        25420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        25985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        26403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        26561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        26086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             37491634402                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2892385916                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        52675792398                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                43189.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           60681.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              492126                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             617643                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       582138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   186.007524                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   118.787674                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   227.361722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       329053     56.52%     56.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       121372     20.85%     77.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        47946      8.24%     85.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        26941      4.63%     90.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        16192      2.78%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10163      1.75%     94.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6424      1.10%     95.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4317      0.74%     96.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        19730      3.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       582138                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              55556032                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           52726080                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2074.552788                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1968.877768                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               65.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    885310773.984000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1177005177.532804                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1821288904.915200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1533210790.271998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4764313659.940958                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 22382329365.647789                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 284107815.398404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  32847566487.691246                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1226.581672                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    324848930                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1203650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25251264070                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    930236396.543998                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1236737363.097600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1830059075.443206                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1563207346.847999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4764313659.940958                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 22354795643.543827                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 305263669.670400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  32984613155.088062                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1231.699218                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    352133534                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1203650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25223979466                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              858878                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        435321                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        388585                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             25894                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9185                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9185                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          858878                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2585926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2585930                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2585930                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    108286016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    108286032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                108286032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             868065                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   868065    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               868065                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy          5320561500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4492104078                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1717863                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       851494                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             862709                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       886882                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       782947                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            27587                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             13002                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            13002                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            130                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        862579                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          260                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2541869                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        82793                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2624936                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    108409232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1766592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               110184592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          823906                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  52729984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1699619                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000997                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.031555                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1697925     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1694      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1699619                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1297574000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            130000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         847972000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              7000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          27603000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1749221                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       873511                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1693                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  26779763000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.023976                       # Number of seconds simulated (Second)
simTicks                                  23975948500                       # Number of ticks simulated (Tick)
finalTick                                 50755711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    205.91                       # Real time elapsed on the host (Second)
hostTickRate                                116439665                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16988796                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   485652                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     485652                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         47951897                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50144027                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       18                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50527139                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1852                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               144026                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            143792                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            47938776                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.053993                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.905745                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  33425729     69.73%     69.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2730696      5.70%     75.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2569224      5.36%     80.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2109036      4.40%     85.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2643132      5.51%     90.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2415299      5.04%     95.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1014915      2.12%     97.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    653586      1.36%     99.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    377159      0.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              47938776                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   60830      5.37%      5.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  66562      5.87%     11.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 54518      4.81%     16.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    36      0.00%     16.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                  1729      0.15%     16.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                79042      6.98%     23.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            472923     41.74%     64.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 40359      3.56%     68.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                59811      5.28%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     73.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  55498      4.90%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11793      1.04%     79.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            228757     20.19%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1139      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25221115     49.92%     49.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       689611      1.36%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1923393      3.81%     55.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       609431      1.21%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      1713706      3.39%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1796174      3.55%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      2146261      4.25%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       409718      0.81%     68.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       635812      1.26%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5181033     10.25%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2682023      5.31%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5311327     10.51%     95.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2207535      4.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50527139                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.053705                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1132997                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.022424                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115681382                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33910003                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        33739462                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  34446524                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 16378303                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         16307223                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    33968465                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     17691671                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50254324                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      10257836                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     17760                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           15121920                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7805293                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4864084                       # Number of stores executed (Count)
system.cpu.numRate                           1.048015                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             139                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           13121                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.959038                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.959038                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.042712                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.042712                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   50066396                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  25412180                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    19988371                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   12907878                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 545138958                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 14104745                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 50755711500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       10063167                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4879573                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1511388                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       862797                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7873915                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           5255980                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              9799                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4512647                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4512260                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999914                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  940546                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit           11                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2937029                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         3269                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          548                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      2235507                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         9028                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           20                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          435                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit           39                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       650147                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       304586                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       531379                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       149961                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       340301                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       171389                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       801586                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       806313                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       232714                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       530869                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       216013                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       303773                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       596010                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       263657                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          144027                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              9656                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     47909148                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.043642                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.137931                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        37325063     77.91%     77.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1375352      2.87%     80.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          165283      0.34%     81.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1172471      2.45%     83.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1080009      2.25%     85.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          289187      0.60%     86.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6501783     13.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     47909148                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14905641                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10045372                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7798403                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   16303106                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    42357153                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                939884                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     25172666     50.35%     50.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       689260      1.38%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1923019      3.85%     55.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       609209      1.22%     56.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      1713117      3.43%     60.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1795821      3.59%     63.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      2145961      4.29%     68.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       409601      0.82%     68.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       635705      1.27%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5173060     10.35%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2661908      5.32%     85.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4872312      9.74%     95.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2198361      4.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6501783                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        9991536                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9991536                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9991536                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9991536                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2306970                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2306970                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2306970                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2306970                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 143536471844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 143536471844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 143536471844                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 143536471844                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12298506                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12298506                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12298506                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12298506                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.187581                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.187581                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.187581                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.187581                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 62218.612225                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62218.612225                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62218.612225                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62218.612225                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1212641                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          553                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        42050                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.838074                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   110.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1232953                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1232953                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1074016                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1074016                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1074016                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1074016                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1232954                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1232954                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1232954                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1232954                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  64318437929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  64318437929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  64318437929                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  64318437929                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.100252                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.100252                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.100252                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.100252                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52166.129417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52166.129417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52166.129417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52166.129417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1232953                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        88500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        88500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        88500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        88500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5899416                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5899416                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1538819                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1538819                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  99347831000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  99347831000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7438235                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7438235                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.206880                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.206880                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 64561.089381                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 64561.089381                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       468034                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       468034                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1070785                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1070785                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  57483751000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  57483751000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.143957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.143957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53683.746971                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53683.746971                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4092120                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4092120                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       768151                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       768151                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  44188640844                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  44188640844                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4860271                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4860271                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.158047                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.158047                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57525.982319                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57525.982319                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       605982                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       605982                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       162169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       162169                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   6834686929                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   6834686929                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.033366                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.033366                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42145.458929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42145.458929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11668002                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1235001                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.447767                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          804                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1219                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           99621009                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          99621009                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   590759                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37459364                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8544826                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1333959                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   9868                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4483555                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   157                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50265218                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   653                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       630667                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       630667                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       630667                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       630667                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       130645                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       130645                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       130645                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       130645                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  11923802000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  11923802000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  11923802000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  11923802000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       761312                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       761312                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       761312                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       761312                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.171605                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.171605                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.171605                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.171605                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 91268.720579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 91268.720579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 91268.720579                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 91268.720579                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       130645                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       130645                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       130645                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       130645                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  11793157000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  11793157000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  11793157000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  11793157000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.171605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.171605                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.171605                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.171605                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 90268.720579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 90268.720579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 90268.720579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 90268.720579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       130645                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       630667                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       630667                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       130645                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       130645                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  11923802000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  11923802000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       761312                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       761312                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.171605                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.171605                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 91268.720579                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 91268.720579                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       130645                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       130645                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  11793157000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  11793157000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.171605                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.171605                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 90268.720579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 90268.720579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       763222                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       130661                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.841238                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1653269                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1653269                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              20673                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50504471                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7873915                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5452817                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47907217                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   20022                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        511                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          360                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6388158                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   347                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           47938776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.053520                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.261064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36969088     77.12%     77.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1752966      3.66%     80.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1240173      2.59%     83.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   637599      1.33%     84.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1771681      3.70%     88.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1152310      2.40%     90.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1634856      3.41%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   539868      1.13%     95.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2240235      4.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             47938776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.164204                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.053232                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6387632                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6387632                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6387632                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6387632                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          526                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             526                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          526                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            526                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     33506500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     33506500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     33506500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     33506500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6388158                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6388158                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6388158                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6388158                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000082                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000082                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63700.570342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63700.570342                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63700.570342                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63700.570342                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2323                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     122.263158                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          273                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           273                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          273                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          273                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          253                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          253                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          253                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          253                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19801500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19801500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19801500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19801500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000040                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000040                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78266.798419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78266.798419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78266.798419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78266.798419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6387632                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6387632                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          526                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           526                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     33506500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     33506500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6388158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6388158                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63700.570342                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63700.570342                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          273                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          273                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          253                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          253                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19801500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19801500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78266.798419                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78266.798419                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           264.974146                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9872302                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                383                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           25776.245431                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   264.974146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.129382                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.129382                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          383                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          257                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.187012                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           51105517                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          51105517                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      9868                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      47462                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     3346                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50144045                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1253                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10063167                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4879573                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    12                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        61                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3149                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            240                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9061                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          762                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 9823                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50048994                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50046685                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  31759705                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  43003818                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.043685                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.738532                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           19                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           19                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           19                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           19                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       458500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       458500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       458500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       458500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           24                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           24                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           24                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           24                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.208333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.208333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.208333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.208333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        91700                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        91700                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        91700                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        91700                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       453500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       453500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       453500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       453500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.208333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.208333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.208333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.208333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        90700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        90700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        90700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        90700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           19                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           19                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       458500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       458500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           24                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           24                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.208333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.208333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        91700                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        91700                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       453500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       453500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.208333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.208333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        90700                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        90700                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     7.719098                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           72                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            6                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     7.719098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.482444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.482444                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           53                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           53                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2618488                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   17767                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 240                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  19295                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  38023                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10045371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             54.186191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           495.620286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8794828     87.55%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               271506      2.70%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4271      0.04%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3128      0.03%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2915      0.03%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3586      0.04%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3892      0.04%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 3864      0.04%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4803      0.05%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5537      0.06%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9873      0.10%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              76495      0.76%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             159303      1.59%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              35220      0.35%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              18035      0.18%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              23675      0.24%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              15932      0.16%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              21002      0.21%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              63788      0.63%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              42511      0.42%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              26105      0.26%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              18865      0.19%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              16807      0.17%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              15867      0.16%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              15775      0.16%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              16269      0.16%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              16571      0.16%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              17126      0.17%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              14562      0.14%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              10944      0.11%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           312316      3.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            21383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10045371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  10057078                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  231682                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              10288760                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4864094                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  23381                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4887475                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      14921172                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      255063                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  15176235                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6388161                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       8                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6388169                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6388161                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           8                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6388169                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   9868                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1096606                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                34689176                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1275                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9023720                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3118131                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50214207                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1639003                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1403                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  12280                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 733734                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          262101                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            38432026                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    72746828                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 49788346                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  20036202                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38281234                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   150755                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       8                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6654019                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         91551392                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100317708                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 664531                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    664531                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                664531                       # number of overall hits (Count)
system.l2.overallHits::total                   664531                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       130645                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  253                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               567841                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  698744                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       130645                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 253                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              567841                       # number of overall misses (Count)
system.l2.overallMisses::total                 698744                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  11572660497                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       446000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        19530500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     61110885460                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        72703522457                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  11572660497                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       446000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19530500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    61110885460                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       72703522457                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       130645                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                253                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1232372                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1363275                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       130645                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               253                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1232372                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1363275                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.460771                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.512548                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.460771                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.512548                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 88580.967484                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        89200                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 77195.652174                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 107619.713018                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    104048.868337                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 88580.967484                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        89200                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77195.652174                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 107619.713018                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   104048.868337                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               566900                       # number of writebacks (Count)
system.l2.writebacks::total                    566900                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       130645                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              253                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           567841                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              698744                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       130645                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             253                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          567841                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             698744                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  10266210497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       396000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     17000500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  55432475460                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    65716082457                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  10266210497                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       396000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17000500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  55432475460                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   65716082457                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.460771                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.512548                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.460771                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.512548                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 78580.967484                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        79200                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 67195.652174                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 97619.713018                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 94048.868337                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 78580.967484                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        79200                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67195.652174                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 97619.713018                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 94048.868337                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         566900                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       109030                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         109030                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            573                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               573                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            9                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               9                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          582                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           582                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.015464                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.015464                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            9                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            9                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       219991                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       219991                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.015464                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.015464                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 24443.444444                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 24443.444444                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           253                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              253                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19530500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19530500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          253                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            253                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77195.652174                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77195.652174                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          253                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          253                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17000500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17000500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67195.652174                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67195.652174                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             106322                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                106322                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            55265                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               55265                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   6385801966                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     6385801966                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         161587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            161587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.342014                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.342014                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 115548.755379                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 115548.755379                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        55265                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           55265                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   5833151966                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   5833151966                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.342014                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.342014                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 105548.755379                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 105548.755379                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         558209                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            558209                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       130645                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       512576                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          643226                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  11572660497                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       446000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  54725083494                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  66298189991                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       130645                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1070785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1201435                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.478692                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.535381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 88580.967484                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        89200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 106764.818279                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 103071.377698                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       130645                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       512576                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       643226                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  10266210497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       396000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  49599323494                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  59865929991                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.478692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.535381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78580.967484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        79200                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 96764.818279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 93071.377698                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       665082                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           665082                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       665082                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       665082                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       567871                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           567871                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       567871                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       567871                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15610.415894                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1912426                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1247322                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.533226                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15610.415894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.952784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.952784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15318                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  689                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2891                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                11648                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   90                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.934937                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   22879673                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  22879673                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    566900.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    130645.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       253.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    566625.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000760667652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        32991                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        32991                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1329337                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             536614                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      698744                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     566900                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    698744                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   566900                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1216                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                698744                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               566900                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  189497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  111785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   87060                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   78788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   56668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   37970                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   29332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   23039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   15567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   12191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  11081                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  10469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   8845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   8117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   7095                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   5973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                   4051                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   6035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   8008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  11810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  15256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  18805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  23148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  27864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  33107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  37950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  42853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  45050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  45154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  43023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  39003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  38129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  37450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  36790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  36548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   6128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   3646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1283                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        32991                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.143403                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     24.729032                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          29852     90.49%     90.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63          2577      7.81%     98.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95           411      1.25%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           77      0.23%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           33      0.10%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1055            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1056-1087            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1183            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1216-1247            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1472-1503            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         32991                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        32991                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.183414                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.000174                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.438919                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         24591     74.54%     74.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19          4770     14.46%     89.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21          1863      5.65%     94.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           736      2.23%     96.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25           441      1.34%     98.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27           253      0.77%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29           120      0.36%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            60      0.18%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33            33      0.10%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35            14      0.04%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             8      0.02%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            10      0.03%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            18      0.05%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            10      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             6      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             8      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             5      0.02%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             4      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53             3      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             2      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57             2      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59             2      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             5      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65             5      0.02%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69             5      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-93             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95             1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-133            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::206-207            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         32991                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   77824                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                44719616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             36281600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1865186522.23498058                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1513249830.34560657                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   23979747500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      18946.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      8361280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        16192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     36264000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     36281472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 348736151.147471785545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 13346.708681827540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 675343.459300473565                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1512515761.368106126785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1513244491.662133932114                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       130645                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          253                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       567841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       566900                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   5841071608                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       231560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8674830                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  35090111976                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1388485769880                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     44709.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     46312.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34287.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     61795.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2449260.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      8361280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        16192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     36341824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       44719616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        16192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        16192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     16219840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     16219840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       130645                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       567841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          698744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       253435                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         253435                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    348736151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        13347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         675343                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1515761681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1865186522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       675343                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        675343                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    676504623                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        676504623                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    676504623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    348736151                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        13347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        675343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1515761681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2541691145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               697528                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              566898                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        19928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        21115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        23849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        21829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        19840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        21366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        19589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        49473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        46558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        18568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        18181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        17853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        18558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        20039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        18642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        18703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        19290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        18772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        19324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        18294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        20657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        20862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        25301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        20852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        20247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        19871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        19849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        19768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        19673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        20489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        19727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        17523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        18828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        18823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        19832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        18336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        17581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        18658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        18544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        17847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        17191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        16836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        17997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        16571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        16662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        18070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        17498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        18176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        17030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        17776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        17540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        17468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        17488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        17602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        17450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        17444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        17542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        17251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        17297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        16680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             28738930198                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2324163296                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        40940089974                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                41201.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           58693.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              421371                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             154098                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           27.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       688939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   117.458387                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    89.759842                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   143.506167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       471072     68.38%     68.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       150672     21.87%     90.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        43264      6.28%     96.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5057      0.73%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4139      0.60%     97.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1887      0.27%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1525      0.22%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1183      0.17%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10140      1.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       688939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              44641792                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           36281472                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1861.940603                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1513.244492                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.88                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               45.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1096712259.551998                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1458040010.615998                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1580939962.963195                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1082161202.303999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4265577714.148912                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 17644166805.081547                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2094399121.113621                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  29221997075.779221                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1218.804631                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3117184870                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1077650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19781113630                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1051973762.111998                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1398535873.795201                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1353083781.907195                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1048522663.104002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4265577714.148912                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 17073249539.371166                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2533070014.540860                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  28724013348.979202                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1198.034495                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3787120390                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1077650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19111178110                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              643479                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        253435                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        313465                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            109030                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              55265                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             55265                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          643479                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              9                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2073427                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2073427                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2073427                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     81001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     81001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 81001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             698753                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   698753    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               698753                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy          3785165000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3619194762                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1374683                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       697546                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1201687                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       821306                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       978547                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           130647                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            161587                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           161587                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            253                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1201435                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           582                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          582                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          506                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3698860                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           13                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       391934                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                4091313                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        16192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    157780736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      8361280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               166158528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          566900                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  36281600                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1931620                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011191                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.105192                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1910004     98.88%     98.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   21616      1.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1931620                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1982089138                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            253000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1233353614                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         130899989                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2729367                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1364646                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        21617                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  23975948500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
