set ::env(PROJECT_NAME) design10
set ::env(DESIGN_TOP) design10_15_34_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design10
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design10/design10_15_34.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
