git clone --depth 1 --no-tags https://github.com/RunzeZhu28/Melody-Odyssey.git f:/verilog_sva_gh_scraper/data/full_repos/718394590
git clone --depth 1 --no-tags https://github.com/RamaManoj/CS6230-EE20B148-EE20B128.git f:/verilog_sva_gh_scraper/data/full_repos/723774651
git clone --depth 1 --no-tags https://github.com/NehalNN10/DLD-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/722079996
git clone --depth 1 --no-tags https://github.com/renatopierri/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/722523685
git clone --depth 1 --no-tags https://github.com/subhamball/Design-of-FSM-to-detect-the-sequence-1011-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/721976378
git clone --depth 1 --no-tags https://github.com/Karthikdhondi/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/716981182
git clone --depth 1 --no-tags https://github.com/isa-gr9/digital_arith.git f:/verilog_sva_gh_scraper/data/full_repos/718170183
git clone --depth 1 --no-tags https://github.com/ngocrc3108/Image_Processing.git f:/verilog_sva_gh_scraper/data/full_repos/720672068
git clone --depth 1 --no-tags https://github.com/Samara-Ferreira/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git f:/verilog_sva_gh_scraper/data/full_repos/723507005
git clone --depth 1 --no-tags https://github.com/ShubhamRaut9922/100daysrtl.git f:/verilog_sva_gh_scraper/data/full_repos/716487799
git clone --depth 1 --no-tags https://github.com/VinayakPrakashh/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/723376330
git clone --depth 1 --no-tags https://github.com/Ahmed-AbdElmotagly/VLSI_Projects_and_study.git f:/verilog_sva_gh_scraper/data/full_repos/720833844
git clone --depth 1 --no-tags https://github.com/MahdyZ7/ClockDividerV2.git f:/verilog_sva_gh_scraper/data/full_repos/719445710
git clone --depth 1 --no-tags https://github.com/TristanV1/Compressed_DCS_ACF.git f:/verilog_sva_gh_scraper/data/full_repos/715798934
git clone --depth 1 --no-tags https://github.com/colognechip/gatemate_ila.git f:/verilog_sva_gh_scraper/data/full_repos/730773884
git clone --depth 1 --no-tags https://github.com/ASU-VDA-Lab/ASP-DAC24-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/727913494
git clone --depth 1 --no-tags https://github.com/nukeykt/LPC-Sound-Blaster.git f:/verilog_sva_gh_scraper/data/full_repos/726582229
git clone --depth 1 --no-tags https://github.com/tjzyykk/TJ-VGA-MP3-KeyBoard.git f:/verilog_sva_gh_scraper/data/full_repos/730740845
git clone --depth 1 --no-tags https://github.com/Teddy-van-Jerry/sdr-psk-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/728575652
git clone --depth 1 --no-tags https://github.com/hoglet67/ReTuLaReMake.git f:/verilog_sva_gh_scraper/data/full_repos/725133750
git clone --depth 1 --no-tags https://github.com/necaticakaci/matrak.git f:/verilog_sva_gh_scraper/data/full_repos/724246450
git clone --depth 1 --no-tags https://github.com/JacoboJin/RISCV-on-PYNQ-Z2.git f:/verilog_sva_gh_scraper/data/full_repos/727078317
git clone --depth 1 --no-tags https://github.com/lglglglgy/FPGA_smart_car.git f:/verilog_sva_gh_scraper/data/full_repos/731204635
git clone --depth 1 --no-tags https://github.com/f14XuanLv/ComputerOrgLab.git f:/verilog_sva_gh_scraper/data/full_repos/725094194
git clone --depth 1 --no-tags https://github.com/shahalirafi/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/724072351
git clone --depth 1 --no-tags https://github.com/0xtaruhi/ufde-next.git f:/verilog_sva_gh_scraper/data/full_repos/727771673
git clone --depth 1 --no-tags https://github.com/dlandahl/valent.git f:/verilog_sva_gh_scraper/data/full_repos/727390966
git clone --depth 1 --no-tags https://github.com/maazahmed23456/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/731200815
git clone --depth 1 --no-tags https://github.com/HEP-Alliance/hsm.git f:/verilog_sva_gh_scraper/data/full_repos/732311025
git clone --depth 1 --no-tags https://github.com/xiaolong-li1/fare_meter.git f:/verilog_sva_gh_scraper/data/full_repos/725093448
git clone --depth 1 --no-tags https://github.com/AUDIY/FIR_x2.git f:/verilog_sva_gh_scraper/data/full_repos/726713823
git clone --depth 1 --no-tags https://github.com/SummerDay231/SparseTC.git f:/verilog_sva_gh_scraper/data/full_repos/731037239
git clone --depth 1 --no-tags https://github.com/LSC-Unicamp/riscv-isa-ci.git f:/verilog_sva_gh_scraper/data/full_repos/730429159
git clone --depth 1 --no-tags https://github.com/scarletborder/myMipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/724168290
git clone --depth 1 --no-tags https://github.com/bquoc1010/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/730213629
git clone --depth 1 --no-tags https://github.com/NongMindHouse/Le-Adogo-8-Spin.git f:/verilog_sva_gh_scraper/data/full_repos/728935963
git clone --depth 1 --no-tags https://github.com/Nipun-9420/Eyantra_projects.git f:/verilog_sva_gh_scraper/data/full_repos/728596953
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/726947692
git clone --depth 1 --no-tags https://github.com/Wellshh/Mini_Piano-Project.git f:/verilog_sva_gh_scraper/data/full_repos/731485250
git clone --depth 1 --no-tags https://github.com/Qglddd111/Eyeriss_multiply.git f:/verilog_sva_gh_scraper/data/full_repos/730763579
git clone --depth 1 --no-tags https://github.com/ThorKn/AudioChip.git f:/verilog_sva_gh_scraper/data/full_repos/730342548
git clone --depth 1 --no-tags https://github.com/xie-1399/Nvdla_Spinal.git f:/verilog_sva_gh_scraper/data/full_repos/725643743
git clone --depth 1 --no-tags https://github.com/TheRealGlumfish/FPGA-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/732413678
git clone --depth 1 --no-tags https://github.com/cobbpeng/CLAHE.git f:/verilog_sva_gh_scraper/data/full_repos/727297582
git clone --depth 1 --no-tags https://github.com/Abhirecket/Glitch_free_clock_mux.git f:/verilog_sva_gh_scraper/data/full_repos/730554700
git clone --depth 1 --no-tags https://github.com/scarletborder/WHUEDAexperiment.git f:/verilog_sva_gh_scraper/data/full_repos/727700369
git clone --depth 1 --no-tags https://github.com/preespp/EC311-Logic-Design-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/725287092
git clone --depth 1 --no-tags https://github.com/gitover22/miniCache.git f:/verilog_sva_gh_scraper/data/full_repos/723915015
git clone --depth 1 --no-tags https://github.com/Fangtangtang/RISCV-Vector-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/724119402
git clone --depth 1 --no-tags https://github.com/MAmin-y/Computer-Architecture-Course-Projects-S2023.git f:/verilog_sva_gh_scraper/data/full_repos/724561545
git clone --depth 1 --no-tags https://github.com/vicharak-in/APB_BUS_VAAMAN_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/730685277
git clone --depth 1 --no-tags https://github.com/Ahmed-Rayhan/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/724417537
git clone --depth 1 --no-tags https://github.com/yang151-bit/usb2.0-HS-uvc.git f:/verilog_sva_gh_scraper/data/full_repos/725494480
git clone --depth 1 --no-tags https://github.com/junyan-tang/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/730448724
git clone --depth 1 --no-tags https://github.com/aofarmakis/Rapid_Systems_Prototyping.git f:/verilog_sva_gh_scraper/data/full_repos/730221849
git clone --depth 1 --no-tags https://github.com/Srisai5366/100daysrtl.git f:/verilog_sva_gh_scraper/data/full_repos/726165567
git clone --depth 1 --no-tags https://github.com/Amirreza81/Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/727610799
git clone --depth 1 --no-tags https://github.com/abmfy/digital-design-grp-12.git f:/verilog_sva_gh_scraper/data/full_repos/725854174
git clone --depth 1 --no-tags https://github.com/mohos455/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/724730763
git clone --depth 1 --no-tags https://github.com/sohamjaiswal/vga-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/727821173
git clone --depth 1 --no-tags https://github.com/9291Sam/ece287_final.git f:/verilog_sva_gh_scraper/data/full_repos/731798742
git clone --depth 1 --no-tags https://github.com/TeerapatChan/hwsynlab-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/730595215
git clone --depth 1 --no-tags https://github.com/Ahtishamu/PONG-Basys-3-.git f:/verilog_sva_gh_scraper/data/full_repos/732454558
git clone --depth 1 --no-tags https://github.com/nyraa/FPGA-PAC-MAN.git f:/verilog_sva_gh_scraper/data/full_repos/728094965
git clone --depth 1 --no-tags https://github.com/AryanBastani/CAD-Midterm.git f:/verilog_sva_gh_scraper/data/full_repos/731593666
git clone --depth 1 --no-tags https://github.com/rrahul002/EC311_LogicDesign_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/727881610
git clone --depth 1 --no-tags https://github.com/krishnak1808/pipe-MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/725517667
git clone --depth 1 --no-tags https://github.com/CHAKALI-ERANNA/TAP-Controller-FSM-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/724539863
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/simple-dnn4fpga.git f:/verilog_sva_gh_scraper/data/full_repos/725374077
git clone --depth 1 --no-tags https://github.com/Abhirecket/palindrome_3bit.git f:/verilog_sva_gh_scraper/data/full_repos/730179226
git clone --depth 1 --no-tags https://github.com/LeeSH825/FPGA_mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/732006719
git clone --depth 1 --no-tags https://github.com/ahmedoshelmy/VLSI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/729032140
git clone --depth 1 --no-tags https://github.com/Istzqy/CIC-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/725156794
git clone --depth 1 --no-tags https://github.com/YI-HAO-SU/AI-ON-CHIP-FOR-MACHINE-LEARNING-AND-INFERENCE.git f:/verilog_sva_gh_scraper/data/full_repos/725655604
git clone --depth 1 --no-tags https://github.com/J-MR-T/BUGS.git f:/verilog_sva_gh_scraper/data/full_repos/729083196
git clone --depth 1 --no-tags https://github.com/M3rcy1028/2023_CED.git f:/verilog_sva_gh_scraper/data/full_repos/728546587
git clone --depth 1 --no-tags https://github.com/mrdunker/PR_with_image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/724928498
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/counters.git f:/verilog_sva_gh_scraper/data/full_repos/726771439
git clone --depth 1 --no-tags https://github.com/js1x152/Multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/725806114
git clone --depth 1 --no-tags https://github.com/AlexHack1/EC311-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/725234745
git clone --depth 1 --no-tags https://github.com/alikhm4528/LiFi_Phy.git f:/verilog_sva_gh_scraper/data/full_repos/724310785
git clone --depth 1 --no-tags https://github.com/Xinjie-Chen/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/731485237
git clone --depth 1 --no-tags https://github.com/FareedCodess/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/728358004
git clone --depth 1 --no-tags https://github.com/Navin061102/grc5.git f:/verilog_sva_gh_scraper/data/full_repos/724722637
git clone --depth 1 --no-tags https://github.com/frabru99/progettoASI.git f:/verilog_sva_gh_scraper/data/full_repos/728146670
git clone --depth 1 --no-tags https://github.com/semihbag/18-Bits-Processor-Implementation-With-Logisim.git f:/verilog_sva_gh_scraper/data/full_repos/728081377
git clone --depth 1 --no-tags https://github.com/Abhirecket/Glitch_clock_mux.git f:/verilog_sva_gh_scraper/data/full_repos/730525844
git clone --depth 1 --no-tags https://github.com/sherouk304/SPI_master.git f:/verilog_sva_gh_scraper/data/full_repos/724021198
git clone --depth 1 --no-tags https://github.com/XuKunyao/asyn_fifo_IncludeAlmost.git f:/verilog_sva_gh_scraper/data/full_repos/725123833
git clone --depth 1 --no-tags https://github.com/salunkead/Verilog-Basic-Concepts.git f:/verilog_sva_gh_scraper/data/full_repos/723940840
git clone --depth 1 --no-tags https://github.com/Nipun-9420/Blulb.git f:/verilog_sva_gh_scraper/data/full_repos/728589727
git clone --depth 1 --no-tags https://github.com/lcsaszar01/Signal_Sages.git f:/verilog_sva_gh_scraper/data/full_repos/728833053
git clone --depth 1 --no-tags https://github.com/TejasAshokR/trafic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/732319024
git clone --depth 1 --no-tags https://github.com/orszoooo/PBLcpu.git f:/verilog_sva_gh_scraper/data/full_repos/730799650
git clone --depth 1 --no-tags https://github.com/forest27xx/verilog-clock-calendar.git f:/verilog_sva_gh_scraper/data/full_repos/729915962
git clone --depth 1 --no-tags https://github.com/Harshal17S/car-parking-slot-management-using-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/728234711
git clone --depth 1 --no-tags https://github.com/Abhirecket/Atomic-Counters.git f:/verilog_sva_gh_scraper/data/full_repos/724049441
git clone --depth 1 --no-tags https://github.com/Vcroitoru/NN-Digit-Recognition-with-FPGA-Displaying-Output.git f:/verilog_sva_gh_scraper/data/full_repos/725223586
git clone --depth 1 --no-tags https://github.com/Abhirecket/Sequence_generator.git f:/verilog_sva_gh_scraper/data/full_repos/731884090
git clone --depth 1 --no-tags https://github.com/jilinzheng/SIMON-Said.git f:/verilog_sva_gh_scraper/data/full_repos/724372175
