// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module depthwise_conv2d_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [15:0] input_r_q1;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg[13:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [15:0] reg_321;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
reg  signed [15:0] reg_326;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
reg  signed [15:0] reg_331;
wire   [4:0] out_h_fu_342_p2;
reg   [4:0] out_h_reg_2041;
wire    ap_CS_fsm_state2;
wire   [10:0] tmp5_0_0_0_fu_372_p2;
reg   [10:0] tmp5_0_0_0_reg_2046;
wire   [0:0] icmp_ln20_fu_336_p2;
wire   [10:0] tmp5_0_1_0_fu_402_p2;
reg   [10:0] tmp5_0_1_0_reg_2057;
wire   [9:0] tmp5_0_2_0_fu_434_p2;
reg   [9:0] tmp5_0_2_0_reg_2068;
wire   [10:0] tmp7_0_fu_452_p2;
reg   [10:0] tmp7_0_reg_2079;
wire   [10:0] zext_ln28_14_fu_458_p1;
reg   [10:0] zext_ln28_14_reg_2088;
wire    ap_CS_fsm_state3;
wire   [4:0] add_ln28_1_fu_476_p2;
reg   [4:0] add_ln28_1_reg_2099;
wire   [10:0] zext_ln28_61_fu_482_p1;
reg   [10:0] zext_ln28_61_reg_2104;
wire   [4:0] add_ln28_3_fu_500_p2;
reg   [4:0] add_ln28_3_reg_2115;
wire   [10:0] zext_ln28_63_fu_506_p1;
reg   [10:0] zext_ln28_63_reg_2120;
wire   [15:0] add_ln28_13_fu_645_p2;
reg   [15:0] add_ln28_13_reg_2151;
reg   [15:0] trunc_ln28_9_reg_2156;
reg   [12:0] tmp_11_reg_2161;
wire   [15:0] add_ln28_18_fu_798_p2;
reg   [15:0] add_ln28_18_reg_2176;
wire    ap_CS_fsm_state8;
wire   [4:0] add_ln28_22_fu_803_p2;
reg   [4:0] add_ln28_22_reg_2181;
wire   [10:0] zext_ln28_69_fu_809_p1;
reg   [10:0] zext_ln28_69_reg_2187;
reg   [15:0] trunc_ln28_12_reg_2197;
reg   [12:0] tmp_16_reg_2207;
reg   [14:0] tmp_17_reg_2212;
reg   [12:0] tmp_21_reg_2217;
wire   [15:0] add_ln28_32_fu_943_p2;
reg   [15:0] add_ln28_32_reg_2227;
reg   [15:0] trunc_ln28_18_reg_2232;
wire   [4:0] add_ln28_41_fu_958_p2;
reg   [4:0] add_ln28_41_reg_2237;
wire   [10:0] zext_ln28_75_fu_964_p1;
reg   [10:0] zext_ln28_75_reg_2242;
wire   [0:0] icmp_ln21_3_fu_982_p2;
reg   [0:0] icmp_ln21_3_reg_2253;
wire  signed [29:0] sext_ln28_29_fu_991_p1;
reg  signed [29:0] sext_ln28_29_reg_2257;
wire   [15:0] add_ln28_37_fu_1068_p2;
reg   [15:0] add_ln28_37_reg_2262;
reg   [14:0] tmp_22_reg_2272;
wire   [15:0] add_ln28_51_fu_1154_p2;
reg   [15:0] add_ln28_51_reg_2282;
reg  signed [15:0] input_load_216_reg_2287;
wire    ap_CS_fsm_state11;
reg  signed [15:0] input_load_219_reg_2293;
wire  signed [29:0] sext_ln28_50_fu_1194_p1;
reg  signed [29:0] sext_ln28_50_reg_2299;
wire    ap_CS_fsm_state12;
wire   [4:0] add_ln28_60_fu_1299_p2;
reg   [4:0] add_ln28_60_reg_2305;
reg   [15:0] trunc_ln28_30_reg_2316;
reg   [12:0] tmp_26_reg_2326;
reg   [14:0] tmp_27_reg_2331;
wire   [15:0] add_ln28_68_fu_1364_p2;
reg   [15:0] add_ln28_68_reg_2336;
wire   [10:0] add_ln36_3_fu_1370_p2;
reg   [10:0] add_ln36_3_reg_2341;
reg   [15:0] trunc_ln28_36_reg_2346;
reg   [12:0] tmp_31_reg_2351;
wire   [10:0] add_ln36_4_fu_1392_p2;
reg   [10:0] add_ln36_4_reg_2356;
wire   [15:0] add_ln28_70_fu_1435_p2;
reg   [15:0] add_ln28_70_reg_2366;
wire   [10:0] add_ln28_83_fu_1477_p2;
reg   [10:0] add_ln28_83_reg_2376;
wire   [9:0] add_ln28_86_fu_1482_p2;
reg   [9:0] add_ln28_86_reg_2381;
wire   [15:0] add_ln28_87_fu_1487_p2;
reg   [15:0] add_ln28_87_reg_2386;
wire   [15:0] add_ln28_75_fu_1565_p2;
reg   [15:0] add_ln28_75_reg_2391;
wire    ap_CS_fsm_state14;
reg   [14:0] tmp_32_reg_2401;
wire   [15:0] add_ln28_89_fu_1623_p2;
reg   [15:0] add_ln28_89_reg_2411;
wire   [15:0] add_ln28_94_fu_1713_p2;
reg   [15:0] add_ln28_94_reg_2416;
wire    ap_CS_fsm_state15;
reg   [4:0] out_h_0_reg_298;
reg   [4:0] out_w_0_0_reg_309;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln28_15_fu_471_p1;
wire   [63:0] zext_ln28_17_fu_495_p1;
wire   [63:0] zext_ln28_18_fu_519_p1;
wire   [63:0] zext_ln28_19_fu_532_p1;
wire   [63:0] zext_ln28_20_fu_545_p1;
wire   [63:0] zext_ln28_21_fu_618_p1;
wire   [63:0] zext_ln28_22_fu_628_p1;
wire   [63:0] zext_ln28_23_fu_684_p1;
wire   [63:0] zext_ln28_24_fu_694_p1;
wire   [63:0] zext_ln28_27_fu_822_p1;
wire   [63:0] zext_ln28_30_fu_845_p1;
wire   [63:0] zext_ln36_fu_889_p1;
wire   [63:0] zext_ln28_33_fu_928_p1;
wire   [63:0] zext_ln28_36_fu_977_p1;
wire   [63:0] zext_ln28_39_fu_1119_p1;
wire   [63:0] zext_ln28_42_fu_1138_p1;
wire   [63:0] zext_ln36_1_fu_1168_p1;
wire   [63:0] zext_ln36_2_fu_1276_p1;
wire   [63:0] zext_ln28_45_fu_1318_p1;
wire   [63:0] zext_ln28_48_fu_1341_p1;
wire   [63:0] zext_ln28_51_fu_1425_p1;
wire   [63:0] zext_ln28_54_fu_1472_p1;
wire   [63:0] zext_ln28_57_fu_1599_p1;
wire   [63:0] zext_ln28_60_fu_1613_p1;
wire   [63:0] zext_ln36_3_fu_1635_p1;
wire   [63:0] zext_ln36_4_fu_1721_p1;
wire   [15:0] add_ln28_56_fu_1262_p2;
wire   [9:0] p_shl_fu_348_p3;
wire   [5:0] p_shl1_fu_360_p3;
wire   [10:0] p_shl28_cast_fu_356_p1;
wire   [10:0] p_shl29_cast_fu_368_p1;
wire   [9:0] p_shl2_fu_378_p3;
wire   [5:0] p_shl3_fu_390_p3;
wire   [10:0] p_shl26_cast_fu_386_p1;
wire   [10:0] p_shl27_cast_fu_398_p1;
wire   [4:0] tmp_0_2_0_fu_408_p2;
wire   [5:0] p_shl5_fu_422_p3;
wire   [9:0] p_shl4_fu_414_p3;
wire   [9:0] p_shl25_cast_fu_430_p1;
wire   [6:0] p_shl6_fu_440_p3;
wire   [10:0] p_shl23_cast_fu_448_p1;
wire   [10:0] add_ln28_fu_462_p2;
wire  signed [31:0] sext_ln28_9_fu_467_p1;
wire   [10:0] add_ln28_2_fu_486_p2;
wire  signed [31:0] sext_ln28_11_fu_491_p1;
wire   [10:0] add_ln28_4_fu_510_p2;
wire  signed [31:0] sext_ln28_13_fu_515_p1;
wire   [10:0] add_ln28_5_fu_524_p2;
wire  signed [31:0] sext_ln28_15_fu_528_p1;
wire   [10:0] add_ln28_6_fu_537_p2;
wire  signed [31:0] sext_ln28_17_fu_541_p1;
wire  signed [29:0] mul_ln28_fu_1726_p2;
wire  signed [29:0] mul_ln28_1_fu_1733_p2;
wire  signed [27:0] mul_ln28_2_fu_1740_p2;
wire   [13:0] tmp_fu_584_p4;
wire  signed [29:0] mul_ln28_3_fu_1747_p2;
wire   [10:0] add_ln28_7_fu_610_p2;
wire  signed [31:0] sext_ln28_19_fu_614_p1;
wire   [9:0] zext_ln28_13_fu_550_p1;
wire   [9:0] add_ln28_8_fu_623_p2;
wire   [15:0] trunc_ln_fu_558_p4;
wire   [15:0] trunc_ln28_1_fu_571_p4;
wire   [15:0] trunc_ln28_3_fu_601_p4;
wire  signed [15:0] sext_ln28_107_fu_593_p1;
wire   [15:0] add_ln28_11_fu_633_p2;
wire   [15:0] add_ln28_12_fu_639_p2;
wire  signed [29:0] mul_ln28_9_fu_1754_p2;
wire  signed [26:0] mul_ln28_6_fu_1761_p2;
wire   [9:0] zext_ln28_16_fu_660_p1;
wire   [9:0] add_ln28_9_fu_679_p2;
wire   [9:0] zext_ln28_62_fu_663_p1;
wire   [9:0] add_ln28_10_fu_689_p2;
wire  signed [29:0] mul_ln28_4_fu_1768_p2;
wire  signed [27:0] mul_ln28_5_fu_1775_p2;
wire   [13:0] tmp_10_fu_716_p4;
wire  signed [28:0] mul_ln28_7_fu_1782_p2;
wire   [14:0] tmp_12_fu_740_p4;
wire  signed [15:0] sext_ln28_116_fu_757_p0;
wire  signed [28:0] mul_ln28_8_fu_1789_p2;
wire   [14:0] tmp_13_fu_761_p4;
wire  signed [15:0] sext_ln28_109_fu_725_p1;
wire   [15:0] trunc_ln28_4_fu_703_p4;
wire  signed [15:0] sext_ln28_117_fu_770_p1;
wire  signed [15:0] sext_ln28_114_fu_749_p1;
wire  signed [15:0] sext_ln28_111_fu_729_p1;
wire   [15:0] add_ln28_15_fu_780_p2;
wire   [15:0] add_ln28_14_fu_774_p2;
wire   [15:0] add_ln28_16_fu_786_p2;
wire   [15:0] add_ln28_17_fu_792_p2;
wire   [10:0] add_ln28_23_fu_813_p2;
wire  signed [31:0] sext_ln28_28_fu_818_p1;
wire  signed [29:0] mul_ln28_12_fu_1796_p2;
wire   [10:0] add_ln28_26_fu_836_p2;
wire  signed [31:0] sext_ln28_34_fu_841_p1;
wire  signed [26:0] mul_ln28_15_fu_1803_p2;
wire  signed [28:0] mul_ln28_16_fu_1810_p2;
wire  signed [26:0] mul_ln28_24_fu_1817_p2;
wire   [10:0] add_ln36_fu_881_p2;
wire  signed [31:0] sext_ln36_fu_885_p1;
wire  signed [29:0] mul_ln28_10_fu_1824_p2;
wire  signed [27:0] mul_ln28_11_fu_1831_p2;
wire   [13:0] tmp_14_fu_910_p4;
wire   [9:0] zext_ln28_68_fu_903_p1;
wire   [9:0] add_ln28_29_fu_923_p2;
wire   [15:0] trunc_ln28_10_fu_894_p4;
wire  signed [15:0] sext_ln28_119_fu_919_p1;
wire   [15:0] add_ln28_30_fu_933_p2;
wire   [15:0] add_ln28_31_fu_938_p2;
wire  signed [29:0] mul_ln28_18_fu_1838_p2;
wire   [10:0] add_ln28_42_fu_968_p2;
wire  signed [31:0] sext_ln28_43_fu_973_p1;
wire  signed [15:0] sext_ln28_20_fu_987_p0;
wire  signed [15:0] sext_ln28_29_fu_991_p0;
wire  signed [29:0] mul_ln28_13_fu_1845_p2;
wire  signed [27:0] mul_ln28_14_fu_1852_p2;
wire   [13:0] tmp_15_fu_1008_p4;
wire  signed [15:0] sext_ln28_125_fu_1027_p0;
wire  signed [28:0] mul_ln28_17_fu_1859_p2;
wire   [14:0] tmp_18_fu_1031_p4;
wire  signed [15:0] sext_ln28_121_fu_1017_p1;
wire   [15:0] trunc_ln28_13_fu_995_p4;
wire  signed [15:0] sext_ln28_126_fu_1040_p1;
wire  signed [15:0] sext_ln28_123_fu_1024_p1;
wire  signed [15:0] sext_ln28_122_fu_1021_p1;
wire   [15:0] add_ln28_34_fu_1050_p2;
wire   [15:0] add_ln28_33_fu_1044_p2;
wire   [15:0] add_ln28_35_fu_1056_p2;
wire   [15:0] add_ln28_36_fu_1062_p2;
wire  signed [29:0] mul_ln28_19_fu_1866_p2;
wire  signed [27:0] mul_ln28_20_fu_1873_p2;
wire   [13:0] tmp_19_fu_1089_p4;
wire  signed [29:0] mul_ln28_21_fu_1880_p2;
wire   [10:0] add_ln28_45_fu_1111_p2;
wire  signed [31:0] sext_ln28_49_fu_1115_p1;
wire  signed [28:0] mul_ln28_25_fu_1887_p2;
wire   [9:0] zext_ln28_74_fu_1082_p1;
wire   [9:0] add_ln28_48_fu_1133_p2;
wire   [15:0] trunc_ln28_19_fu_1073_p4;
wire   [15:0] trunc_ln28_21_fu_1102_p4;
wire  signed [15:0] sext_ln28_128_fu_1098_p1;
wire   [15:0] add_ln28_49_fu_1143_p2;
wire   [15:0] add_ln28_50_fu_1148_p2;
wire   [10:0] add_ln36_1_fu_1160_p2;
wire  signed [31:0] sext_ln36_1_fu_1164_p1;
wire  signed [15:0] sext_ln28_44_fu_1181_p0;
wire  signed [29:0] mul_ln28_22_fu_1894_p2;
wire  signed [27:0] mul_ln28_23_fu_1901_p2;
wire   [13:0] tmp_20_fu_1200_p4;
wire  signed [28:0] mul_ln28_26_fu_1908_p2;
wire   [14:0] tmp_23_fu_1225_p4;
wire  signed [15:0] sext_ln28_130_fu_1209_p1;
wire   [15:0] trunc_ln28_22_fu_1185_p4;
wire  signed [15:0] sext_ln28_135_fu_1234_p1;
wire  signed [15:0] sext_ln28_132_fu_1216_p1;
wire  signed [15:0] sext_ln28_131_fu_1213_p1;
wire   [15:0] add_ln28_53_fu_1244_p2;
wire   [15:0] add_ln28_52_fu_1238_p2;
wire   [15:0] add_ln28_54_fu_1250_p2;
wire   [15:0] add_ln28_55_fu_1256_p2;
wire   [10:0] add_ln36_2_fu_1268_p2;
wire  signed [31:0] sext_ln36_2_fu_1272_p1;
wire  signed [29:0] mul_ln28_27_fu_1915_p2;
wire  signed [29:0] mul_ln28_28_fu_1921_p2;
wire   [10:0] zext_ln28_81_fu_1305_p1;
wire   [10:0] add_ln28_61_fu_1309_p2;
wire  signed [31:0] sext_ln28_58_fu_1314_p1;
wire  signed [29:0] mul_ln28_30_fu_1928_p2;
wire   [10:0] add_ln28_64_fu_1332_p2;
wire  signed [31:0] sext_ln28_64_fu_1337_p1;
wire  signed [26:0] mul_ln28_33_fu_1935_p2;
wire  signed [28:0] mul_ln28_34_fu_1942_p2;
wire   [15:0] trunc_ln28_28_fu_1290_p4;
wire   [15:0] trunc_ln28_27_fu_1281_p4;
wire  signed [29:0] mul_ln28_36_fu_1949_p2;
wire  signed [26:0] mul_ln28_42_fu_1956_p2;
wire  signed [27:0] mul_ln28_29_fu_1963_p2;
wire   [13:0] tmp_24_fu_1407_p4;
wire   [9:0] zext_ln28_80_fu_1396_p1;
wire   [9:0] add_ln28_67_fu_1420_p2;
wire  signed [15:0] sext_ln28_137_fu_1416_p1;
wire   [15:0] add_ln28_69_fu_1430_p2;
wire  signed [29:0] mul_ln28_37_fu_1970_p2;
wire   [4:0] add_ln28_79_fu_1449_p2;
wire   [10:0] zext_ln28_87_fu_1459_p1;
wire   [10:0] add_ln28_80_fu_1463_p2;
wire  signed [31:0] sext_ln28_73_fu_1468_p1;
wire   [9:0] zext_ln28_86_fu_1455_p1;
wire   [15:0] trunc_ln28_37_fu_1440_p4;
wire  signed [29:0] mul_ln28_31_fu_1977_p2;
wire  signed [27:0] mul_ln28_32_fu_1983_p2;
wire   [13:0] tmp_25_fu_1505_p4;
wire  signed [28:0] mul_ln28_35_fu_1990_p2;
wire   [14:0] tmp_28_fu_1528_p4;
wire  signed [15:0] sext_ln28_139_fu_1514_p1;
wire   [15:0] trunc_ln28_31_fu_1492_p4;
wire  signed [15:0] sext_ln28_143_fu_1537_p1;
wire  signed [15:0] sext_ln28_141_fu_1521_p1;
wire  signed [15:0] sext_ln28_140_fu_1518_p1;
wire   [15:0] add_ln28_72_fu_1547_p2;
wire   [15:0] add_ln28_71_fu_1541_p2;
wire   [15:0] add_ln28_73_fu_1553_p2;
wire   [15:0] add_ln28_74_fu_1559_p2;
wire  signed [27:0] mul_ln28_38_fu_1997_p2;
wire   [13:0] tmp_29_fu_1574_p4;
wire  signed [29:0] mul_ln28_39_fu_2004_p2;
wire  signed [31:0] sext_ln28_79_fu_1596_p1;
wire  signed [28:0] mul_ln28_43_fu_2010_p2;
wire   [15:0] trunc_ln28_39_fu_1587_p4;
wire  signed [15:0] sext_ln28_145_fu_1583_p1;
wire   [15:0] add_ln28_88_fu_1617_p2;
wire  signed [31:0] sext_ln36_3_fu_1632_p1;
wire  signed [29:0] mul_ln28_40_fu_2017_p2;
wire  signed [27:0] mul_ln28_41_fu_2024_p2;
wire   [13:0] tmp_30_fu_1653_p4;
wire  signed [28:0] mul_ln28_44_fu_2031_p2;
wire   [14:0] tmp_33_fu_1676_p4;
wire  signed [15:0] sext_ln28_147_fu_1662_p1;
wire   [15:0] trunc_ln28_40_fu_1640_p4;
wire  signed [15:0] sext_ln28_151_fu_1685_p1;
wire  signed [15:0] sext_ln28_149_fu_1669_p1;
wire  signed [15:0] sext_ln28_148_fu_1666_p1;
wire   [15:0] add_ln28_91_fu_1695_p2;
wire   [15:0] add_ln28_90_fu_1689_p2;
wire   [15:0] add_ln28_92_fu_1701_p2;
wire   [15:0] add_ln28_93_fu_1707_p2;
wire  signed [31:0] sext_ln36_4_fu_1718_p1;
wire  signed [14:0] mul_ln28_fu_1726_p1;
wire  signed [15:0] mul_ln28_1_fu_1733_p0;
wire  signed [29:0] sext_ln28_12_fu_567_p1;
wire  signed [14:0] mul_ln28_1_fu_1733_p1;
wire   [11:0] mul_ln28_2_fu_1740_p1;
wire  signed [13:0] mul_ln28_3_fu_1747_p1;
wire  signed [15:0] mul_ln28_9_fu_1754_p0;
wire  signed [14:0] mul_ln28_9_fu_1754_p1;
wire  signed [10:0] mul_ln28_6_fu_1761_p1;
wire  signed [15:0] mul_ln28_4_fu_1768_p0;
wire  signed [29:0] sext_ln28_18_fu_699_p1;
wire  signed [13:0] mul_ln28_4_fu_1768_p1;
wire  signed [11:0] mul_ln28_5_fu_1775_p1;
wire   [12:0] mul_ln28_7_fu_1782_p1;
wire  signed [15:0] mul_ln28_8_fu_1789_p0;
wire  signed [28:0] sext_ln28_116_fu_757_p1;
wire  signed [12:0] mul_ln28_8_fu_1789_p1;
wire  signed [15:0] mul_ln28_12_fu_1796_p0;
wire  signed [13:0] mul_ln28_12_fu_1796_p1;
wire  signed [10:0] mul_ln28_15_fu_1803_p1;
wire  signed [15:0] mul_ln28_16_fu_1810_p0;
wire   [12:0] mul_ln28_16_fu_1810_p1;
wire  signed [10:0] mul_ln28_24_fu_1817_p1;
wire  signed [15:0] mul_ln28_10_fu_1824_p0;
wire  signed [29:0] sext_ln28_14_fu_877_p1;
wire  signed [14:0] mul_ln28_10_fu_1824_p1;
wire   [11:0] mul_ln28_11_fu_1831_p1;
wire  signed [15:0] mul_ln28_18_fu_1838_p0;
wire  signed [14:0] mul_ln28_18_fu_1838_p1;
wire  signed [15:0] mul_ln28_13_fu_1845_p0;
wire  signed [29:0] sext_ln28_20_fu_987_p1;
wire  signed [13:0] mul_ln28_13_fu_1845_p1;
wire  signed [11:0] mul_ln28_14_fu_1852_p1;
wire  signed [15:0] mul_ln28_17_fu_1859_p0;
wire  signed [28:0] sext_ln28_125_fu_1027_p1;
wire  signed [12:0] mul_ln28_17_fu_1859_p1;
wire  signed [14:0] mul_ln28_19_fu_1866_p1;
wire   [11:0] mul_ln28_20_fu_1873_p1;
wire  signed [15:0] mul_ln28_21_fu_1880_p0;
wire  signed [13:0] mul_ln28_21_fu_1880_p1;
wire  signed [15:0] mul_ln28_25_fu_1887_p0;
wire   [12:0] mul_ln28_25_fu_1887_p1;
wire  signed [15:0] mul_ln28_22_fu_1894_p0;
wire  signed [29:0] sext_ln28_35_fu_1173_p1;
wire  signed [13:0] mul_ln28_22_fu_1894_p1;
wire  signed [11:0] mul_ln28_23_fu_1901_p1;
wire  signed [15:0] mul_ln28_26_fu_1908_p0;
wire  signed [28:0] sext_ln28_134_fu_1222_p1;
wire  signed [12:0] mul_ln28_26_fu_1908_p1;
wire  signed [15:0] mul_ln28_27_fu_1915_p0;
wire  signed [14:0] mul_ln28_27_fu_1915_p1;
wire  signed [15:0] mul_ln28_28_fu_1921_p0;
wire  signed [29:0] sext_ln28_44_fu_1181_p1;
wire  signed [14:0] mul_ln28_28_fu_1921_p1;
wire  signed [15:0] mul_ln28_30_fu_1928_p0;
wire  signed [13:0] mul_ln28_30_fu_1928_p1;
wire  signed [10:0] mul_ln28_33_fu_1935_p1;
wire  signed [15:0] mul_ln28_34_fu_1942_p0;
wire   [12:0] mul_ln28_34_fu_1942_p1;
wire  signed [15:0] mul_ln28_36_fu_1949_p0;
wire  signed [14:0] mul_ln28_36_fu_1949_p1;
wire  signed [10:0] mul_ln28_42_fu_1956_p1;
wire   [11:0] mul_ln28_29_fu_1963_p1;
wire  signed [14:0] mul_ln28_37_fu_1970_p1;
wire  signed [15:0] mul_ln28_31_fu_1977_p0;
wire  signed [13:0] mul_ln28_31_fu_1977_p1;
wire  signed [11:0] mul_ln28_32_fu_1983_p1;
wire  signed [15:0] mul_ln28_35_fu_1990_p0;
wire  signed [28:0] sext_ln28_142_fu_1524_p1;
wire  signed [12:0] mul_ln28_35_fu_1990_p1;
wire   [11:0] mul_ln28_38_fu_1997_p1;
wire  signed [15:0] mul_ln28_39_fu_2004_p0;
wire  signed [13:0] mul_ln28_39_fu_2004_p1;
wire  signed [15:0] mul_ln28_43_fu_2010_p0;
wire   [12:0] mul_ln28_43_fu_2010_p1;
wire  signed [13:0] mul_ln28_40_fu_2017_p1;
wire  signed [11:0] mul_ln28_41_fu_2024_p1;
wire  signed [12:0] mul_ln28_44_fu_2031_p1;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
end

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U6(
    .din0(reg_321),
    .din1(mul_ln28_fu_1726_p1),
    .dout(mul_ln28_fu_1726_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U7(
    .din0(mul_ln28_1_fu_1733_p0),
    .din1(mul_ln28_1_fu_1733_p1),
    .dout(mul_ln28_1_fu_1733_p2)
);

network_mul_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12ns_28_1_1_U8(
    .din0(reg_331),
    .din1(mul_ln28_2_fu_1740_p1),
    .dout(mul_ln28_2_fu_1740_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U9(
    .din0(input_r_q1),
    .din1(mul_ln28_3_fu_1747_p1),
    .dout(mul_ln28_3_fu_1747_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U10(
    .din0(mul_ln28_9_fu_1754_p0),
    .din1(mul_ln28_9_fu_1754_p1),
    .dout(mul_ln28_9_fu_1754_p2)
);

network_mul_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
network_mul_mul_16s_11s_27_1_1_U11(
    .din0(input_r_q0),
    .din1(mul_ln28_6_fu_1761_p1),
    .dout(mul_ln28_6_fu_1761_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U12(
    .din0(mul_ln28_4_fu_1768_p0),
    .din1(mul_ln28_4_fu_1768_p1),
    .dout(mul_ln28_4_fu_1768_p2)
);

network_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12s_28_1_1_U13(
    .din0(reg_326),
    .din1(mul_ln28_5_fu_1775_p1),
    .dout(mul_ln28_5_fu_1775_p2)
);

network_mul_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13ns_29_1_1_U14(
    .din0(input_r_q1),
    .din1(mul_ln28_7_fu_1782_p1),
    .dout(mul_ln28_7_fu_1782_p2)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U15(
    .din0(mul_ln28_8_fu_1789_p0),
    .din1(mul_ln28_8_fu_1789_p1),
    .dout(mul_ln28_8_fu_1789_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U16(
    .din0(mul_ln28_12_fu_1796_p0),
    .din1(mul_ln28_12_fu_1796_p1),
    .dout(mul_ln28_12_fu_1796_p2)
);

network_mul_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
network_mul_mul_16s_11s_27_1_1_U17(
    .din0(input_r_q1),
    .din1(mul_ln28_15_fu_1803_p1),
    .dout(mul_ln28_15_fu_1803_p2)
);

network_mul_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13ns_29_1_1_U18(
    .din0(mul_ln28_16_fu_1810_p0),
    .din1(mul_ln28_16_fu_1810_p1),
    .dout(mul_ln28_16_fu_1810_p2)
);

network_mul_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
network_mul_mul_16s_11s_27_1_1_U19(
    .din0(input_r_q0),
    .din1(mul_ln28_24_fu_1817_p1),
    .dout(mul_ln28_24_fu_1817_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U20(
    .din0(mul_ln28_10_fu_1824_p0),
    .din1(mul_ln28_10_fu_1824_p1),
    .dout(mul_ln28_10_fu_1824_p2)
);

network_mul_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12ns_28_1_1_U21(
    .din0(input_r_q1),
    .din1(mul_ln28_11_fu_1831_p1),
    .dout(mul_ln28_11_fu_1831_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U22(
    .din0(mul_ln28_18_fu_1838_p0),
    .din1(mul_ln28_18_fu_1838_p1),
    .dout(mul_ln28_18_fu_1838_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U23(
    .din0(mul_ln28_13_fu_1845_p0),
    .din1(mul_ln28_13_fu_1845_p1),
    .dout(mul_ln28_13_fu_1845_p2)
);

network_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12s_28_1_1_U24(
    .din0(reg_331),
    .din1(mul_ln28_14_fu_1852_p1),
    .dout(mul_ln28_14_fu_1852_p2)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U25(
    .din0(mul_ln28_17_fu_1859_p0),
    .din1(mul_ln28_17_fu_1859_p1),
    .dout(mul_ln28_17_fu_1859_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U26(
    .din0(reg_321),
    .din1(mul_ln28_19_fu_1866_p1),
    .dout(mul_ln28_19_fu_1866_p2)
);

network_mul_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12ns_28_1_1_U27(
    .din0(input_r_q0),
    .din1(mul_ln28_20_fu_1873_p1),
    .dout(mul_ln28_20_fu_1873_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U28(
    .din0(mul_ln28_21_fu_1880_p0),
    .din1(mul_ln28_21_fu_1880_p1),
    .dout(mul_ln28_21_fu_1880_p2)
);

network_mul_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13ns_29_1_1_U29(
    .din0(mul_ln28_25_fu_1887_p0),
    .din1(mul_ln28_25_fu_1887_p1),
    .dout(mul_ln28_25_fu_1887_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U30(
    .din0(mul_ln28_22_fu_1894_p0),
    .din1(mul_ln28_22_fu_1894_p1),
    .dout(mul_ln28_22_fu_1894_p2)
);

network_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12s_28_1_1_U31(
    .din0(input_load_216_reg_2287),
    .din1(mul_ln28_23_fu_1901_p1),
    .dout(mul_ln28_23_fu_1901_p2)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U32(
    .din0(mul_ln28_26_fu_1908_p0),
    .din1(mul_ln28_26_fu_1908_p1),
    .dout(mul_ln28_26_fu_1908_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U33(
    .din0(mul_ln28_27_fu_1915_p0),
    .din1(mul_ln28_27_fu_1915_p1),
    .dout(mul_ln28_27_fu_1915_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U34(
    .din0(mul_ln28_28_fu_1921_p0),
    .din1(mul_ln28_28_fu_1921_p1),
    .dout(mul_ln28_28_fu_1921_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U35(
    .din0(mul_ln28_30_fu_1928_p0),
    .din1(mul_ln28_30_fu_1928_p1),
    .dout(mul_ln28_30_fu_1928_p2)
);

network_mul_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
network_mul_mul_16s_11s_27_1_1_U36(
    .din0(reg_321),
    .din1(mul_ln28_33_fu_1935_p1),
    .dout(mul_ln28_33_fu_1935_p2)
);

network_mul_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13ns_29_1_1_U37(
    .din0(mul_ln28_34_fu_1942_p0),
    .din1(mul_ln28_34_fu_1942_p1),
    .dout(mul_ln28_34_fu_1942_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U38(
    .din0(mul_ln28_36_fu_1949_p0),
    .din1(mul_ln28_36_fu_1949_p1),
    .dout(mul_ln28_36_fu_1949_p2)
);

network_mul_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
network_mul_mul_16s_11s_27_1_1_U39(
    .din0(input_load_219_reg_2293),
    .din1(mul_ln28_42_fu_1956_p1),
    .dout(mul_ln28_42_fu_1956_p2)
);

network_mul_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12ns_28_1_1_U40(
    .din0(input_r_q1),
    .din1(mul_ln28_29_fu_1963_p1),
    .dout(mul_ln28_29_fu_1963_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U41(
    .din0(input_r_q1),
    .din1(mul_ln28_37_fu_1970_p1),
    .dout(mul_ln28_37_fu_1970_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U42(
    .din0(mul_ln28_31_fu_1977_p0),
    .din1(mul_ln28_31_fu_1977_p1),
    .dout(mul_ln28_31_fu_1977_p2)
);

network_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12s_28_1_1_U43(
    .din0(reg_321),
    .din1(mul_ln28_32_fu_1983_p1),
    .dout(mul_ln28_32_fu_1983_p2)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U44(
    .din0(mul_ln28_35_fu_1990_p0),
    .din1(mul_ln28_35_fu_1990_p1),
    .dout(mul_ln28_35_fu_1990_p2)
);

network_mul_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12ns_28_1_1_U45(
    .din0(input_r_q0),
    .din1(mul_ln28_38_fu_1997_p1),
    .dout(mul_ln28_38_fu_1997_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U46(
    .din0(mul_ln28_39_fu_2004_p0),
    .din1(mul_ln28_39_fu_2004_p1),
    .dout(mul_ln28_39_fu_2004_p2)
);

network_mul_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13ns_29_1_1_U47(
    .din0(mul_ln28_43_fu_2010_p0),
    .din1(mul_ln28_43_fu_2010_p1),
    .dout(mul_ln28_43_fu_2010_p2)
);

network_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_14s_30_1_1_U48(
    .din0(reg_321),
    .din1(mul_ln28_40_fu_2017_p1),
    .dout(mul_ln28_40_fu_2017_p2)
);

network_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
network_mul_mul_16s_12s_28_1_1_U49(
    .din0(input_r_q1),
    .din1(mul_ln28_41_fu_2024_p1),
    .dout(mul_ln28_41_fu_2024_p2)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U50(
    .din0(input_r_q0),
    .din1(mul_ln28_44_fu_2031_p1),
    .dout(mul_ln28_44_fu_2031_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln21_3_reg_2253 == 1'd1))) begin
        out_h_0_reg_298 <= out_h_reg_2041;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_h_0_reg_298 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_336_p2 == 1'd0))) begin
        out_w_0_0_reg_309 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        out_w_0_0_reg_309 <= add_ln28_60_reg_2305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_321 <= input_r_q1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_321 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        reg_326 <= input_r_q1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_326 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_331 <= input_r_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_331 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln28_13_reg_2151 <= add_ln28_13_fu_645_p2;
        trunc_ln28_9_reg_2156 <= {{mul_ln28_9_fu_1754_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln28_18_reg_2176 <= add_ln28_18_fu_798_p2;
        add_ln28_22_reg_2181 <= add_ln28_22_fu_803_p2;
        tmp_16_reg_2207 <= {{mul_ln28_15_fu_1803_p2[26:14]}};
        tmp_17_reg_2212 <= {{mul_ln28_16_fu_1810_p2[28:14]}};
        tmp_21_reg_2217 <= {{mul_ln28_24_fu_1817_p2[26:14]}};
        trunc_ln28_12_reg_2197 <= {{mul_ln28_12_fu_1796_p2[29:14]}};
        zext_ln28_69_reg_2187[4 : 0] <= zext_ln28_69_fu_809_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln28_1_reg_2099 <= add_ln28_1_fu_476_p2;
        add_ln28_3_reg_2115 <= add_ln28_3_fu_500_p2;
        zext_ln28_61_reg_2104[4 : 0] <= zext_ln28_61_fu_482_p1[4 : 0];
        zext_ln28_63_reg_2120[4 : 0] <= zext_ln28_63_fu_506_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln28_32_reg_2227 <= add_ln28_32_fu_943_p2;
        add_ln28_41_reg_2237 <= add_ln28_41_fu_958_p2;
        icmp_ln21_3_reg_2253 <= icmp_ln21_3_fu_982_p2;
        trunc_ln28_18_reg_2232 <= {{mul_ln28_18_fu_1838_p2[29:14]}};
        zext_ln28_75_reg_2242[4 : 0] <= zext_ln28_75_fu_964_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln28_37_reg_2262 <= add_ln28_37_fu_1068_p2;
        add_ln28_51_reg_2282 <= add_ln28_51_fu_1154_p2;
        sext_ln28_29_reg_2257 <= sext_ln28_29_fu_991_p1;
        tmp_22_reg_2272 <= {{mul_ln28_25_fu_1887_p2[28:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln21_3_reg_2253 == 1'd0))) begin
        add_ln28_60_reg_2305 <= add_ln28_60_fu_1299_p2;
        add_ln28_68_reg_2336 <= add_ln28_68_fu_1364_p2;
        add_ln36_3_reg_2341 <= add_ln36_3_fu_1370_p2;
        add_ln36_4_reg_2356 <= add_ln36_4_fu_1392_p2;
        tmp_26_reg_2326 <= {{mul_ln28_33_fu_1935_p2[26:14]}};
        tmp_27_reg_2331 <= {{mul_ln28_34_fu_1942_p2[28:14]}};
        tmp_31_reg_2351 <= {{mul_ln28_42_fu_1956_p2[26:14]}};
        trunc_ln28_30_reg_2316 <= {{mul_ln28_30_fu_1928_p2[29:14]}};
        trunc_ln28_36_reg_2346 <= {{mul_ln28_36_fu_1949_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln28_70_reg_2366 <= add_ln28_70_fu_1435_p2;
        add_ln28_83_reg_2376 <= add_ln28_83_fu_1477_p2;
        add_ln28_86_reg_2381 <= add_ln28_86_fu_1482_p2;
        add_ln28_87_reg_2386 <= add_ln28_87_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln28_75_reg_2391 <= add_ln28_75_fu_1565_p2;
        add_ln28_89_reg_2411 <= add_ln28_89_fu_1623_p2;
        tmp_32_reg_2401 <= {{mul_ln28_43_fu_2010_p2[28:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln28_94_reg_2416 <= add_ln28_94_fu_1713_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        input_load_216_reg_2287 <= input_r_q1;
        input_load_219_reg_2293 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_h_reg_2041 <= out_h_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sext_ln28_50_reg_2299 <= sext_ln28_50_fu_1194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_336_p2 == 1'd0))) begin
        tmp5_0_0_0_reg_2046[10 : 1] <= tmp5_0_0_0_fu_372_p2[10 : 1];
        tmp5_0_1_0_reg_2057[10 : 1] <= tmp5_0_1_0_fu_402_p2[10 : 1];
        tmp5_0_2_0_reg_2068[9 : 1] <= tmp5_0_2_0_fu_434_p2[9 : 1];
        tmp7_0_reg_2079[10 : 2] <= tmp7_0_fu_452_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_11_reg_2161 <= {{mul_ln28_6_fu_1761_p2[26:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln28_14_reg_2088[4 : 0] <= zext_ln28_14_fu_458_p1[4 : 0];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_336_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address0 = zext_ln28_60_fu_1613_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address0 = zext_ln28_54_fu_1472_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address0 = zext_ln28_48_fu_1341_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_r_address0 = zext_ln28_42_fu_1138_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address0 = zext_ln28_36_fu_977_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address0 = zext_ln28_30_fu_845_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address0 = zext_ln28_24_fu_694_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address0 = zext_ln28_22_fu_628_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address0 = zext_ln28_20_fu_545_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_address0 = zext_ln28_17_fu_495_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_address0 = zext_ln28_15_fu_471_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address1 = zext_ln28_57_fu_1599_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address1 = zext_ln28_51_fu_1425_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address1 = zext_ln28_45_fu_1318_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_r_address1 = zext_ln28_39_fu_1119_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address1 = zext_ln28_33_fu_928_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address1 = zext_ln28_27_fu_822_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address1 = zext_ln28_23_fu_684_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address1 = zext_ln28_21_fu_618_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address1 = zext_ln28_19_fu_532_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_address1 = zext_ln28_18_fu_519_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state3))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        output_r_address0 = zext_ln36_4_fu_1721_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_r_address0 = zext_ln36_3_fu_1635_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        output_r_address0 = zext_ln36_2_fu_1276_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_r_address0 = zext_ln36_1_fu_1168_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_r_address0 = zext_ln36_fu_889_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        output_r_d0 = add_ln28_94_reg_2416;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_r_d0 = add_ln28_75_reg_2391;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        output_r_d0 = add_ln28_56_fu_1262_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_r_d0 = add_ln28_37_reg_2262;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_r_d0 = add_ln28_18_reg_2176;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln21_3_reg_2253 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_10_fu_689_p2 = (tmp5_0_2_0_reg_2068 + zext_ln28_62_fu_663_p1);

assign add_ln28_11_fu_633_p2 = (trunc_ln_fu_558_p4 + trunc_ln28_1_fu_571_p4);

assign add_ln28_12_fu_639_p2 = ($signed(trunc_ln28_3_fu_601_p4) + $signed(sext_ln28_107_fu_593_p1));

assign add_ln28_13_fu_645_p2 = (add_ln28_11_fu_633_p2 + add_ln28_12_fu_639_p2);

assign add_ln28_14_fu_774_p2 = ($signed(sext_ln28_109_fu_725_p1) + $signed(trunc_ln28_4_fu_703_p4));

assign add_ln28_15_fu_780_p2 = ($signed(sext_ln28_117_fu_770_p1) + $signed(sext_ln28_114_fu_749_p1));

assign add_ln28_16_fu_786_p2 = ($signed(sext_ln28_111_fu_729_p1) + $signed(add_ln28_15_fu_780_p2));

assign add_ln28_17_fu_792_p2 = (add_ln28_14_fu_774_p2 + add_ln28_16_fu_786_p2);

assign add_ln28_18_fu_798_p2 = (add_ln28_13_reg_2151 + add_ln28_17_fu_792_p2);

assign add_ln28_1_fu_476_p2 = (out_w_0_0_reg_309 + 5'd1);

assign add_ln28_22_fu_803_p2 = (out_w_0_0_reg_309 + 5'd3);

assign add_ln28_23_fu_813_p2 = (tmp5_0_0_0_reg_2046 + zext_ln28_69_fu_809_p1);

assign add_ln28_26_fu_836_p2 = (tmp5_0_1_0_reg_2057 + zext_ln28_69_fu_809_p1);

assign add_ln28_29_fu_923_p2 = (tmp5_0_2_0_reg_2068 + zext_ln28_68_fu_903_p1);

assign add_ln28_2_fu_486_p2 = (tmp5_0_0_0_reg_2046 + zext_ln28_61_fu_482_p1);

assign add_ln28_30_fu_933_p2 = (trunc_ln28_9_reg_2156 + trunc_ln28_10_fu_894_p4);

assign add_ln28_31_fu_938_p2 = ($signed(trunc_ln28_12_reg_2197) + $signed(sext_ln28_119_fu_919_p1));

assign add_ln28_32_fu_943_p2 = (add_ln28_30_fu_933_p2 + add_ln28_31_fu_938_p2);

assign add_ln28_33_fu_1044_p2 = ($signed(sext_ln28_121_fu_1017_p1) + $signed(trunc_ln28_13_fu_995_p4));

assign add_ln28_34_fu_1050_p2 = ($signed(sext_ln28_126_fu_1040_p1) + $signed(sext_ln28_123_fu_1024_p1));

assign add_ln28_35_fu_1056_p2 = ($signed(sext_ln28_122_fu_1021_p1) + $signed(add_ln28_34_fu_1050_p2));

assign add_ln28_36_fu_1062_p2 = (add_ln28_33_fu_1044_p2 + add_ln28_35_fu_1056_p2);

assign add_ln28_37_fu_1068_p2 = (add_ln28_32_reg_2227 + add_ln28_36_fu_1062_p2);

assign add_ln28_3_fu_500_p2 = (out_w_0_0_reg_309 + 5'd2);

assign add_ln28_41_fu_958_p2 = (out_w_0_0_reg_309 + 5'd4);

assign add_ln28_42_fu_968_p2 = (tmp5_0_0_0_reg_2046 + zext_ln28_75_fu_964_p1);

assign add_ln28_45_fu_1111_p2 = (tmp5_0_1_0_reg_2057 + zext_ln28_75_reg_2242);

assign add_ln28_48_fu_1133_p2 = (tmp5_0_2_0_reg_2068 + zext_ln28_74_fu_1082_p1);

assign add_ln28_49_fu_1143_p2 = (trunc_ln28_18_reg_2232 + trunc_ln28_19_fu_1073_p4);

assign add_ln28_4_fu_510_p2 = (tmp5_0_0_0_reg_2046 + zext_ln28_63_fu_506_p1);

assign add_ln28_50_fu_1148_p2 = ($signed(trunc_ln28_21_fu_1102_p4) + $signed(sext_ln28_128_fu_1098_p1));

assign add_ln28_51_fu_1154_p2 = (add_ln28_49_fu_1143_p2 + add_ln28_50_fu_1148_p2);

assign add_ln28_52_fu_1238_p2 = ($signed(sext_ln28_130_fu_1209_p1) + $signed(trunc_ln28_22_fu_1185_p4));

assign add_ln28_53_fu_1244_p2 = ($signed(sext_ln28_135_fu_1234_p1) + $signed(sext_ln28_132_fu_1216_p1));

assign add_ln28_54_fu_1250_p2 = ($signed(sext_ln28_131_fu_1213_p1) + $signed(add_ln28_53_fu_1244_p2));

assign add_ln28_55_fu_1256_p2 = (add_ln28_52_fu_1238_p2 + add_ln28_54_fu_1250_p2);

assign add_ln28_56_fu_1262_p2 = (add_ln28_51_reg_2282 + add_ln28_55_fu_1256_p2);

assign add_ln28_5_fu_524_p2 = (zext_ln28_14_reg_2088 + tmp5_0_1_0_reg_2057);

assign add_ln28_60_fu_1299_p2 = (out_w_0_0_reg_309 + 5'd5);

assign add_ln28_61_fu_1309_p2 = (zext_ln28_81_fu_1305_p1 + tmp5_0_0_0_reg_2046);

assign add_ln28_64_fu_1332_p2 = (zext_ln28_81_fu_1305_p1 + tmp5_0_1_0_reg_2057);

assign add_ln28_67_fu_1420_p2 = (zext_ln28_80_fu_1396_p1 + tmp5_0_2_0_reg_2068);

assign add_ln28_68_fu_1364_p2 = (trunc_ln28_28_fu_1290_p4 + trunc_ln28_27_fu_1281_p4);

assign add_ln28_69_fu_1430_p2 = ($signed(trunc_ln28_30_reg_2316) + $signed(sext_ln28_137_fu_1416_p1));

assign add_ln28_6_fu_537_p2 = (tmp5_0_1_0_reg_2057 + zext_ln28_61_reg_2104);

assign add_ln28_70_fu_1435_p2 = (add_ln28_68_reg_2336 + add_ln28_69_fu_1430_p2);

assign add_ln28_71_fu_1541_p2 = ($signed(sext_ln28_139_fu_1514_p1) + $signed(trunc_ln28_31_fu_1492_p4));

assign add_ln28_72_fu_1547_p2 = ($signed(sext_ln28_143_fu_1537_p1) + $signed(sext_ln28_141_fu_1521_p1));

assign add_ln28_73_fu_1553_p2 = ($signed(sext_ln28_140_fu_1518_p1) + $signed(add_ln28_72_fu_1547_p2));

assign add_ln28_74_fu_1559_p2 = (add_ln28_71_fu_1541_p2 + add_ln28_73_fu_1553_p2);

assign add_ln28_75_fu_1565_p2 = (add_ln28_70_reg_2366 + add_ln28_74_fu_1559_p2);

assign add_ln28_79_fu_1449_p2 = (out_w_0_0_reg_309 + 5'd6);

assign add_ln28_7_fu_610_p2 = (tmp5_0_1_0_reg_2057 + zext_ln28_63_reg_2120);

assign add_ln28_80_fu_1463_p2 = (tmp5_0_0_0_reg_2046 + zext_ln28_87_fu_1459_p1);

assign add_ln28_83_fu_1477_p2 = (tmp5_0_1_0_reg_2057 + zext_ln28_87_fu_1459_p1);

assign add_ln28_86_fu_1482_p2 = (tmp5_0_2_0_reg_2068 + zext_ln28_86_fu_1455_p1);

assign add_ln28_87_fu_1487_p2 = (trunc_ln28_36_reg_2346 + trunc_ln28_37_fu_1440_p4);

assign add_ln28_88_fu_1617_p2 = ($signed(trunc_ln28_39_fu_1587_p4) + $signed(sext_ln28_145_fu_1583_p1));

assign add_ln28_89_fu_1623_p2 = (add_ln28_87_reg_2386 + add_ln28_88_fu_1617_p2);

assign add_ln28_8_fu_623_p2 = (zext_ln28_13_fu_550_p1 + tmp5_0_2_0_reg_2068);

assign add_ln28_90_fu_1689_p2 = ($signed(sext_ln28_147_fu_1662_p1) + $signed(trunc_ln28_40_fu_1640_p4));

assign add_ln28_91_fu_1695_p2 = ($signed(sext_ln28_151_fu_1685_p1) + $signed(sext_ln28_149_fu_1669_p1));

assign add_ln28_92_fu_1701_p2 = ($signed(sext_ln28_148_fu_1666_p1) + $signed(add_ln28_91_fu_1695_p2));

assign add_ln28_93_fu_1707_p2 = (add_ln28_90_fu_1689_p2 + add_ln28_92_fu_1701_p2);

assign add_ln28_94_fu_1713_p2 = (add_ln28_89_reg_2411 + add_ln28_93_fu_1707_p2);

assign add_ln28_9_fu_679_p2 = (tmp5_0_2_0_reg_2068 + zext_ln28_16_fu_660_p1);

assign add_ln28_fu_462_p2 = (zext_ln28_14_fu_458_p1 + tmp5_0_0_0_reg_2046);

assign add_ln36_1_fu_1160_p2 = (zext_ln28_61_reg_2104 + tmp7_0_reg_2079);

assign add_ln36_2_fu_1268_p2 = (zext_ln28_63_reg_2120 + tmp7_0_reg_2079);

assign add_ln36_3_fu_1370_p2 = (zext_ln28_69_reg_2187 + tmp7_0_reg_2079);

assign add_ln36_4_fu_1392_p2 = (zext_ln28_75_reg_2242 + tmp7_0_reg_2079);

assign add_ln36_fu_881_p2 = (zext_ln28_14_reg_2088 + tmp7_0_reg_2079);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign icmp_ln20_fu_336_p2 = ((out_h_0_reg_298 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln21_3_fu_982_p2 = ((add_ln28_22_reg_2181 == 5'd28) ? 1'b1 : 1'b0);

assign mul_ln28_10_fu_1824_p0 = sext_ln28_14_fu_877_p1;

assign mul_ln28_10_fu_1824_p1 = 30'd1073729139;

assign mul_ln28_11_fu_1831_p1 = 28'd1933;

assign mul_ln28_12_fu_1796_p0 = sext_ln28_18_fu_699_p1;

assign mul_ln28_12_fu_1796_p1 = 30'd1073736502;

assign mul_ln28_13_fu_1845_p0 = sext_ln28_20_fu_987_p1;

assign mul_ln28_13_fu_1845_p1 = 30'd1073734222;

assign mul_ln28_14_fu_1852_p1 = 28'd268434419;

assign mul_ln28_15_fu_1803_p1 = 27'd134216945;

assign mul_ln28_16_fu_1810_p0 = sext_ln28_116_fu_757_p1;

assign mul_ln28_16_fu_1810_p1 = 29'd3015;

assign mul_ln28_17_fu_1859_p0 = sext_ln28_125_fu_1027_p1;

assign mul_ln28_17_fu_1859_p1 = 29'd536867259;

assign mul_ln28_18_fu_1838_p0 = sext_ln28_14_fu_877_p1;

assign mul_ln28_18_fu_1838_p1 = 30'd1073729270;

assign mul_ln28_19_fu_1866_p1 = 30'd1073729139;

assign mul_ln28_1_fu_1733_p0 = sext_ln28_12_fu_567_p1;

assign mul_ln28_1_fu_1733_p1 = 30'd1073729139;

assign mul_ln28_20_fu_1873_p1 = 28'd1933;

assign mul_ln28_21_fu_1880_p0 = sext_ln28_20_fu_987_p1;

assign mul_ln28_21_fu_1880_p1 = 30'd1073736502;

assign mul_ln28_22_fu_1894_p0 = sext_ln28_35_fu_1173_p1;

assign mul_ln28_22_fu_1894_p1 = 30'd1073734222;

assign mul_ln28_23_fu_1901_p1 = 28'd268434419;

assign mul_ln28_24_fu_1817_p1 = 27'd134216945;

assign mul_ln28_25_fu_1887_p0 = sext_ln28_125_fu_1027_p1;

assign mul_ln28_25_fu_1887_p1 = 29'd3015;

assign mul_ln28_26_fu_1908_p0 = sext_ln28_134_fu_1222_p1;

assign mul_ln28_26_fu_1908_p1 = 29'd536867259;

assign mul_ln28_27_fu_1915_p0 = sext_ln28_29_reg_2257;

assign mul_ln28_27_fu_1915_p1 = 30'd1073729270;

assign mul_ln28_28_fu_1921_p0 = sext_ln28_44_fu_1181_p1;

assign mul_ln28_28_fu_1921_p1 = 30'd1073729139;

assign mul_ln28_29_fu_1963_p1 = 28'd1933;

assign mul_ln28_2_fu_1740_p1 = 28'd1933;

assign mul_ln28_30_fu_1928_p0 = sext_ln28_35_fu_1173_p1;

assign mul_ln28_30_fu_1928_p1 = 30'd1073736502;

assign mul_ln28_31_fu_1977_p0 = sext_ln28_50_reg_2299;

assign mul_ln28_31_fu_1977_p1 = 30'd1073734222;

assign mul_ln28_32_fu_1983_p1 = 28'd268434419;

assign mul_ln28_33_fu_1935_p1 = 27'd134216945;

assign mul_ln28_34_fu_1942_p0 = sext_ln28_134_fu_1222_p1;

assign mul_ln28_34_fu_1942_p1 = 29'd3015;

assign mul_ln28_35_fu_1990_p0 = sext_ln28_142_fu_1524_p1;

assign mul_ln28_35_fu_1990_p1 = 29'd536867259;

assign mul_ln28_36_fu_1949_p0 = sext_ln28_44_fu_1181_p1;

assign mul_ln28_36_fu_1949_p1 = 30'd1073729270;

assign mul_ln28_37_fu_1970_p1 = 30'd1073729139;

assign mul_ln28_38_fu_1997_p1 = 28'd1933;

assign mul_ln28_39_fu_2004_p0 = sext_ln28_50_reg_2299;

assign mul_ln28_39_fu_2004_p1 = 30'd1073736502;

assign mul_ln28_3_fu_1747_p1 = 30'd1073736502;

assign mul_ln28_40_fu_2017_p1 = 30'd1073734222;

assign mul_ln28_41_fu_2024_p1 = 28'd268434419;

assign mul_ln28_42_fu_1956_p1 = 27'd134216945;

assign mul_ln28_43_fu_2010_p0 = sext_ln28_142_fu_1524_p1;

assign mul_ln28_43_fu_2010_p1 = 29'd3015;

assign mul_ln28_44_fu_2031_p1 = 29'd536867259;

assign mul_ln28_4_fu_1768_p0 = sext_ln28_18_fu_699_p1;

assign mul_ln28_4_fu_1768_p1 = 30'd1073734222;

assign mul_ln28_5_fu_1775_p1 = 28'd268434419;

assign mul_ln28_6_fu_1761_p1 = 27'd134216945;

assign mul_ln28_7_fu_1782_p1 = 29'd3015;

assign mul_ln28_8_fu_1789_p0 = sext_ln28_116_fu_757_p1;

assign mul_ln28_8_fu_1789_p1 = 29'd536867259;

assign mul_ln28_9_fu_1754_p0 = sext_ln28_12_fu_567_p1;

assign mul_ln28_9_fu_1754_p1 = 30'd1073729270;

assign mul_ln28_fu_1726_p1 = 30'd1073729270;

assign out_h_fu_342_p2 = (out_h_0_reg_298 + 5'd1);

assign p_shl1_fu_360_p3 = {{out_h_0_reg_298}, {1'd0}};

assign p_shl23_cast_fu_448_p1 = p_shl6_fu_440_p3;

assign p_shl25_cast_fu_430_p1 = p_shl5_fu_422_p3;

assign p_shl26_cast_fu_386_p1 = p_shl2_fu_378_p3;

assign p_shl27_cast_fu_398_p1 = p_shl3_fu_390_p3;

assign p_shl28_cast_fu_356_p1 = p_shl_fu_348_p3;

assign p_shl29_cast_fu_368_p1 = p_shl1_fu_360_p3;

assign p_shl2_fu_378_p3 = {{out_h_fu_342_p2}, {5'd0}};

assign p_shl3_fu_390_p3 = {{out_h_fu_342_p2}, {1'd0}};

assign p_shl4_fu_414_p3 = {{tmp_0_2_0_fu_408_p2}, {5'd0}};

assign p_shl5_fu_422_p3 = {{tmp_0_2_0_fu_408_p2}, {1'd0}};

assign p_shl6_fu_440_p3 = {{out_h_0_reg_298}, {2'd0}};

assign p_shl_fu_348_p3 = {{out_h_0_reg_298}, {5'd0}};

assign sext_ln28_107_fu_593_p1 = $signed(tmp_fu_584_p4);

assign sext_ln28_109_fu_725_p1 = $signed(tmp_10_fu_716_p4);

assign sext_ln28_111_fu_729_p1 = $signed(tmp_11_reg_2161);

assign sext_ln28_114_fu_749_p1 = $signed(tmp_12_fu_740_p4);

assign sext_ln28_116_fu_757_p0 = input_r_q0;

assign sext_ln28_116_fu_757_p1 = sext_ln28_116_fu_757_p0;

assign sext_ln28_117_fu_770_p1 = $signed(tmp_13_fu_761_p4);

assign sext_ln28_119_fu_919_p1 = $signed(tmp_14_fu_910_p4);

assign sext_ln28_11_fu_491_p1 = $signed(add_ln28_2_fu_486_p2);

assign sext_ln28_121_fu_1017_p1 = $signed(tmp_15_fu_1008_p4);

assign sext_ln28_122_fu_1021_p1 = $signed(tmp_16_reg_2207);

assign sext_ln28_123_fu_1024_p1 = $signed(tmp_17_reg_2212);

assign sext_ln28_125_fu_1027_p0 = input_r_q1;

assign sext_ln28_125_fu_1027_p1 = sext_ln28_125_fu_1027_p0;

assign sext_ln28_126_fu_1040_p1 = $signed(tmp_18_fu_1031_p4);

assign sext_ln28_128_fu_1098_p1 = $signed(tmp_19_fu_1089_p4);

assign sext_ln28_12_fu_567_p1 = reg_326;

assign sext_ln28_130_fu_1209_p1 = $signed(tmp_20_fu_1200_p4);

assign sext_ln28_131_fu_1213_p1 = $signed(tmp_21_reg_2217);

assign sext_ln28_132_fu_1216_p1 = $signed(tmp_22_reg_2272);

assign sext_ln28_134_fu_1222_p1 = input_load_219_reg_2293;

assign sext_ln28_135_fu_1234_p1 = $signed(tmp_23_fu_1225_p4);

assign sext_ln28_137_fu_1416_p1 = $signed(tmp_24_fu_1407_p4);

assign sext_ln28_139_fu_1514_p1 = $signed(tmp_25_fu_1505_p4);

assign sext_ln28_13_fu_515_p1 = $signed(add_ln28_4_fu_510_p2);

assign sext_ln28_140_fu_1518_p1 = $signed(tmp_26_reg_2326);

assign sext_ln28_141_fu_1521_p1 = $signed(tmp_27_reg_2331);

assign sext_ln28_142_fu_1524_p1 = $signed(input_r_q1);

assign sext_ln28_143_fu_1537_p1 = $signed(tmp_28_fu_1528_p4);

assign sext_ln28_145_fu_1583_p1 = $signed(tmp_29_fu_1574_p4);

assign sext_ln28_147_fu_1662_p1 = $signed(tmp_30_fu_1653_p4);

assign sext_ln28_148_fu_1666_p1 = $signed(tmp_31_reg_2351);

assign sext_ln28_149_fu_1669_p1 = $signed(tmp_32_reg_2401);

assign sext_ln28_14_fu_877_p1 = reg_331;

assign sext_ln28_151_fu_1685_p1 = $signed(tmp_33_fu_1676_p4);

assign sext_ln28_15_fu_528_p1 = $signed(add_ln28_5_fu_524_p2);

assign sext_ln28_17_fu_541_p1 = $signed(add_ln28_6_fu_537_p2);

assign sext_ln28_18_fu_699_p1 = reg_321;

assign sext_ln28_19_fu_614_p1 = $signed(add_ln28_7_fu_610_p2);

assign sext_ln28_20_fu_987_p0 = reg_326;

assign sext_ln28_20_fu_987_p1 = sext_ln28_20_fu_987_p0;

assign sext_ln28_28_fu_818_p1 = $signed(add_ln28_23_fu_813_p2);

assign sext_ln28_29_fu_991_p0 = reg_321;

assign sext_ln28_29_fu_991_p1 = sext_ln28_29_fu_991_p0;

assign sext_ln28_34_fu_841_p1 = $signed(add_ln28_26_fu_836_p2);

assign sext_ln28_35_fu_1173_p1 = reg_331;

assign sext_ln28_43_fu_973_p1 = $signed(add_ln28_42_fu_968_p2);

assign sext_ln28_44_fu_1181_p0 = reg_326;

assign sext_ln28_44_fu_1181_p1 = sext_ln28_44_fu_1181_p0;

assign sext_ln28_49_fu_1115_p1 = $signed(add_ln28_45_fu_1111_p2);

assign sext_ln28_50_fu_1194_p1 = input_load_216_reg_2287;

assign sext_ln28_58_fu_1314_p1 = $signed(add_ln28_61_fu_1309_p2);

assign sext_ln28_64_fu_1337_p1 = $signed(add_ln28_64_fu_1332_p2);

assign sext_ln28_73_fu_1468_p1 = $signed(add_ln28_80_fu_1463_p2);

assign sext_ln28_79_fu_1596_p1 = $signed(add_ln28_83_reg_2376);

assign sext_ln28_9_fu_467_p1 = $signed(add_ln28_fu_462_p2);

assign sext_ln36_1_fu_1164_p1 = $signed(add_ln36_1_fu_1160_p2);

assign sext_ln36_2_fu_1272_p1 = $signed(add_ln36_2_fu_1268_p2);

assign sext_ln36_3_fu_1632_p1 = $signed(add_ln36_3_reg_2341);

assign sext_ln36_4_fu_1718_p1 = $signed(add_ln36_4_reg_2356);

assign sext_ln36_fu_885_p1 = $signed(add_ln36_fu_881_p2);

assign tmp5_0_0_0_fu_372_p2 = (p_shl28_cast_fu_356_p1 - p_shl29_cast_fu_368_p1);

assign tmp5_0_1_0_fu_402_p2 = (p_shl26_cast_fu_386_p1 - p_shl27_cast_fu_398_p1);

assign tmp5_0_2_0_fu_434_p2 = (p_shl4_fu_414_p3 - p_shl25_cast_fu_430_p1);

assign tmp7_0_fu_452_p2 = (p_shl28_cast_fu_356_p1 - p_shl23_cast_fu_448_p1);

assign tmp_0_2_0_fu_408_p2 = (out_h_0_reg_298 + 5'd2);

assign tmp_10_fu_716_p4 = {{mul_ln28_5_fu_1775_p2[27:14]}};

assign tmp_12_fu_740_p4 = {{mul_ln28_7_fu_1782_p2[28:14]}};

assign tmp_13_fu_761_p4 = {{mul_ln28_8_fu_1789_p2[28:14]}};

assign tmp_14_fu_910_p4 = {{mul_ln28_11_fu_1831_p2[27:14]}};

assign tmp_15_fu_1008_p4 = {{mul_ln28_14_fu_1852_p2[27:14]}};

assign tmp_18_fu_1031_p4 = {{mul_ln28_17_fu_1859_p2[28:14]}};

assign tmp_19_fu_1089_p4 = {{mul_ln28_20_fu_1873_p2[27:14]}};

assign tmp_20_fu_1200_p4 = {{mul_ln28_23_fu_1901_p2[27:14]}};

assign tmp_23_fu_1225_p4 = {{mul_ln28_26_fu_1908_p2[28:14]}};

assign tmp_24_fu_1407_p4 = {{mul_ln28_29_fu_1963_p2[27:14]}};

assign tmp_25_fu_1505_p4 = {{mul_ln28_32_fu_1983_p2[27:14]}};

assign tmp_28_fu_1528_p4 = {{mul_ln28_35_fu_1990_p2[28:14]}};

assign tmp_29_fu_1574_p4 = {{mul_ln28_38_fu_1997_p2[27:14]}};

assign tmp_30_fu_1653_p4 = {{mul_ln28_41_fu_2024_p2[27:14]}};

assign tmp_33_fu_1676_p4 = {{mul_ln28_44_fu_2031_p2[28:14]}};

assign tmp_fu_584_p4 = {{mul_ln28_2_fu_1740_p2[27:14]}};

assign trunc_ln28_10_fu_894_p4 = {{mul_ln28_10_fu_1824_p2[29:14]}};

assign trunc_ln28_13_fu_995_p4 = {{mul_ln28_13_fu_1845_p2[29:14]}};

assign trunc_ln28_19_fu_1073_p4 = {{mul_ln28_19_fu_1866_p2[29:14]}};

assign trunc_ln28_1_fu_571_p4 = {{mul_ln28_1_fu_1733_p2[29:14]}};

assign trunc_ln28_21_fu_1102_p4 = {{mul_ln28_21_fu_1880_p2[29:14]}};

assign trunc_ln28_22_fu_1185_p4 = {{mul_ln28_22_fu_1894_p2[29:14]}};

assign trunc_ln28_27_fu_1281_p4 = {{mul_ln28_27_fu_1915_p2[29:14]}};

assign trunc_ln28_28_fu_1290_p4 = {{mul_ln28_28_fu_1921_p2[29:14]}};

assign trunc_ln28_31_fu_1492_p4 = {{mul_ln28_31_fu_1977_p2[29:14]}};

assign trunc_ln28_37_fu_1440_p4 = {{mul_ln28_37_fu_1970_p2[29:14]}};

assign trunc_ln28_39_fu_1587_p4 = {{mul_ln28_39_fu_2004_p2[29:14]}};

assign trunc_ln28_3_fu_601_p4 = {{mul_ln28_3_fu_1747_p2[29:14]}};

assign trunc_ln28_40_fu_1640_p4 = {{mul_ln28_40_fu_2017_p2[29:14]}};

assign trunc_ln28_4_fu_703_p4 = {{mul_ln28_4_fu_1768_p2[29:14]}};

assign trunc_ln_fu_558_p4 = {{mul_ln28_fu_1726_p2[29:14]}};

assign zext_ln28_13_fu_550_p1 = out_w_0_0_reg_309;

assign zext_ln28_14_fu_458_p1 = out_w_0_0_reg_309;

assign zext_ln28_15_fu_471_p1 = $unsigned(sext_ln28_9_fu_467_p1);

assign zext_ln28_16_fu_660_p1 = add_ln28_1_reg_2099;

assign zext_ln28_17_fu_495_p1 = $unsigned(sext_ln28_11_fu_491_p1);

assign zext_ln28_18_fu_519_p1 = $unsigned(sext_ln28_13_fu_515_p1);

assign zext_ln28_19_fu_532_p1 = $unsigned(sext_ln28_15_fu_528_p1);

assign zext_ln28_20_fu_545_p1 = $unsigned(sext_ln28_17_fu_541_p1);

assign zext_ln28_21_fu_618_p1 = $unsigned(sext_ln28_19_fu_614_p1);

assign zext_ln28_22_fu_628_p1 = add_ln28_8_fu_623_p2;

assign zext_ln28_23_fu_684_p1 = add_ln28_9_fu_679_p2;

assign zext_ln28_24_fu_694_p1 = add_ln28_10_fu_689_p2;

assign zext_ln28_27_fu_822_p1 = $unsigned(sext_ln28_28_fu_818_p1);

assign zext_ln28_30_fu_845_p1 = $unsigned(sext_ln28_34_fu_841_p1);

assign zext_ln28_33_fu_928_p1 = add_ln28_29_fu_923_p2;

assign zext_ln28_36_fu_977_p1 = $unsigned(sext_ln28_43_fu_973_p1);

assign zext_ln28_39_fu_1119_p1 = $unsigned(sext_ln28_49_fu_1115_p1);

assign zext_ln28_42_fu_1138_p1 = add_ln28_48_fu_1133_p2;

assign zext_ln28_45_fu_1318_p1 = $unsigned(sext_ln28_58_fu_1314_p1);

assign zext_ln28_48_fu_1341_p1 = $unsigned(sext_ln28_64_fu_1337_p1);

assign zext_ln28_51_fu_1425_p1 = add_ln28_67_fu_1420_p2;

assign zext_ln28_54_fu_1472_p1 = $unsigned(sext_ln28_73_fu_1468_p1);

assign zext_ln28_57_fu_1599_p1 = $unsigned(sext_ln28_79_fu_1596_p1);

assign zext_ln28_60_fu_1613_p1 = add_ln28_86_reg_2381;

assign zext_ln28_61_fu_482_p1 = add_ln28_1_fu_476_p2;

assign zext_ln28_62_fu_663_p1 = add_ln28_3_reg_2115;

assign zext_ln28_63_fu_506_p1 = add_ln28_3_fu_500_p2;

assign zext_ln28_68_fu_903_p1 = add_ln28_22_reg_2181;

assign zext_ln28_69_fu_809_p1 = add_ln28_22_fu_803_p2;

assign zext_ln28_74_fu_1082_p1 = add_ln28_41_reg_2237;

assign zext_ln28_75_fu_964_p1 = add_ln28_41_fu_958_p2;

assign zext_ln28_80_fu_1396_p1 = add_ln28_60_reg_2305;

assign zext_ln28_81_fu_1305_p1 = add_ln28_60_fu_1299_p2;

assign zext_ln28_86_fu_1455_p1 = add_ln28_79_fu_1449_p2;

assign zext_ln28_87_fu_1459_p1 = add_ln28_79_fu_1449_p2;

assign zext_ln36_1_fu_1168_p1 = $unsigned(sext_ln36_1_fu_1164_p1);

assign zext_ln36_2_fu_1276_p1 = $unsigned(sext_ln36_2_fu_1272_p1);

assign zext_ln36_3_fu_1635_p1 = $unsigned(sext_ln36_3_fu_1632_p1);

assign zext_ln36_4_fu_1721_p1 = $unsigned(sext_ln36_4_fu_1718_p1);

assign zext_ln36_fu_889_p1 = $unsigned(sext_ln36_fu_885_p1);

always @ (posedge ap_clk) begin
    tmp5_0_0_0_reg_2046[0] <= 1'b0;
    tmp5_0_1_0_reg_2057[0] <= 1'b0;
    tmp5_0_2_0_reg_2068[0] <= 1'b0;
    tmp7_0_reg_2079[1:0] <= 2'b00;
    zext_ln28_14_reg_2088[10:5] <= 6'b000000;
    zext_ln28_61_reg_2104[10:5] <= 6'b000000;
    zext_ln28_63_reg_2120[10:5] <= 6'b000000;
    zext_ln28_69_reg_2187[10:5] <= 6'b000000;
    zext_ln28_75_reg_2242[10:5] <= 6'b000000;
end

endmodule //depthwise_conv2d_fix
