Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan 21 19:50:53 2020
| Host         : DESKTOP-BF7NU7V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_total_timing_summary_routed.rpt -rpx controlador_total_timing_summary_routed.rpx
| Design       : controlador_total
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.714        0.000                      0                 2916        0.141        0.000                      0                 2916        3.000        0.000                       0                   460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100Mhz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100Mhz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       60.714        0.000                      0                 2916        0.141        0.000                      0                 2916       41.167        0.000                       0                   456  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz
  To Clock:  clk100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.714ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.718ns  (logic 0.608ns (2.799%)  route 21.110ns (97.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        15.881    20.902    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.715    82.028    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.509    
                         clock uncertainty           -0.176    82.332    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.615    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.615    
                         arrival time                         -20.902    
  -------------------------------------------------------------------
                         slack                                 60.714    

Slack (MET) :             60.905ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.522ns  (logic 0.608ns (2.825%)  route 20.914ns (97.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        15.685    20.705    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.710    82.023    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.610    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.610    
                         arrival time                         -20.705    
  -------------------------------------------------------------------
                         slack                                 60.905    

Slack (MET) :             61.181ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.520ns  (logic 0.934ns (4.340%)  route 20.586ns (95.660%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 f  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        15.014    20.034    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y167         LUT3 (Prop_lut3_I1_O)        0.326    20.360 r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.343    20.703    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X0Y33         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.710    82.023    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -20.703    
  -------------------------------------------------------------------
                         slack                                 61.181    

Slack (MET) :             61.368ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.053ns  (logic 0.608ns (2.888%)  route 20.445ns (97.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        15.216    20.236    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.704    82.017    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.498    
                         clock uncertainty           -0.176    82.321    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.604    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.604    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 61.368    

Slack (MET) :             61.432ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.995ns  (logic 0.608ns (2.896%)  route 20.387ns (97.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        15.158    20.179    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.710    82.023    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.610    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.610    
                         arrival time                         -20.179    
  -------------------------------------------------------------------
                         slack                                 61.432    

Slack (MET) :             61.734ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.698ns  (logic 0.608ns (2.937%)  route 20.090ns (97.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 82.029 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        14.862    19.882    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y32         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.716    82.029    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.616    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.616    
                         arrival time                         -19.882    
  -------------------------------------------------------------------
                         slack                                 61.734    

Slack (MET) :             61.976ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.725ns  (logic 0.934ns (4.507%)  route 19.791ns (95.493%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 f  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        13.210    18.230    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y147         LUT3 (Prop_lut3_I1_O)        0.326    18.556 r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_108/O
                         net (fo=1, routed)           1.352    19.908    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_58
    RAMB36_X0Y35         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.710    82.023    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -19.908    
  -------------------------------------------------------------------
                         slack                                 61.976    

Slack (MET) :             62.025ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.685ns  (logic 0.934ns (4.515%)  route 19.751ns (95.485%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 f  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        13.753    18.773    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y152         LUT3 (Prop_lut3_I1_O)        0.326    19.099 r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_74/O
                         net (fo=1, routed)           0.769    19.868    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_40
    RAMB36_X0Y31         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.719    82.032    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                 62.025    

Slack (MET) :             62.098ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.337ns  (logic 0.608ns (2.990%)  route 19.729ns (97.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        14.501    19.521    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y31         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.719    82.032    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.619    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.619    
                         arrival time                         -19.521    
  -------------------------------------------------------------------
                         slack                                 62.098    

Slack (MET) :             62.740ns  (required time - arrival time)
  Source:                 record_enalarger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.521ns  (logic 0.608ns (3.115%)  route 18.913ns (96.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 81.858 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.723    -0.817    record_enalarger/clk_out1
    SLICE_X4Y91          FDCE                                         r  record_enalarger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.361 r  record_enalarger/FSM_sequential_state_reg[1]/Q
                         net (fo=164, routed)         5.229     4.868    control1_escritura/out0
    SLICE_X63Y93         LUT3 (Prop_lut3_I1_O)        0.152     5.020 r  control1_escritura/memory_i_5/O
                         net (fo=192, routed)        13.684    18.704    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y29         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    83.333    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         1.545    81.858    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.338    
                         clock uncertainty           -0.176    82.162    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.717    81.445    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.445    
                         arrival time                         -18.704    
  -------------------------------------------------------------------
                         slack                                 62.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fir/r3_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.578%)  route 0.324ns (66.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.563    -0.601    fir/clk_out1
    SLICE_X62Y83         FDCE                                         r  fir/r3_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  fir/r3_reg_reg[8]/Q
                         net (fo=17, routed)          0.324    -0.113    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.869    -0.804    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.254    memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.223%)  route 0.119ns (45.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y84         FDCE                                         r  fir/r1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[8]/Q
                         net (fo=1, routed)           0.119    -0.340    fir/r1_reg[8]
    SLICE_X63Y83         FDCE                                         r  fir/r2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.832    -0.841    fir/clk_out1
    SLICE_X63Y83         FDCE                                         r  fir/r2_reg_reg[8]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.066    -0.500    fir/r2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fir/x0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/x1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.561    -0.603    fir/clk_out1
    SLICE_X71Y81         FDCE                                         r  fir/x0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  fir/x0_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.355    fir/x0[0]
    SLICE_X68Y81         FDCE                                         r  fir/x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.842    fir/clk_out1
    SLICE_X68Y81         FDCE                                         r  fir/x1_reg[0]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X68Y81         FDCE (Hold_fdce_C_D)         0.070    -0.519    fir/x1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fir/x0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/x1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.561    -0.603    fir/clk_out1
    SLICE_X71Y81         FDCE                                         r  fir/x0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  fir/x0_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.350    fir/x0[1]
    SLICE_X69Y81         FDCE                                         r  fir/x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.842    fir/clk_out1
    SLICE_X69Y81         FDCE                                         r  fir/x1_reg[1]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X69Y81         FDCE (Hold_fdce_C_D)         0.070    -0.519    fir/x1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y85         FDCE                                         r  fir/r1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.346    fir/r1_reg[11]
    SLICE_X65Y84         FDCE                                         r  fir/r2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.834    -0.839    fir/clk_out1
    SLICE_X65Y84         FDCE                                         r  fir/r2_reg_reg[11]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.070    -0.516    fir/r2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y86         FDCE                                         r  fir/r1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[15]/Q
                         net (fo=1, routed)           0.116    -0.344    fir/r1_reg[15]
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.835    -0.838    fir/clk_out1
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[15]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.070    -0.515    fir/r2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y85         FDCE                                         r  fir/r1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[12]/Q
                         net (fo=1, routed)           0.118    -0.341    fir/r1_reg[12]
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.835    -0.838    fir/clk_out1
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[12]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.070    -0.517    fir/r2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y85         FDCE                                         r  fir/r1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[13]/Q
                         net (fo=1, routed)           0.119    -0.340    fir/r1_reg[13]
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.835    -0.838    fir/clk_out1
    SLICE_X65Y85         FDCE                                         r  fir/r2_reg_reg[13]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.066    -0.521    fir/r2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fir/r1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/r2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.600    fir/clk_out1
    SLICE_X64Y84         FDCE                                         r  fir/r1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  fir/r1_reg_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.340    fir/r1_reg[9]
    SLICE_X65Y84         FDCE                                         r  fir/r2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.834    -0.839    fir/clk_out1
    SLICE_X65Y84         FDCE                                         r  fir/r2_reg_reg[9]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.066    -0.521    fir/r2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fir/x3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/x4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.562    -0.602    fir/clk_out1
    SLICE_X68Y82         FDCE                                         r  fir/x3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  fir/x3_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.334    fir/x3[5]
    SLICE_X68Y83         FDCE                                         r  fir/x4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=454, routed)         0.833    -0.840    fir/clk_out1
    SLICE_X68Y83         FDCE                                         r  fir/x4_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X68Y83         FDCE (Hold_fdce_C_D)         0.070    -0.517    fir/x4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y2      memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y20     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y32     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y16     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y17     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y2      memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y10     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y95     audio/UUT/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y95     audio/UUT/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y95     audio/UUT/cuenta_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y95     audio/UUT/cuenta_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y96     audio/UUT/cuenta_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y95     audio/UUT/cuenta_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X59Y96     audio/UUT/cuenta_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y95     audio/UUT/cuenta_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y95     audio/UUT/cuenta_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y93     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y93     memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X75Y86     audio/UUT2/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X75Y86     audio/UUT2/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y87     audio/UUT2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y87     audio/UUT2/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X75Y86     audio/UUT2/cuenta_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y86     audio/UUT2/cuenta_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y86     audio/UUT2/cuenta_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X75Y86     audio/UUT2/cuenta_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y86     audio/UUT2/cuenta_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



