<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002320A1-20030102-D00000.TIF SYSTEM "US20030002320A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00001.TIF SYSTEM "US20030002320A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00002.TIF SYSTEM "US20030002320A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00003.TIF SYSTEM "US20030002320A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00004.TIF SYSTEM "US20030002320A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00005.TIF SYSTEM "US20030002320A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00006.TIF SYSTEM "US20030002320A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00007.TIF SYSTEM "US20030002320A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002320A1-20030102-D00008.TIF SYSTEM "US20030002320A1-20030102-D00008.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002320</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10060226</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020201</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>P2001-031151</doc-number>
</priority-application-number>
<filing-date>20010702</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C011/24</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>149000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Memory device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Tomofumi</given-name>
<family-name>Arakawa</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>RADER FISHMAN &amp; GRAUER PLLC</name-1>
<name-2></name-2>
<address>
<address-1>LION BUILDING</address-1>
<address-2>1233 20TH STREET N.W., SUITE 501</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20036</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Disclosed is a memory device which can minimize a reduction in area efficiency even when the memory device has a small storage capacity and which can hide the access time to a row line. The memory device comprises: a matrix of a plurality of memory cells, each of which is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines which intersect the bit lines; a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the plurality of memory cells connected to the pairs of bit lines, through the pairs of bit lines; and a read gate and a write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines, wherein the memory device is controlled so that read data is read out successively, when a word line to be activated, of the plurality of word lines is switched to another word line to be activated. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a memory device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A D-RAM (dynamic random access memory) of the prior art will be described below with reference to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> and <cross-reference target="DRAWINGS">FIG. 2</cross-reference> specifically showing some of circuits shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The DRAM has plural, (n&plus;1) pairs of bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; plural, (m&plus;1) word lines WL<highlight><bold>0</bold></highlight>, WL<highlight><bold>1</bold></highlight>, ., and WLm which intersect the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; a matrix of a plurality of D-RAM memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>0</bold></highlight>, and MCm-<highlight><bold>0</bold></highlight>&rcub;, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>1</bold></highlight>, and MCm-<highlight><bold>1</bold></highlight>&rcub;, and <highlight><bold>10</bold></highlight>-n &lcub;MC<highlight><bold>0</bold></highlight>-n, MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . , MC(m&minus;1)-n, and MCm-n&rcub;, each of which is connected to an intersection of each bit line and each word line; and sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n </italic></highlight>connected to the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n</italic></highlight>, each of which comprises a plurality of memory cells, through the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn, respectively. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Each of the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>0</bold></highlight>, and MCm-<highlight><bold>0</bold></highlight>&rcub;, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>1</bold></highlight>, and MCm-<highlight><bold>1</bold></highlight>&rcub;, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>&lcub;MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . , MC(m&minus;1)-n, and MCm-n&rcub; comprises, for example, an N-channel (or P-channel) type MOS-FET Q which functions as a switching transistor, and a capacitor C connected in series with the MOS-FET Q. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The drains of the MOS-FETs Q of the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>are connected to the bit lines BL<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight>, BL<highlight><bold>2</bold></highlight>, . . . , and BLn, the gates thereof are connected to the word lines WL<highlight><bold>0</bold></highlight>, WL<highlight><bold>2</bold></highlight>, WL<highlight><bold>4</bold></highlight>, . . . , and the sources thereof are connected to cell plate potential lines VL to which a common cell plate potential Vcp is applied, through the capacitors C. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The drains of the MOS-FETs Q of the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>are connected to the bit lines BLB<highlight><bold>0</bold></highlight>, BLB<highlight><bold>1</bold></highlight>, BLB<highlight><bold>2</bold></highlight>, . . . . , and BLBn, the gates thereof are connected to the word lines WL<highlight><bold>1</bold></highlight>, WL<highlight><bold>3</bold></highlight>, WL<highlight><bold>5</bold></highlight>, . . . , and the sources thereof are connected to the cell plate potential lines VL to which the common cell plate potential Vcp is applied, through the capacitors C. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Each of the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n </italic></highlight>comprises P-channel type MOS-FETs Q<highlight><bold>1</bold></highlight> and Q<highlight><bold>2</bold></highlight> which are connected in series between the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, between the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and between the bit lines BLn and BLBn and whose gates are connected to the bit lines BLB<highlight><bold>0</bold></highlight>, BLB<highlight><bold>1</bold></highlight>, . . . , BLBn and the bit lines BL<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight>, . . . , and BLn, respectively; and N-channel type MOS-FETs Q<highlight><bold>3</bold></highlight> and Q<highlight><bold>4</bold></highlight> which are connected in series between the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, between the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and between the bit lines BLn and BLBn and whose gates are connected to the bit lines BLB<highlight><bold>0</bold></highlight>, BLB<highlight><bold>1</bold></highlight>, . . . , BLBn and the bit lines BL<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight>, . . . , and BLn, respectively. Each sense amplifier is configured so that a driving signal from a sense amplifier driver is supplied to the midpoint of connection between the P-channel type MOS-FETs Q<highlight><bold>1</bold></highlight> and Q<highlight><bold>2</bold></highlight> and the midpoint of connection between the N-channel type MOS-FETs Q<highlight><bold>3</bold></highlight> and Q<highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Data read out from the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-m, each of which comprises a plurality of memory cells, are transmitted to a read DB (data bus) through the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n </italic></highlight>and read gates <highlight><bold>40</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>-<highlight><italic>n</italic></highlight>. Data from a write DB (data bus) are transmitted to and written in the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-m through write gates <highlight><bold>50</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>-<highlight><italic>n </italic></highlight>and the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n. </italic></highlight></paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> A D-RAM of the prior art shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> comprises the D-RAM shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, and additional read gates <highlight><bold>41</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>41</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>41</bold></highlight>-<highlight><italic>n </italic></highlight>which are provided for the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n</italic></highlight>, respectively. When a transfer gate <highlight><bold>20</bold></highlight> is on, data read out from the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-m, each of which comprises a plurality of memory cells, are transmitted to the read DB (data bus) through the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n</italic></highlight>, the transfer gate <highlight><bold>20</bold></highlight>, D latches <highlight><bold>60</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>60</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>60</bold></highlight>-<highlight><italic>n </italic></highlight>and the read gates <highlight><bold>41</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>41</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>41</bold></highlight>-<highlight><italic>n</italic></highlight>. When the transfer gate <highlight><bold>20</bold></highlight> is off, the memory device shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> operates in the same manner as the memory device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The other configuration of the memory device is the same as that of the memory device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The D-RAM of the prior art shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> has the following problem. Since data read out from the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-m pass through the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n </italic></highlight>when the data are transmitted to the D latches <highlight><bold>60</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>60</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>60</bold></highlight>-<highlight><italic>n</italic></highlight>, this makes it impossible to make access to the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n </italic></highlight>during the passage of the data, or the read data overwrite data of the sense amplifiers <highlight><bold>30</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>-<highlight><italic>n. </italic></highlight></paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The above-mentioned D-RAM has a problem of a long access time to a row line. This result from the fact that data of the memory cells of the D-RAM must be amplified and latched by the sense amplifiers before the data are read out. This is a fundamental problem of the D-RAM. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In order to solve the above-mentioned problems, a plurality of D-RAMs or a D-RAM having a bank structure is used so that the D-RAM operates using banks. More specifically, when access to a bank is being made, another bank is activated to previously enter a ready state so that data are read out consecutively. This is called interleaving. This allows apparently hiding the setup time (tRCD) and the reset time (tPR) required for the D-RAM. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> It is possible that a plurality of D-RAMs or the D-RAM having the bank structure is used in order that the D-RAM having a conventional configuration may realize the operation using banks. When a plurality of D-RAMs is used, each D-RAM is not good in area efficiency, but each D-RAM is not limited in operation. On the other hand, the D-RAM having the bank structure is good in area efficiency because a part of a circuit is common among banks, whereas each bank is partly limited in operation. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The D-RAM has properties that its larger storage capacity yields its higher area efficiency, while its smaller storage capacity yields its lower area efficiency, similarly to other types of memories. A D-RAM having a multibank structure causes a reduction in area efficiency. Assume that a mixed DRAM comprises banks of varying minimum units (i.e., blocks), e.g., a 2-Mbit block, a 1-Mbit block, and a 512-Kbit block. If a 4-Mbit D-RAM is manufactured without consideration of the bank structure, the decreasing order of area efficiency, from highest to lowest, is the 2-Mbit block, the 1-Mbit block, and the 512 Kbit block. When a 4-Mbit D-RAM is manufactured in consideration of the bank structure, the D-RAM can be, however, occupied by up to two banks each having the 2-Mbit block, up to four banks each having the 1-Mbit block, or up to eight banks each having the 512-Kbit block. Even if a D-RAM comprises two banks each having the 1-Mbit or 512-Kbit block, the area efficiency of the D-RAM is not different from that of a D-RAM comprising four banks each having the 1-Mbit block or eight banks each having the 512-Kbit block. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> However, a D-RAM having a larger capacity than a necessary capacity, if a small-capacity D-RAM is used, must be used in order that the D-RAM may operate using banks. In terms of area efficiency, the reason is that the size of the block that is the minimum unit of the bank is large. For example, when a user wants to use a 1-Mbit D-RAM in the form of two banks, a D-RAM of at least 2 Mbits must be used to obtain a DRAM having a two-bank structure, provided that one block equals 1 Mbit. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The above-mentioned D-RAM adopts a bank method in order to apparently hide the access time to a row line requiring consecutive data. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> However, the bank method has to be provided with a D-RAM macro (which refers to a group of circuits having functions of a D-RAM), and therefore the method is often disadvantageous in area to an application that needs only a small capacity. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> A RAM having a capacity of at least 2 Mbits or more must be packaged to employ a bank structure for, for example, an application that requires a RAM having a capacity of only 1 Mbit, if a macro size that can be provided is 1 Mbit and the use of a plural-bank structure is demanded. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The invention is designed to overcome the foregoing problems. It is an object of the invention to provide a memory device which can minimize a reduction in area efficiency even when the memory device has a small storage capacity and which can hide the access time to a row line. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> According to a first aspect of the invention, there is provided a memory device which comprises: a matrix of a plurality of memory cells, each of which is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines which intersect the bit lines; a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the plurality of memory cells connected to the pairs of bit lines, through the pairs of bit lines; and a read gate and a write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines, wherein the memory device is controlled so that read data is read out successively, when a word line to be activated, of the plurality of word lines is switched to another word line to be activated. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> According to the first aspect of the invention, a plurality of memory cells is arranged in a matrix in such a manner that each memory cell is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines which intersect the bit lines; a plurality of sense amplifiers capable of read and write operations independently of one another is disconnectedly connected in parallel with the plurality of memory cells connected to the pairs of bit lines, through the pairs of bit lines; a read gate and a write gate are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines; and the memory device is controlled so that read data is read out successively, when a word line to be activated, of the plurality of word lines is switched to another word line to be activated. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> According to a second aspect of the invention, there is provided the memory device of the first aspect which comprises a plurality of read gates and a plurality of write gates which are separately connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> According to a third aspect of the invention, there is provided the memory device of the first aspect which comprises a common read gate and a common write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> According to fourth, fifth and sixth aspects of the invention, there are provided the memories of the first, second and third aspects, wherein each of the plurality of memory cells comprises a dynamic RAM.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram showing a conventional D-RAM; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram specifically showing some of circuits shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram showing another conventional D-RAM; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a block diagram showing an example of a memory device according to an embodiment of the invention; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a timing chart showing waveforms for use in the description of operation of the memory device shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>; </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram showing another example of the memory device according to the embodiment of the invention; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a timing chart showing waveforms for use in the description of operation of the memory device shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; and </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a timing chart showing waveforms for use in the description of operation of the memory devices shown in <cross-reference target="DRAWINGS">FIGS. 4 and 6</cross-reference>. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> An example of a memory device (a D-RAM) according to an embodiment of the invention will be described below with reference to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>each comprise a plurality of memory cells, each of which is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines, similarly to the memory cells described with reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> More specifically, the D-RAM has plural, (n&plus;1) pairs of bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; plural, (m&plus;1) word lines WL<highlight><bold>0</bold></highlight>, WL<highlight><bold>1</bold></highlight>, . . . , and WLm which intersect the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; a matrix of a plurality of D-RAM memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>0</bold></highlight>, and MCm-<highlight><bold>0</bold></highlight>&rcub;, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>1</bold></highlight>, and MCm-<highlight><bold>1</bold></highlight>&rcub;, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>&lcub;MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . , MC(m-1)-n, and MCm-n&rcub;, each of which is connected to an intersection of each bit line and each word line; and a plurality of sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-n, and <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n</italic></highlight>, each of which comprises a plurality of memory cells, through the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, and BLn and BLBn, via transfer gates <highlight><bold>20</bold></highlight>A and <highlight><bold>20</bold></highlight>B which are turned on and off in accordance with gate signals TG<highlight><bold>0</bold></highlight> and TG<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The configuration of the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, and <highlight><bold>30</bold></highlight>A-n, and <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n is the same as that of the sense amplifiers described above with reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Each of the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, MC(m&minus;1)-<highlight><bold>0</bold></highlight>, and MCm-<highlight><bold>0</bold></highlight>&rcub;, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>1</bold></highlight>, and MCm-<highlight><bold>1</bold></highlight>&rcub;, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>&lcub;MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . , MC(m-1)-n, and MCm-n&rcub; comprises, for example, an N-channel (or P-channel) type MOS-FET Q which functions as a switching transistor, and a capacitor C connected in series with the MOS-FET Q. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The drains of the MOS-FETs Q of the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and the memory cells MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>4</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><italic>n</italic></highlight>are connected to the bit lines BL<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight>, BL<highlight><bold>2</bold></highlight>, . . . , and BLn, the gates thereof are connected to the word lines WL<highlight><bold>0</bold></highlight>, WL<highlight><bold>2</bold></highlight>, WL<highlight><bold>4</bold></highlight>, . . . , and the sources thereof are connected to cell plate potential lines VL to which a common cell plate potential Vcp is applied, through the capacitors C. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The drains of the MOS-FETs Q of the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and the memory cells MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>3</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>5</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . of the memory cell <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>are connected to the bit lines BLB<highlight><bold>0</bold></highlight>, BLB<highlight><bold>1</bold></highlight>, BLB<highlight><bold>2</bold></highlight>, . . . , and BLBn, the gates thereof are connected to the word lines WL<highlight><bold>1</bold></highlight>, WL<highlight><bold>3</bold></highlight>, WL<highlight><bold>5</bold></highlight>, . . . , and the sources thereof are connected to the cell plate potential lines VL to which the common cell plate potential Vcp is applied, through the capacitors C. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Read gates <highlight><bold>40</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>A-n and write gates <highlight><bold>50</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>A-n are connected to the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-n, respectively. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Read gates <highlight><bold>40</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>B-n and write gates <highlight><bold>50</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>B-n are connected to the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n, respectively. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Data read out from the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-m are transmitted to a read DB (data bus) through the transfer gate <highlight><bold>20</bold></highlight>A which is turned on in accordance with the gate control signal TG<highlight><bold>0</bold></highlight>, the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-n and the read gates <highlight><bold>40</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>A-n, or through the transfer gate <highlight><bold>20</bold></highlight>B which is turned on in accordance with the gate control signal TG<highlight><bold>1</bold></highlight>, the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n and the read gates <highlight><bold>40</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>B-n. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Data from a write DB (data bus) are transmitted to and written in the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>through the write gates <highlight><bold>50</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>A-n, the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-n and the transfer gate <highlight><bold>20</bold></highlight>A turned on in accordance with the gate control signal TG<highlight><bold>0</bold></highlight>, or through the write gates <highlight><bold>50</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>B-n, the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n and the transfer gate <highlight><bold>20</bold></highlight>B turned on in accordance with the gate control signal TG<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Next, the operation of the memory device shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> will be described with reference to a timing chart shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, CLK represents a clock waveform. Command represents a command from a microcomputer (not shown) which as output data Q<highlight><bold>00</bold></highlight> and Q<highlight><bold>01</bold></highlight> to the read data bus through the read gates <highlight><bold>40</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>40</bold></highlight>A-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The command Command then indicates ACT so as to activate a row address RA<highlight><bold>1</bold></highlight>, and thus the word line WL<highlight><bold>1</bold></highlight> first changes from low level to high level so as to read out data of the memory cells. Then, the data are amplified, and thereafter the command Command changes to Read so as to read column addresses CA<highlight><bold>10</bold></highlight> and CA<highlight><bold>11</bold></highlight>. After that, the gate select signal TGSel changes to TG<highlight><bold>1</bold></highlight> so as to change the gate signal TG<highlight><bold>1</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>B is turned on so as to allow the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> to amplify and latch &ldquo;1&rdquo; data of the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. Then, the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> output the amplified data as output data Q<highlight><bold>10</bold></highlight> and Q<highlight><bold>11</bold></highlight> to the read data bus through the read gates <highlight><bold>40</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>40</bold></highlight>B-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> The command Command changes to Write, thus the column addresses CA<highlight><bold>00</bold></highlight> and CA<highlight><bold>01</bold></highlight> are read, and data D<highlight><bold>00</bold></highlight> and D<highlight><bold>01</bold></highlight> from the write data bus are written in and inverted, amplified and latched by the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight> through the write gates <highlight><bold>50</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>50</bold></highlight>A-<highlight><bold>1</bold></highlight>, respectively. After that, the gate select signal TGSel changes to TG<highlight><bold>0</bold></highlight> so as to change the gate signal TG<highlight><bold>0</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>A is turned on so as to allow the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> to store the data of the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> In a state in which the command Command remains Write, the column addresses CA<highlight><bold>10</bold></highlight> and CA<highlight><bold>11</bold></highlight> are read, and data D<highlight><bold>10</bold></highlight> and D<highlight><bold>11</bold></highlight> from the write data bus are written in and inverted, amplified and latched by the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> through the write gates <highlight><bold>50</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>50</bold></highlight>B-<highlight><bold>1</bold></highlight>, respectively. After that, the gate select signal TGSel changes to TG<highlight><bold>1</bold></highlight> so as to change the gate signal TG<highlight><bold>1</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>B is turned on so as to allow the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> to store the data of the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> After that, the command Command changes to PRE precharge) so as to precharge the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight> of the row address RA<highlight><bold>1</bold></highlight>, and thus an equal constant voltage is applied to the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Another example of the memory device according to the embodiment of the invention will be described below with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the parts corresponding to the parts shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> are indicated by the same reference numerals and characters, and the description of these parts is omitted to avoid repetition. Similarly to the memory device shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the memory device shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> has plural, (n&plus;1) pairs of bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; plural, (m&plus;1) word lines WL<highlight><bold>0</bold></highlight>, WL<highlight><bold>1</bold></highlight>, . . . , and WLm which intersect the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn; a matrix of a plurality of D-RAM memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>0</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>0</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>0</bold></highlight>, and MCm-<highlight><bold>0</bold></highlight>&rcub;, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> &lcub;MC<highlight><bold>0</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><bold>1</bold></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , MC(m&minus;1)-<highlight><bold>1</bold></highlight>, and MCm-<highlight><bold>1</bold></highlight>&rcub;, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n </italic></highlight>&lcub;MC<highlight><bold>0</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>1</bold></highlight>-<highlight><italic>n</italic></highlight>, MC<highlight><bold>2</bold></highlight>-<highlight><italic>n</italic></highlight>, . . . , MC(m&minus;1)-n, and MCm-n&rcub;, each of which is connected to an intersection of each bit line and each word line; and a plurality of sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-n, and <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>B-n capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>10</bold></highlight>-<highlight><italic>n</italic></highlight>, each of which comprises a plurality of memory cells, through the bit lines BL<highlight><bold>0</bold></highlight> and BLB<highlight><bold>0</bold></highlight>, BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>, . . . , and BLn and BLBn, via transfer gates <highlight><bold>20</bold></highlight>A and <highlight><bold>20</bold></highlight>B which are turned on and off in accordance with gate signals TG<highlight><bold>0</bold></highlight> and TG<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> In this example, common read gates <highlight><bold>40</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>40</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>40</bold></highlight>-<highlight><italic>n </italic></highlight>and common write gates <highlight><bold>50</bold></highlight>-<highlight><bold>0</bold></highlight>, <highlight><bold>50</bold></highlight>-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>50</bold></highlight>-<highlight><italic>n </italic></highlight>are connected in parallel with the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight>, <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, . . . , and <highlight><bold>30</bold></highlight>A-<highlight><italic>n </italic></highlight>and <highlight><bold>30</bold></highlight>B-n through transfer gates <highlight><bold>20</bold></highlight>C and <highlight><bold>20</bold></highlight>D which are turned on and off in accordance with gate signals TGA<highlight><bold>0</bold></highlight> and TGA<highlight><bold>1</bold></highlight>, respectively. The other configuration of the memory device shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is the same as that of the memory device shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Next, the operation of the memory device shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> will be described with reference to a timing chart shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the parts corresponding to the parts shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> are indicated by the same reference numerals and characters, and thus the description of these parts is omitted to avoid repetition. TGASel represents a gate select signal indicative of either the transfer gate <highlight><bold>20</bold></highlight>C or <highlight><bold>20</bold></highlight>D. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The command Command first indicates ACT so as to activate a row address RA<highlight><bold>0</bold></highlight>, thus the word line WL<highlight><bold>0</bold></highlight> first changes from low level to high level, thus the command Command changes to Read, and thus the gate select signal TGSel changes to TG<highlight><bold>0</bold></highlight> so as to read column addresses CA<highlight><bold>00</bold></highlight> and CA<highlight><bold>01</bold></highlight>. After that, the gate signal TG<highlight><bold>0</bold></highlight> changes from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>A is turned on so as to allow the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight> to amplify and latch &ldquo;1&rdquo; data of the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. Thereafter, the gate select signal TGASel changes to TGA<highlight><bold>0</bold></highlight> so as to change the gate signal TGA<highlight><bold>0</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>C is turned on. Then, the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight> output the amplified data as output data Q<highlight><bold>00</bold></highlight> and Q<highlight><bold>01</bold></highlight> to the read data bus through the read gates <highlight><bold>40</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>40</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The command Command then indicates ACT so as to activate a row address RA<highlight><bold>1</bold></highlight>, thus the word line WL<highlight><bold>1</bold></highlight> first changes from low level to high level, thus the command Command changes to Read, and thus the gate select signal TGSel changes to TG<highlight><bold>1</bold></highlight> so as to read column addresses CA<highlight><bold>10</bold></highlight> and CA<highlight><bold>11</bold></highlight>. After that, the gate signal TG<highlight><bold>1</bold></highlight> changes from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>B is turned on so as to allow the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> to amplify and latch &ldquo;1&rdquo; data of the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. Thereafter, the gate select signal TGASel changes to TGA<highlight><bold>1</bold></highlight> so as to change the gate signal TGA<highlight><bold>1</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>D is turned on. Then, the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> output the amplified data as output data Q<highlight><bold>10</bold></highlight> and Q<highlight><bold>11</bold></highlight> to the read data bus through the read gates <highlight><bold>40</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>40</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The command Command changes to Write, and thus the column addresses CA<highlight><bold>00</bold></highlight> and CA<highlight><bold>01</bold></highlight> are read. The gate select signal TGASel first indicates TGA<highlight><bold>0</bold></highlight> so as to change the gate signal TGA<highlight><bold>0</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>C is turned on. Data D<highlight><bold>00</bold></highlight> and D<highlight><bold>01</bold></highlight> from the write data bus are written in and inverted, amplified and latched by the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight> through the write gates <highlight><bold>50</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>50</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. After that, the gate select signal TGSel changes to TG<highlight><bold>0</bold></highlight> so as to change the gate signal TG<highlight><bold>0</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>A is turned on so as to allow the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> to store the data of the sense amplifiers <highlight><bold>30</bold></highlight>A-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>A-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> In a state in which the command Command remains Write, the column addresses CA<highlight><bold>10</bold></highlight> and CA<highlight><bold>11</bold></highlight> are read. The gate select signal TGASel first indicates TGA<highlight><bold>1</bold></highlight> so as to change the gate signal TGA<highlight><bold>1</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>D is turned on. Data D<highlight><bold>10</bold></highlight> and D<highlight><bold>11</bold></highlight> from the write data bus are written in and inverted, amplified and latched by the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight> through the write gates <highlight><bold>50</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>50</bold></highlight>-<highlight><bold>1</bold></highlight>, respectively. After that, the gate select signal TGSel changes to TG<highlight><bold>1</bold></highlight> so as to change the gate signal TG<highlight><bold>1</bold></highlight> from low level to high level, and thus the transfer gate <highlight><bold>20</bold></highlight>B is turned on so as to allow the memory cells <highlight><bold>10</bold></highlight>-<highlight><bold>0</bold></highlight> and <highlight><bold>10</bold></highlight>-<highlight><bold>1</bold></highlight> to store the data of the sense amplifiers <highlight><bold>30</bold></highlight>B-<highlight><bold>0</bold></highlight> and <highlight><bold>30</bold></highlight>B-<highlight><bold>1</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> After that, the command Command changes to PRE (precharge) so as to precharge the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight> of the row address RA<highlight><bold>1</bold></highlight>, and thus an equal constant voltage is applied to the bit lines BL<highlight><bold>1</bold></highlight> and BLB<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Incidentally, a D-RAM is characterized by that the activation of an address of a row line allows a sense amplifier to read out a few thousands of bits of data, which is then selectively read out by controlling an address of a column line. Generally, the operation of activating the address of the row line so as to prepare data for the reading is very slow, which is a drawback of the D-RAM. The technique for eliminating the drawback is interleaving using a bank structure, which is described in the section &ldquo;Description of the Related Art&rdquo;. More specifically, when data of a bank is being read out, data of another bank is prepared, and thus the latter data can be read out in succession to the former data immediately after the end of reading of the former data. However, the interleaving requires a plurality of banks, and therefore causes a reduction in area efficiency in the case of a small-capacity memory device. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> However, the memories shown in <cross-reference target="DRAWINGS">FIGS. 4 and 6</cross-reference> are each provided with a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with a plurality of memory cells, each of which is connected to each of the pairs of bit lines, through the pairs of bit lines, and the memories are controlled so that read data may be read out successively, when a word line to be activated, of a plurality of word lines is switched to another word line to be activated. Therefore, the above-described memories can minimize a reduction in area efficiency even when the memories have a small capacity, and the memories also enable operation equivalent to the interleaving performed by a memory device having the bank structure (see <cross-reference target="DRAWINGS">FIG. 8</cross-reference>). In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the parts corresponding to the parts shown in <cross-reference target="DRAWINGS">FIGS. 5 and 7</cross-reference> are indicated by the same reference numerals and characters, and thus the description of these parts is omitted to avoid repetition. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> The memories shown in <cross-reference target="DRAWINGS">FIGS. 4 and 6</cross-reference> are each provided with a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with a plurality of memory cells, each of which is connected to each of the pairs of bit lines, through the pairs of bit lines; and read gates and write gates which are connected to a plurality of sense amplifiers connected to a plurality of memory cells. Therefore, when one sense amplifier is being used to write and read data in/from a memory cell, another sense amplifier can be used to sense a subsequent row address, so that an erroneous hit of a page can be prevented. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> When one sense amplifier is being used to write and read data in/from a memory cell, another sense amplifier may be used as a static RAM (an S-RAM). </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> For example, when 2-Mbit blocks are used to manufacture a D-RAM having a storage capacity of 4 Mbits, the D-RAM has a structure of only up to two banks. Therefore, 1-Mbit or 512-Kbit blocks must be used in order that a D-RAM may comprise four banks. However, as described above, the adoption of a system comprising a plurality of sense amplifiers permits manufacturing a D-RAM having functions substantially equivalent to functions of a D-RAM comprising four banks using 2-Mbit blocks. Accordingly, although a larger number of additional sense amplifiers yield a lower area efficiency of a memory device, the memory device is greatly improved in area efficiency as compared to a memory device using 1-Mbit or 512-Kbit blocks. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> According to a first aspect of the invention, a memory device comprises: a matrix of a plurality of memory cells, each of which is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines which intersect the bit lines; a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the plurality of memory cells connected to the pairs of bit lines, through the pairs of bit lines; and a read gate and a write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines, wherein the memory device is controlled so that read data is read out successively, when a word line to be activated, of the plurality of word lines is switched to another word line to be activated. Therefore, the memory device can minimize a reduction in area efficiency even when the memory device has a small storage capacity, can realize operation equivalent to interleaving using the bank structure, can hide the access time to a row line, and can use as an S-RAM any one of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> According to a second aspect of the invention, the memory device of the first aspect comprises a plurality of read gates and a plurality of write gates which are separately connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. Therefore, the memory device can minimize a reduction in area efficiency even when the memory device has a small storage capacity, can realize operation equivalent to interleaving using the bank structure, can hide the access time to a row line, and can use as an S-RAM any one of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> According to a third aspect of the invention, the memory device of the first aspect comprises a common read gate and a common write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. Therefore, the memory device can minimize a reduction in area efficiency even when the memory device has a small storage capacity, can realize operation equivalent to interleaving using the bank structure, can hide the access time to a row line, can use as an S-RAM any one of the plurality of sense amplifiers connected in parallel with the pairs of bit lines, and can have a smaller number of read gates and write gates connected to the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In the memories of the first, second and third aspects, each of the plurality of memory cells comprises a dynamic RAM. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> Having described preferred embodiments of the invention with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments and that various changes and modifications could be effected therein by one skilled in the art without departing from the spirit or scope of the invention as defined in the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A memory device comprising: 
<claim-text>a matrix of a plurality of memory cells, each of which is connected to an intersection of each bit line of a plurality of pairs of bit lines and each word line of a plurality of word lines which intersect the bit lines; </claim-text>
<claim-text>a plurality of sense amplifiers capable of read and write operations independently of one another, which are disconnectedly connected in parallel with the plurality of memory cells connected to the pairs of bit lines, through the pairs of bit lines; and </claim-text>
<claim-text>a read gate and a write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines, </claim-text>
<claim-text>wherein the memory device is controlled so that read data is read out successively, when a word line to be activated, of the plurality of word lines is switched to another word line to be activated. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The memory device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> comprising a plurality of read gates and a plurality of write gates which are separately connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The memory device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> comprising a common read gate and a common write gate which are connected to each of the plurality of sense amplifiers connected in parallel with the pairs of bit lines. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The memory device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein each of the plurality of memory cells comprises a dynamic RAM. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The memory device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein each of the plurality of memory cells comprises a dynamic RAM. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The memory device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein each of the plurality of memory cells comprises a dynamic RAM.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002320A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002320A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002320A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002320A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002320A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002320A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002320A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002320A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002320A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
