// Seed: 3727926274
module module_0 (
    output wire id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    input supply0 id_11,
    output tri id_12,
    input tri id_13
);
  assign id_10 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    output wire id_2,
    input uwire id_3,
    output wand id_4,
    input wire id_5
);
  always @(id_3 - 1'b0 or posedge 1) $display;
  always @(1)
    if (id_0) begin
      id_1 = 1 != id_0;
    end else begin
      id_1 <= id_5 == id_0;
    end
  module_0(
      id_2, id_0, id_0, id_3, id_0, id_3, id_3, id_4, id_3, id_5, id_4, id_0, id_2, id_3
  );
endmodule
