(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h37):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire12;
  wire [(3'h5):(1'h0)] wire11;
  wire signed [(3'h7):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(2'h2):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire4;
  reg signed [(4'hb):(1'h0)] reg6 = (1'h0);
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire5,
                 wire4,
                 reg6,
                 (1'h0)};
  assign wire4 = ({$unsigned((wire3 ? wire3 : wire2))} & wire0[(3'h6):(1'h0)]);
  assign wire5 = $unsigned($signed(wire0));
  always
    @(posedge clk) begin
      reg6 <= (&((!$signed(wire0)) ?
          ((+wire5) >>> wire1) : (wire3[(2'h2):(1'h1)] && $unsigned(wire2))));
    end
  assign wire7 = (wire2[(1'h0):(1'h0)] ?
                     wire5 : $unsigned((((8'hab) <<< wire2) ^ ((8'haf) ~^ reg6))));
  assign wire8 = wire7[(1'h0):(1'h0)];
  assign wire9 = $unsigned($unsigned((wire2[(1'h0):(1'h0)] & $unsigned(wire5))));
  assign wire10 = $signed(($unsigned($signed(wire2)) & (|(wire5 ?
                      wire0 : wire7))));
  assign wire11 = $signed($signed($signed(wire3[(2'h3):(1'h1)])));
  assign wire12 = wire9;
endmodule