<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6885106 - Stacked microelectronic assemblies and methods of making same - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_4ff636b3d23669b7103f3b3a3a18b4cd/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_4ff636b3d23669b7103f3b3a3a18b4cd__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Stacked microelectronic assemblies and methods of making same"><meta name="DC.contributor" content="Philip Damberg" scheme="inventor"><meta name="DC.contributor" content="Craig S. Mitchell" scheme="inventor"><meta name="DC.contributor" content="John B. Riley" scheme="inventor"><meta name="DC.contributor" content="Michael Warner" scheme="inventor"><meta name="DC.contributor" content="Joseph Fjelstad" scheme="inventor"><meta name="DC.contributor" content="Tessera, Inc." scheme="assignee"><meta name="DC.date" content="2002-1-11" scheme="dateSubmitted"><meta name="DC.description" content="A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one atop the other with the first microelectronic element disposed between the second microelectronic element and the dielectric. The dielectric element has opposed first and second surfaces with conductive features exposed at the first surface and terminals exposed on the second surface. Preferably, the contact-bearing face of the first microelectronic element confronts the first surface of the dielectric with at least some of the conductive features being movable with respect to the contacts or terminals. By providing such movable features, joining units have heights of about 300 microns or less may be joined to the terminals thereby reducing the overall height of the microelectronic assembly to 1.2 mm and less."><meta name="DC.date" content="2005-4-26" scheme="issued"><meta name="DC.relation" content="JP:H05144971" scheme="references"><meta name="DC.relation" content="JP:H05166994" scheme="references"><meta name="DC.relation" content="JP:S5275981" scheme="references"><meta name="DC.relation" content="JP:S5661151" scheme="references"><meta name="DC.relation" content="JP:S5731166" scheme="references"><meta name="DC.relation" content="JP:S58178529" scheme="references"><meta name="DC.relation" content="JP:S60194548" scheme="references"><meta name="DC.relation" content="JP:S61101067" scheme="references"><meta name="DC.relation" content="JP:S61120454" scheme="references"><meta name="DC.relation" content="JP:S61137335" scheme="references"><meta name="DC.relation" content="JP:S61255046" scheme="references"><meta name="DC.relation" content="JP:S6129140" scheme="references"><meta name="DC.relation" content="JP:S6318654" scheme="references"><meta name="DC.relation" content="JP:S6471162" scheme="references"><meta name="DC.relation" content="US:4371744" scheme="references"><meta name="DC.relation" content="US:4371912" scheme="references"><meta name="DC.relation" content="US:4558397" scheme="references"><meta name="DC.relation" content="US:4734825" scheme="references"><meta name="DC.relation" content="US:4754316" scheme="references"><meta name="DC.relation" content="US:4761681" scheme="references"><meta name="DC.relation" content="US:4841355" scheme="references"><meta name="DC.relation" content="US:4868712" scheme="references"><meta name="DC.relation" content="US:4941033" scheme="references"><meta name="DC.relation" content="US:4956694" scheme="references"><meta name="DC.relation" content="US:4982265" scheme="references"><meta name="DC.relation" content="US:4994902" scheme="references"><meta name="DC.relation" content="US:4996583" scheme="references"><meta name="DC.relation" content="US:4996587" scheme="references"><meta name="DC.relation" content="US:5028986" scheme="references"><meta name="DC.relation" content="US:5045921" scheme="references"><meta name="DC.relation" content="US:5117282" scheme="references"><meta name="DC.relation" content="US:5128831" scheme="references"><meta name="DC.relation" content="US:5138438" scheme="references"><meta name="DC.relation" content="US:5148265" scheme="references"><meta name="DC.relation" content="US:5148266" scheme="references"><meta name="DC.relation" content="US:5152695" scheme="references"><meta name="DC.relation" content="US:5172303" scheme="references"><meta name="DC.relation" content="US:5173055" scheme="references"><meta name="DC.relation" content="US:5198888" scheme="references"><meta name="DC.relation" content="US:5222014" scheme="references"><meta name="DC.relation" content="US:5239198" scheme="references"><meta name="DC.relation" content="US:5247423" scheme="references"><meta name="DC.relation" content="US:5252857" scheme="references"><meta name="DC.relation" content="US:5266912" scheme="references"><meta name="DC.relation" content="US:5281852" scheme="references"><meta name="DC.relation" content="US:5309324" scheme="references"><meta name="DC.relation" content="US:5311401" scheme="references"><meta name="DC.relation" content="US:5313096" scheme="references"><meta name="DC.relation" content="US:5334875" scheme="references"><meta name="DC.relation" content="US:5347159" scheme="references"><meta name="DC.relation" content="US:5376825" scheme="references"><meta name="DC.relation" content="US:5384689" scheme="references"><meta name="DC.relation" content="US:5397916" scheme="references"><meta name="DC.relation" content="US:5412247" scheme="references"><meta name="DC.relation" content="US:5455740" scheme="references"><meta name="DC.relation" content="US:5518964" scheme="references"><meta name="DC.relation" content="US:5552631" scheme="references"><meta name="DC.relation" content="US:5552963" scheme="references"><meta name="DC.relation" content="US:5585675" scheme="references"><meta name="DC.relation" content="US:5600541" scheme="references"><meta name="DC.relation" content="US:5608265" scheme="references"><meta name="DC.relation" content="US:5616958" scheme="references"><meta name="DC.relation" content="US:5625221" scheme="references"><meta name="DC.relation" content="US:5637536" scheme="references"><meta name="DC.relation" content="US:5656856" scheme="references"><meta name="DC.relation" content="US:5659952" scheme="references"><meta name="DC.relation" content="US:5679977" scheme="references"><meta name="DC.relation" content="US:5701031" scheme="references"><meta name="DC.relation" content="US:5708298" scheme="references"><meta name="DC.relation" content="US:5734555" scheme="references"><meta name="DC.relation" content="US:5751063" scheme="references"><meta name="DC.relation" content="US:5764486" scheme="references"><meta name="DC.relation" content="US:5783870" scheme="references"><meta name="DC.relation" content="US:5784264" scheme="references"><meta name="DC.relation" content="US:5787581" scheme="references"><meta name="DC.relation" content="US:5801072" scheme="references"><meta name="DC.relation" content="US:5801439" scheme="references"><meta name="DC.relation" content="US:5804874" scheme="references"><meta name="DC.relation" content="US:5810607" scheme="references"><meta name="DC.relation" content="US:5829988" scheme="references"><meta name="DC.relation" content="US:5834339" scheme="references"><meta name="DC.relation" content="US:5835988" scheme="references"><meta name="DC.relation" content="US:5859472" scheme="references"><meta name="DC.relation" content="US:5861666" scheme="references"><meta name="DC.relation" content="US:5883426" scheme="references"><meta name="DC.relation" content="US:5910685" scheme="references"><meta name="DC.relation" content="US:5915752" scheme="references"><meta name="DC.relation" content="US:5976913" scheme="references"><meta name="DC.relation" content="US:5977618" scheme="references"><meta name="DC.relation" content="US:6016254" scheme="references"><meta name="DC.relation" content="US:6062879" scheme="references"><meta name="DC.relation" content="US:6093029" scheme="references"><meta name="DC.relation" content="US:6121676" scheme="references"><meta name="DC.relation" content="US:6157080" scheme="references"><meta name="DC.relation" content="US:6174172" scheme="references"><meta name="DC.relation" content="US:6180881" scheme="references"><meta name="DC.relation" content="US:6191368" scheme="references"><meta name="DC.relation" content="US:6194291" scheme="references"><meta name="DC.relation" content="US:6195268" scheme="references"><meta name="DC.relation" content="US:6218848" scheme="references"><meta name="DC.relation" content="US:6225688" scheme="references"><meta name="DC.relation" content="US:6228686" scheme="references"><meta name="DC.relation" content="US:6232152" scheme="references"><meta name="DC.relation" content="US:6239496" scheme="references"><meta name="DC.relation" content="US:6255727" scheme="references"><meta name="DC.relation" content="US:6268649" scheme="references"><meta name="DC.relation" content="US:6274823" scheme="references"><meta name="DC.relation" content="US:6291259" scheme="references"><meta name="DC.relation" content="US:6303997" scheme="references"><meta name="DC.relation" content="US:6313522" scheme="references"><meta name="DC.relation" content="US:6329607" scheme="references"><meta name="DC.relation" content="US:6335565" scheme="references"><meta name="DC.relation" content="US:6369445" scheme="references"><meta name="DC.relation" content="US:6384475" scheme="references"><meta name="DC.relation" content="US:6407456" scheme="references"><meta name="DC.relation" content="US:6462421" scheme="references"><meta name="DC.relation" content="US:6476474" scheme="references"><meta name="DC.relation" content="US:6499216" scheme="references"><meta name="DC.relation" content="US:6561819" scheme="references"><meta name="DC.relation" content="US:6573609" scheme="references"><meta name="DC.relation" content="US:6657286" scheme="references"><meta name="DC.relation" content="US:6736665" scheme="references"><meta name="citation_reference" content="&quot;Megabyte Per Cubic Inch,&quot; Defense Science, May 1988, p. 56."><meta name="citation_reference" content="&quot;Three-Dimensional Packaging,&quot; Defense Science, May 1988, p. 65."><meta name="citation_reference" content="U.S. Appl. No. 07/552,578, filed Jul. 13, 1990, Forthun."><meta name="citation_reference" content="U.S. Appl. No. 09/776,356, filed Feb. 2, 2001."><meta name="citation_reference" content="U.S. Appl. No. 10/656,534, filed Sep. 5, 2003, Bang."><meta name="citation_reference" content="U.S. Appl. No. 60/314,042, filed Aug. 22, 2001, Newsam."><meta name="citation_reference" content="U.S. Appl. No. PCT/US02/26805, filed Aug. 22, 2002, Mohammed."><meta name="citation_patent_number" content="US:6885106"><meta name="citation_patent_application_number" content="US:10/044,121"><link rel="canonical" href="http://www.google.com/patents/US6885106"/><meta property="og:url" content="http://www.google.com/patents/US6885106"/><meta name="title" content="Patent US6885106 - Stacked microelectronic assemblies and methods of making same"/><meta name="description" content="A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one atop the other with the first microelectronic element disposed between the second microelectronic element and the dielectric. The dielectric element has opposed first and second surfaces with conductive features exposed at the first surface and terminals exposed on the second surface. Preferably, the contact-bearing face of the first microelectronic element confronts the first surface of the dielectric with at least some of the conductive features being movable with respect to the contacts or terminals. By providing such movable features, joining units have heights of about 300 microns or less may be joined to the terminals thereby reducing the overall height of the microelectronic assembly to 1.2 mm and less."/><meta property="og:title" content="Patent US6885106 - Stacked microelectronic assemblies and methods of making same"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("86bpU72jN9CBogSDioCwBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407464522.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("AUS"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("86bpU72jN9CBogSDioCwBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407464522.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("AUS"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6885106?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6885106"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6885106&amp;usg=AFQjCNG_6pKYTnlFlSfQro-K6Jou7CVTTw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6885106.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6885106.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6885106" style="display:none"><span itemprop="description">A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one atop the other with the first microelectronic element disposed between the second microelectronic element and the dielectric. The dielectric element has opposed first and second...</span><span itemprop="url">http://www.google.com/patents/US6885106?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6885106 - Stacked microelectronic assemblies and methods of making same</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6885106 - Stacked microelectronic assemblies and methods of making same" title="Patent US6885106 - Stacked microelectronic assemblies and methods of making same"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6885106 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/044,121</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 26, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 11, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 11, 2001</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">044121, </span><span class="patent-bibdata-value">10044121, </span><span class="patent-bibdata-value">US 6885106 B1, </span><span class="patent-bibdata-value">US 6885106B1, </span><span class="patent-bibdata-value">US-B1-6885106, </span><span class="patent-bibdata-value">US6885106 B1, </span><span class="patent-bibdata-value">US6885106B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Philip+Damberg%22">Philip Damberg</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Craig+S.+Mitchell%22">Craig S. Mitchell</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22John+B.+Riley%22">John B. Riley</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Michael+Warner%22">Michael Warner</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Joseph+Fjelstad%22">Joseph Fjelstad</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Tessera,+Inc.%22">Tessera, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6885106.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6885106.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6885106.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (122),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (30),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (45),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6885106&usg=AFQjCNGM7uhg6PgOFLmdjYdC48rwOHt_LA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6885106&usg=AFQjCNEwtVeTVm4tPa03p2MWLB_u4-GXKQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6885106B1%26KC%3DB1%26FT%3DD&usg=AFQjCNFH8DI0yBktF512hOyzjcu7QDpQQg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55420533" lang="EN" load-source="patent-office">Stacked microelectronic assemblies and methods of making same</invention-title></span><br><span class="patent-number">US 6885106 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50817049" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one atop the other with the first microelectronic element disposed between the second microelectronic element and the dielectric. The dielectric element has opposed first and second surfaces with conductive features exposed at the first surface and terminals exposed on the second surface. Preferably, the contact-bearing face of the first microelectronic element confronts the first surface of the dielectric with at least some of the conductive features being movable with respect to the contacts or terminals. By providing such movable features, joining units have heights of about 300 microns or less may be joined to the terminals thereby reducing the overall height of the microelectronic assembly to 1.2 mm and less.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(12)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6885106B1/US06885106-20050426-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6885106B1/US06885106-20050426-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(60)</span></span></div><div class="patent-text"><div mxw-id="PCLM8837292" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A microelectronic assembly comprising:
<div class="claim-text">(a) a dielectric element having an upwardly-facing first surface and a downwardly-facing second surface and having terminals exposed at said second surface; </div>
<div class="claim-text">(b) a first microelectronic element overlying said first surface of said dielectric element; and </div>
<div class="claim-text">(c) a second microelectronic element overlying said first microelectronic element, </div>
<div class="claim-text">said first and second microelectronic elements being electrically connected with said terminals, said terminals being movable with respect to said first microelectronic element, said assembly having a thickness above said terminals of less than 1.2 mm. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. An assembly as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein at least some of said terminals are disposed on a region of said dielectric element beneath said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. An assembly as claimed in <claim-ref idref="CLM-00002">claim 2</claim-ref> further comprising joining units bonded to at least some of said terminals, said joining units having a height of about 300 microns or less.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. An assembly as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref> wherein said height of said joining units is about 150 microns or less.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. An assembly as claimed in <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein said thickness is less than 1 mm.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. An assembly as claimed in <claim-ref idref="CLM-00005">claim 5</claim-ref> wherein said thickness is less than 0.7 mm.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. An assembly as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref> wherein said joining units include solder balls.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. An assembly as claimed in <claim-ref idref="CLM-00007">claim 7</claim-ref> further comprising a substrate having contact pads, at least some of said terminals being connected to said contact pads by said joining units.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. A microelectronic assembly, comprising:
<div class="claim-text">(a) a dielectric element having a first surface, a second surface opposite the first surface and a plurality of electrically conductive terminals exposed on said second surface; </div>
<div class="claim-text">(b) a first microelectronic element having a face surface, a back surface, and a plurality of first contacts exposed on the face surface, wherein said first microelectronic element is disposed over the dielectric element so that the face surface faces toward said dielectric element; </div>
<div class="claim-text">(c) a plurality of first elongated leads, at least some of the first contacts being electrically connected with at least some of the terminals on said dielectric element through said first elongated leads; </div>
<div class="claim-text">(d) a second microelectronic element having a top surface, a bottom surface, and a plurality of second contacts exposed on the top surface, said second microelectronic element being disposed over the first microelectronic element so that the top surface faces away from the dielectric element, and the bottom surface of the second microelectronic element confronts the back surface of the first microelectronic element; and </div>
<div class="claim-text">(e) a plurality of second elongated leads, at least some of the second contacts being electrically connected with at least some of the terminals on said dielectric element through said second elongated leads, </div>
<div class="claim-text">wherein at least some of the terminals are movable with respect to the first contacts. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. An assembly as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref> wherein said first microelectronic element is disposed between said second microelectronic element and said first surface of said dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. An assembly as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein at least some of the terminals are movable with respect to the second contacts.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. An assembly as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising a compliant layer disposed between the surface of the dielectric element and the face surface of the first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. An assembly as claimed in <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising an adhesive disposed between the back surface of the first microelectronic element and the bottom surface of the second microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. An assembly as claimed in <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein said adhesive includes a compliant material.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. An assembly as claimed in <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising an encapsulant disposed over the second leads.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. An assembly as claimed in <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein said encapsulant is further disposed over the top surface of the second microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. An assembly as claimed in <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein said encapsulant is comprised of a high modulus material.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. An assembly as claimed in <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein said encapsulant is comprised of an epoxy.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. An assembly as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein said dielectric element is flexible.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. An assembly as claimed in <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein said dielectric element is comprised of polyimide.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. An assembly as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein at least one of the terminals which is movable with respect to one of the first contacts underlies said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. An assembly as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein at least some of said first leads are bond ribbons.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
      <div class="claim-text">23. An assembly as claimed in <claim-ref idref="CLM-00022">claim 22</claim-ref>, wherein each of said bond ribbons is curved.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
      <div class="claim-text">24. An assembly as claimed in <claim-ref idref="CLM-00022">claim 22</claim-ref>, wherein said dielectric element has at least one aperture extending between said first and second surfaces and bond pads disposed on said second surface, said leads and bond pads being integrally formed with said bond ribbons, and said first leads extend from said first contacts through said aperture.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
      <div class="claim-text">25. An assembly as claimed in <claim-ref idref="CLM-00022">claim 22</claim-ref>, wherein at least some of said second leads are wire bonds.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00026" num="00026" class="claim">
      <div class="claim-text">26. An assembly as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein at least some of said first leads are wire bonds.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
      <div class="claim-text">27. An assembly as claimed in <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein said dielectric element has at least one aperture extending between said first and second surfaces and bond pads disposed on said second surface, and said first leads extend from said first contacts through said aperture to said bond pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
      <div class="claim-text">28. An assembly as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising
<div class="claim-text">(f) a third microelectronic element disposed over the second microelectronic element, said third microelectronic element having a top surface facing away from the first surface of the dielectric element and a bottom surface facing toward the top surface of the second microelectronic element, and a plurality of third contacts exposed on the top surface of the third microelectronic element; and </div>
<div class="claim-text">(g) a plurality of third elongated leads electrically connecting at least some of the third contacts with some of the terminals. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
      <div class="claim-text">29. An assembly as claimed in <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein at least some of said third leads are wire bonds.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
      <div class="claim-text">30. An assembly as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein said first and second microelectronic elements are semiconductor chips.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00031" num="00031" class="claim">
      <div class="claim-text">31. An assembly as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein said first microelectronic element is comprised of two semiconductor chips which are disposed side by side and said second microelectronic element is disposed over both said chips.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
      <div class="claim-text">32. An assembly as claimed in <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising an additional microelectronic element disposed on the second surface of the dielectric element, said additional microelectronic element underlying at least a portion of the first microelectronic element.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00033" num="00033" class="claim">
      <div class="claim-text">33. A microelectronic assembly comprising:
<div class="claim-text">(a) first and second microelectronic elements, each said microelectronic element having a face surface, a back surface and opposite first and second edges extending between the face and back surfaces of such element, said second microelectronic element overlying said first microelectronic element with the face surface of the second microelectronic element confronting a surface of the first microelectronic element, said microelectronic elements being staggered so that a first edge region of the second microelectronic element face surface adjacent the first edge of the second microelectronic element projects in beyond the first microelectronic element and so that the second edge of the second microelectronic element does not project beyond the first microelectronic element, said second microelectronic element having contacts exposed on said face surface of said second microelectronic element within said first edge region, said first microelectronic element having contacts exposed on its face surface; </div>
<div class="claim-text">(b) a dielectric element having first and second surfaces, said first and second microelectronic elements being disposed over said first surface of said dielectric element with said first microelectronic element between said dielectric element and said second microelectronic element; </div>
<div class="claim-text">(c) electrically conductive features on said dielectric element; and </div>
<div class="claim-text">(d) leads extending between at least some of said contacts of each said microelectronic element and at least some of said conductive features on said dielectric element. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
      <div class="claim-text">34. An assembly as claimed in <claim-ref idref="CLM-00033">claim 33</claim-ref> wherein said conductive features include terminals exposed on said second surface of said dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00035" num="00035" class="claim">
      <div class="claim-text">35. An assembly as claimed in <claim-ref idref="CLM-00033">claim 33</claim-ref> wherein said face surface of said second microelectronic element confronts said rear surface of said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00036" num="00036" class="claim">
      <div class="claim-text">36. An assembly as claimed in <claim-ref idref="CLM-00035">claim 35</claim-ref> wherein said contacts of said first microelectronic element are disposed in a first edge region of the face surface of the first microelectronic element adjacent the first edge thereof, and where said first edge region of said second microelectronic element projects beyond said first edge of said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00037" num="00037" class="claim">
      <div class="claim-text">37. An assembly as claimed in <claim-ref idref="CLM-00036">claim 36</claim-ref> wherein said dielectric element has a first edge and said first edge regions of said first and second microelectronic elements project beyond said first edge of said dielectric element, and wherein said leads extend around said first edge of said dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00038" num="00038" class="claim">
      <div class="claim-text">38. An assembly as claimed in <claim-ref idref="CLM-00037">claim 37</claim-ref> wherein said conductive features include bond pads exposed on said second surface of said dielectric element adjacent said first edge of said dielectric element, and wherein said leads include wire bonds extending between said contacts of said microelectronic elements and said bond pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00039" num="00039" class="claim">
      <div class="claim-text">39. An assembly as claimed in <claim-ref idref="CLM-00037">claim 37</claim-ref> wherein said first and second microelectronic elements are substantially identical to one another.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00040" num="00040" class="claim">
      <div class="claim-text">40. An assembly as claimed in <claim-ref idref="CLM-00038">claim 38</claim-ref> wherein said conductive features include only a single layer of metallization.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00041" num="00041" class="claim">
      <div class="claim-text">41. An assembly as claimed in <claim-ref idref="CLM-00033">claim 33</claim-ref> further comprising a substrate having contact pads, and joining elements connecting at least some of said terminals to said contact pads.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00042" num="00042" class="claim">
      <div class="claim-text">42. A microelectronic assembly including:
<div class="claim-text">(a) a dielectric element having first and second surfaces; </div>
<div class="claim-text">(b) conductive features on said dielectric element including elongated traces, terminals connected to said traces, bond ribbons formed integrally with at least some of said traces, and bond pads formed integrally with others of said traces, said terminals being exposed on said second surface of said dielectric element; </div>
<div class="claim-text">(c) first and second microelectronic elements, each said microelectronic element having a face surface, a back surface and contacts exposed on the face surface of the microelectronic element, said first microelectronic element overlying the first surface of the dielectric element with the face surface of the first microelectronic element facing downwardly toward the first surface of the dielectric element and with the back surface of the first microelectronic element facing upwardly away from the dielectric element, the second microelectronic element overlying the first microelectronic element; </div>
<div class="claim-text">(d) wire bonds connecting the contacts of the second microelectronic element with said bond pads, said bond ribbons extending to the contacts of the first microelectronic element. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00043" num="00043" class="claim">
      <div class="claim-text">43. An assembly as claimed in <claim-ref idref="CLM-00042">claim 42</claim-ref> wherein said face surface of said second microelectronic element faces upwardly away from said dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00044" num="00044" class="claim">
      <div class="claim-text">44. An assembly as claimed in <claim-ref idref="CLM-00043">claim 43</claim-ref> wherein each said microelectronic element has opposite first and second edges extending between its face and back surfaces, and wherein said contacts of each said microelectronic element are disposed in an edge region adjacent the first edge of that microelectronic element, said first edge of said second microelectronic element being disposed adjacent the second edge of said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00045" num="00045" class="claim">
      <div class="claim-text">45. An assembly as claimed in <claim-ref idref="CLM-00044">claim 44</claim-ref> wherein said first and second microelectronic elements are substantially identical to one another.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00046" num="00046" class="claim">
      <div class="claim-text">46. An assembly as claimed in <claim-ref idref="CLM-00042">claim 42</claim-ref> wherein said conductive features include only a single layer of metallization.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00047" num="00047" class="claim">
      <div class="claim-text">47. An assembly as claimed in <claim-ref idref="CLM-00042">claim 42</claim-ref> further comprising a substrate having contact pads, at least some of said terminals being connected to said contact pads by said joining units.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00048" num="00048" class="claim">
      <div class="claim-text">48. A stacked microelectronic assembly, comprising:
<div class="claim-text">a) a first subassembly comprising; 
<div class="claim-text">i) a first microelectronic element; </div>
<div class="claim-text">ii) a first dielectric element having first and second surfaces and conductive features on said first dielectric element including a plurality of first terminals and first lands, said first terminals and first lands being exposed on said second surface, said first microelectronic element overlying said first surface of said first dielectric element and being electrically connected with at least some of said conductive features on said first dielectric element; </div>
</div>
<div class="claim-text">b) a second subassembly comprising; 
<div class="claim-text">iii) a second microelectronic element; and </div>
<div class="claim-text">iv) a second dielectric element having first and second surfaces and conductive features on said second dielectric element including second lands exposed on said second surface of said second dielectric element, wherein the second surface of the first dielectric element and the second surface of the second dielectric element confront each other and said first lands overlie said second lands and are electrically connected thereto; and </div>
</div>
<div class="claim-text">c) joining units connected to at least some of said terminals of said first subassembly and projecting from said second surface of said first dielectric element beyond said second subassembly. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00049" num="00049" class="claim">
      <div class="claim-text">49. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref> wherein said terminals are disposed in a peripheral region of said first dielectric element and said first lands are disposed in a central region of said first dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00050" num="00050" class="claim">
      <div class="claim-text">50. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref> wherein at least some of said first lands underlie the first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00051" num="00051" class="claim">
      <div class="claim-text">51. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said first and second lands are solder-bonded to one another.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00052" num="00052" class="claim">
      <div class="claim-text">52. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said terminals are movable with respect to said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00053" num="00053" class="claim">
      <div class="claim-text">53. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said second lands are movable with respect to said second microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00054" num="00054" class="claim">
      <div class="claim-text">54. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said conductive features on said second dielectric element include traces extending from at least some of said lands along said second dielectric element and bond ribbons formed integrally with said traces, said bond ribbons being connected with said second microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00055" num="00055" class="claim">
      <div class="claim-text">55. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein, said first microelectronic subassembly comprising a third microelectronic element overlying said first microelectronic element and being electrically connected with said at least some of said conductive features on said first dielectric element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00056" num="00056" class="claim">
      <div class="claim-text">56. An assembly as claimed in <claim-ref idref="CLM-00055">claim 55</claim-ref>, at least one of said conductive features on said first dielectric element being movable with respect to at least said first microelectronic element.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00057" num="00057" class="claim">
      <div class="claim-text">57. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said first microelectronic element comprises a face surface, a back surface, and a plurality of first contacts exposed on the face surface and is disposed over said first dielectric element with said face surface confronting said first dielectric element, said first microelectronic subassembly comprising
<div class="claim-text">a plurality of first elongated leads, electrically connecting at least some of the first contacts with at least some of said conductive features on said first dielectric element; </div>
<div class="claim-text">a third microelectronic element having a top surface, a bottom surface, and a plurality of second contacts exposed on the top surface, said third microelectronic element being disposed over the first microelectronic element so that the top surface faces away from the first dielectric element and the bottom surface confronts the back surface of the first microelectronic element; and </div>
<div class="claim-text">a plurality of second elongated leads, at least some of the second contacts being electrically connected with at least some of said conductive features on said first dielectric element through said second elongated leads. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00058" num="00058" class="claim">
      <div class="claim-text">58. An assembly as claimed in <claim-ref idref="CLM-00057">claim 57</claim-ref>, at least one of said conductive features on said first dielectric element being disposed beneath said face surface of said first microelectronic element and movable with respect to at least one of said first contacts.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00059" num="00059" class="claim">
      <div class="claim-text">59. An assembly as claimed in <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said first microelectronic element comprises
<div class="claim-text">first and second semiconductor chips, each said semiconductor chip having a face surface, a back surface and first and second edges extending between the face and back surfaces, said second semiconductor chip overlying said first semiconductor chip with the face surface of the second chip confronting a surface of the first chip with the first edges of said first chips disposed adjacent the first edge of said second chip, said chips being staggered so that an edge region of the second chip face surface adjacent the first edge of the second chip projects in a first lateral direction beyond the first edge of the first chip and so that the second edge of the second chip does not project beyond the second edge of the first chip, said second chip having contacts exposed on said face surface of said second chip within said first edge region, said first chip having contacts exposed on its face surface, </div>
<div class="claim-text">said first and second chips being disposed over said first surface of said first dielectric element with said first chip between said first dielectric element and said second chip; and </div>
<div class="claim-text">leads extending between at least some contacts of each said chip and said at least some of said conductive features on said first dielectric element. </div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00060" num="00060" class="claim">
      <div class="claim-text">60. An assembly as claimed in <claim-ref idref="CLM-00059">claim 59</claim-ref>, wherein said conductive features on said first dielectric element include elongated traces, at least some of said first terminals being electrically connected with said traces, bond ribbons formed integrally with at least some of said traces, and bond pads formed integrally with others of said traces, said first microelectronic element comprising
<div class="claim-text">first and second semiconductor chips, each said semiconductor chip having a face surface, a back surface and contacts exposed on the face surface of the chip, said first chip overlying the first dielectric element with the face surface of the first chip confronting the first surface of the first dielectric element and with the back surface of the first chip facing upwardly away from the first dielectric element, the second chip overlying the first chip; and </div>
<div class="claim-text">wire bonds connecting the contacts of the second chip with said bond pads, said bond ribbons extending to the contacts of the first chip.</div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15859836" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS-REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">The present application claims benefit of U.S. Provisional Patent Application No. 60/261,059 filed Jan. 11, 2001, the disclosure of which is incorporated by reference herein.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">The present invention relates to stacked microelectronic assemblies and methods of making such assemblies, to methods of forming such assemblies and to components useful in such assemblies.</p>
    <p num="p-0004">Semiconductor chips are commonly provided as individual, prepackaged units. A standard chip has a flat, rectangular body with a large front face having contacts connected to the internal circuitry of the chip. Each individual chip typically is mounted in a package, which in turn is mounted on a circuit panel such as a printed circuit board and which connects the contacts of the chip to conductors of the circuit panel. In many conventional designs, the chip package occupies an area of the circuit panel considerably larger than the area of the chip itself. As used in this disclosure with reference to a flat chip having a front face, the area of the chip should be understood as referring to the area of the front face. In flip chip designs, the front face of the chip confronts the face of the circuit panel and the contacts on the chip are bonded directly to the circuit panel by solder balls or other connecting elements. The flip chip design provides a relatively compact planar arrangement; each chip occupies an area of the circuit panel equal to or slightly larger than the area of the chip front face. However, this approach suffers from cost and reliability problems. As disclosed, for example, in certain embodiments of commonly assigned U.S. Pat. Nos. 5,148,265 5,148,266, and 5,679,977 the disclosures of which are incorporated herein by reference certain innovative mounting techniques offer compactness approaching or equal to that of conventional flip chip bonding without the reliability and testing problems commonly encountered in that approach. A Package which can accommodate a single chip in an area of the circuit panel equal to or slightly larger than the area of the chip itself are commonly referred to as chip size packages.</p>
    <p num="p-0005">Besides minimizing the planar area of the circuit panel occupied by a microelectronic assembly, it is also desirable to produce a chip package that presents a low overall height or dimension perpendicular to the plane of the circuit panel. Such thin microelectronic packages allow for placement of a circuit panel having the packages mounted thereon in close proximity to neighboring structures, thus reducing the overall size of the product incorporating the circuit panel.</p>
    <p num="p-0006">Various proposals have been advanced for providing plural chips in a single package or module. In a conventional multi-chip module, the chips are mounted side-by-side on a single package substrate, which in turn can be mounted to the circuit panel. This approach offers only limited reduction in the aggregate area of the circuit panel occupied by the chips. The aggregate area is still greater than the total surface area of the individual chips in the module. It has also been proposed to package plural chips in a stacked arrangement, i.e., an arrangement where plural chips are placed one on top of another. In a stacked arrangement, several chips can be mounted in an area of the circuit panel that is less than the total area of the chips. Certain stacked chip arrangements are disclosed, for example, in certain embodiments of the aforementioned '977 and '265 patents and in U.S. Pat. No. 5,347,159, the disclosure of which is incorporated herein by reference. U.S. Pat. No. 4,941,033, also incorporated herein by reference, discloses an arrangement in which chips are stacked on top of another and interconnected with one another by conductors on so-called wiring films associated with the chips.</p>
    <p num="p-0007">Another approach is presented in commonly assigned U.S. Pat. Nos. 6,121,676; 6,225,688; and U.S. patent application Ser. No. 09/776,356 filed Feb. 2, 2001, the disclosures of which are incorporated herein by reference. The stacked microelectronic assemblies disclosed certain preferred embodiments of these patents and application include a flexible substrate having a plurality of attachment sites and conductive elements and a plurality of chips connected thereto. The flexible substrate is folded so as to stack the chips in substantially vertical alignment with one another. The resulting stacked assemblies typically have at least one layer of flexible substrate for every one or two chips in the stack which adds to the overall thickness of the assembly.</p>
    <p num="p-0008">Certain preferred embodiments of U.S. Pat. No. 5,861,666, the disclosure of which is incorporated herein by reference, disclose an assembly of plural chip-bearing units vertically stacked one atop the other. Each unit includes a small panel or interposer and a semiconductor chip mounted thereto. The assembly also includes compliant layers disposed between the chips and the interposers so as to permit relative movement of the chips and interposers to compensate for thermal expansion and contraction of the components. The units are stacked so that the chips overlie one another, and are electrically interconnected with one another as, for example, by solder balls connecting conductive features of adjacent interposers to one another. The presence of an interposer in each unit contributes to the thickness of the stack.</p>
    <p num="p-0009">Still further improvements in stacked chip assemblies would be desirable. Stacked chip assemblies should deal effectively with the problems associated with heat generation in stacked chips. Chips dissipate electrical power as heat during operation. Where chips are stacked one atop the other, it is difficult to dissipate the heat generated by the chips in the middle of the stack. Also, chips and circuit panels undergo substantial thermal expansion and contraction during operation. Differences in thermal expansion and contraction can impose significant mechanical strain on elements of the assembly, including the electrical connections. Moreover, the assembly should be simple, reliable and easily fabricated in a cost-effective manner.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0010">One aspect of the present invention provides stacked microelectronic assemblies having a low overall height. In preferred embodiments, according to this aspect of the invention, first and second microelectronic elements are provided, one stacked on top of the other, the first microelectronic element overlies a dielectric element. The microelectronic elements may be semiconductor chips or other elements. One or both of the microelectronic elements are electrically connected to terminals on the dielectric element. The preferred assemblies have an overall thickness above the terminals of less than 1.2 mm. Preferably, joining units as, for example, solder balls, having a height of about 300 microns or less, more preferably 150 microns or less, are bonded to at least some of the terminals. The terminals on the dielectric element most preferably are movable relative to the first microelectronic element. In certain, more preferred embodiments, at least some of the terminals are disposed on a region of the dielectric element beneath the first microelectronic element. In the preferred assemblies according to this aspect of the invention, the various elements cooperate to provide an stacked chip assembly with both low height and high reliability. Because the terminals are movable relative to the bottom chip in the stack, the joining units will be subjected to relatively little deformation during manufacture and use. This facilitates the use of relatively low-height joining units such as small solder balls while maintaining acceptable stresses in the joining units or solder balls and hence maintaining acceptable reliability in the finished product. The low height of the assembly above the terminals coacts with the low height of the joining unit to provide an assembly with low overall height.</p>
    <p num="p-0011">A stacked assembly according to a further aspect of the invention provide includes a dielectric element having oppositely-facing first and second surfaces and a plurality of electrically conductive terminals exposed on the second surface. First and second microelectronic elements are provided, each with a respective face surface, back surface and plurality of contacts exposed on the face surface. The microelectronic elements are positioned in a back-to-back configuration, preferably with the first microelectronic element disposed between the second element and the first surface of the dielectric element. In this arrangement, the first microelectronic element is disposed in face-down orientation, with its face surface facing toward the dielectric element, whereas the second microelectronic element is disposed in face-up orientation, with its face surface facing upwardly, away from the dielectric element.</p>
    <p num="p-0012">At least some of the contacts of the first and second microelectronic elements are electrically connected to the terminals of the dielectric element through first and second elongated leads, respectively. At least some of the terminals are movable with respect to the contacts of the first microelectronic element. Some preferred embodiments according to this aspect of the invention use employ wire bonds as first leads and as second leads. Particularly preferred structures according to this aspect of the invention can provide the required connections in a stacked structure using a dielectric element which incorporates all of the terminals and traces required to connect the terminals with the leads in a single layer of metallic features. Thus, the dielectric element with traces and terminals thereon can be provided as a single metal tape, using low-cost fabrication techniques. Still other preferred embodiments employ bond ribbons as the first leads and wire bonds as the second leads. The bond ribbons may be formed integrally with conductive traces on the dielectric element. Here again, the most preferred structures can be fabricated using a single layer of metallic features to form the traces, terminals and bond ribbons.</p>
    <p num="p-0013">A stacked assembly according to a further aspect of the invention includes a dielectric element having conductive features thereon including elongated traces with terminals connected thereto, bond ribbons formed integrally with at least some of the traces, and bond pads formed integrally with others of the traces. First and second microelectronic elements such as semiconductor chips are provided, with the contact-bearing face surface of the first microelectronic element confronting the dielectric element and the second microelectronic element overlying the back surface of the first microelectronic element. Wire bonds connect the contacts of the second microelectronic element to the bond pads, and the bond ribbons extend to the contacts of the first microelectronic element. Preferably, the first and second microelectronic elements are substantially identical to one another and have each has its contacts disposed in a regions adjacent to an edge of the microelectronic element. More preferably, the contact-bearing edge regions of the first and second microelectronic elements are remote from one another.</p>
    <p num="p-0014">A microelectronic assembly according to a further aspect of the invention also includes first and second microelectronic elements such as semiconductor chips. Each microelectronic element has a face surface, a back surface and first and second edges extending between the face and back surfaces. The second microelectronic element overlies the first microelectronic element with the face surface of the second microelectronic element confronting a surface of the first microelectronic element. The microelectronic elements are staggered so that a first edge region of the second chip face surface adjacent the first edge of the second chip projects beyond first chip but the second edge of the second chip does not project beyond the first chip. For example, The two chips may be identical to one another, and the center of the second chip may be offset from the center of the first chip in a lateral direction, parallel to the plane of the face and back surfaces of the chips. The second chip has contacts within the projecting first edge region of its face surface. The first chip has contacts exposed on its face surface.</p>
    <p num="p-0015">The assembly according to this aspect of the invention also includes a dielectric element having first and second surfaces, the first and second chips being disposed over said first surface of said dielectric element with the first chip between the dielectric element and the second chip. Electrically conductive features as, for example, traces and terminals, are provided on the dielectric element. Leads extend between at least some contacts of each chip and at least some of the conductive features on the dielectric element. The projecting edge region of the second chip face surface provides access to the second chip for connection of the leads.</p>
    <p num="p-0016">In one preferred arrangement according to this aspect of the invention, the face surface of the second microelectronic element confronts the rear surface of the first chip, and both chips are disposed in face-down orientation. The contacts of the first chip may be disposed in a first edge region of the first chip front surface adjacent the first edge thereof, and the first edge of the first chip may be disposed adjacent the first edge of the second chip.</p>
    <p num="p-0017">The edge regions of the first and second chips may project beyond a first edge of the dielectric element, and leads may extend around this edge of the dielectric element to conductive features of the dielectric element on the second surface. For example, where the conductive features on the dielectric element include bond pads exposed on the second surface of the dielectric element, wire bonds can extend around the first edge of the dielectric element.</p>
    <p num="p-0018">Yet another aspect of the invention provides a stacked microelectronic assembly that includes a first subassembly, comprising a first microelectronic element and a first dielectric element, and a second subassembly, comprising a second microelectronic element and a second dielectric element. The first and second subassemblies are electrically interconnected with each other and arranged in a stacked arrangement relative to each other. The first dielectric element includes a plurality of terminals and first lands exposed on a surface that is opposite the surface that confronts the first microelectronic element. The second dielectric element has second lands exposed on a surface of the second dielectric element that is opposite the surface that confronts the second microelectronic element. The first and second subassemblies are arranged so that the respective land-bearing surfaces of the dielectric elements confront each other with the first lands overlying the second lands and being electrically connected thereto. Joining units connected to at least some of the terminals of the first subassembly project beyond the second subassembly. Preferably, the terminals of the first subassembly are disposed within a peripheral region of a dielectric element and the lands disposed within a central region, more preferably underlying the first microelectronic element. The lands of the first or second subassemblies are movable with respect to the respective microelectronic elements. As further explained below, preferred assemblies according to this aspect of the invention provide a relatively compact structure and also facilitate testing of the individual subassemblies prior to joining of the subassemblies.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 1A</figref> is a diagrammatic sectional elevational view of a stacked assembly according to one embodiment of the present invention.</p>
      <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 1B</figref> is a fragmentary, diagrammatic sectional view on an enlarged scale depicting the area indicated at <b>1</b>B in FIG. <b>1</b>A.</p>
      <p num="p-0021"> <figref idrefs="DRAWINGS">FIGS. 2A-2B</figref> are views similar to <figref idrefs="DRAWINGS">FIG. 1</figref> but depicting other embodiments of the present invention.</p>
      <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a view similar to <figref idrefs="DRAWINGS">FIG. 2</figref> but depicting yet another embodiment of the present invention.</p>
      <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 4</figref> is side view similar to <figref idrefs="DRAWINGS">FIG. 1</figref> but depicting another embodiment of the present invention.</p>
      <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a fragmentary, diagrammatic view depicting steps of forming an electrical connection of a type illustrated in FIG. <b>4</b>.</p>
      <p num="p-0025"> <figref idrefs="DRAWINGS">FIGS. 6</figref>, <b>7</b>, and <b>8</b> are views similar to <figref idrefs="DRAWINGS">FIG. 1</figref> but depicting further embodiments of the present invention.</p>
      <p num="p-0026"> <figref idrefs="DRAWINGS">FIGS. 9A and 9B</figref> are diagrammatic sectional elevational views of subassemblies used in an assembly according to another embodiment of the present invention.</p>
      <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 9C</figref> is a diagrammatic sectional elevational view of an assembly incorporating the subassemblies of <figref idrefs="DRAWINGS">FIGS. 9A and 9B</figref>.</p>
      <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a view similar to <figref idrefs="DRAWINGS">FIG. 10C</figref> but depicting another embodiment of the present invention.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p num="p-0029">As shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, a stacked microelectronic assembly <b>110</b> according to one embodiment of the present invention includes a first microelectronic element <b>10</b> and a second microelectronic element <b>20</b>. Microelectronic element <b>10</b> has a face surface <b>11</b> and a back surface <b>12</b> opposite the face surface. Electrical contacts <b>15</b> are exposed on face surface <b>11</b>. Microelectronic element <b>20</b> is arranged similarly to microelectronic element <b>10</b>, in that it has face surface <b>21</b>, a back surface <b>22</b> opposite the face surface and electrical contacts <b>25</b> are exposed on face surface <b>21</b>. In the embodiment of <figref idrefs="DRAWINGS">FIG. 1</figref>, each microelectronic element <b>10</b> and <b>20</b> is a conventional semiconductor chip. The contacts <b>15</b> on the first microelectronic element are disposed in a area array or array of contacts at substantially equal distances over the area of face surface <b>11</b>, whereas the contacts <b>25</b> are disposed in two rows adjacent opposite edges of such surface.</p>
    <p num="p-0030">The assembly also includes a dielectric element <b>50</b> has a first surface <b>51</b> and a second surface <b>52</b> with electrically conductive terminals <b>56</b> exposed on the second surface. As used in this disclosure, a statement that a conductive feature such as a terminal, contact, bonding pad or the like is exposed on a surface of a structure means that it is accessible to be electrically connected with another conductive element which approaches the surface. The conductive feature may be flush with the specified surface, may project outwardly from such surface, or may be recessed relative to such surface. For example, as best seen in <figref idrefs="DRAWINGS">FIG. 1B</figref>, terminals <b>56</b> are recessed from the second surface <b>52</b> of the dielectric element, but are exposed on the second surface <b>52</b> through holes <b>57</b> in the dielectric element. Preferably, dielectric element <b>50</b> comprises a layer of flexible material (FIG. <b>1</b>A), such as a layer of polyimide, BT resin or other dielectric material of the type commonly utilized for making tape automated bonding (TAB) tapes. Dielectric element <b>50</b> also includes additional conductive features including bond pads <b>55</b> exposed on first surface <b>51</b>, conductive traces <b>53</b> as well as leads <b>70</b> in the form of bond ribbons formed integrally with some of the traces. The dielectric element may further include a solder mask layer <b>58</b> (<figref idrefs="DRAWINGS">FIG. 1B</figref>) defining the first surface, with apertures or holes at bond pads <b>55</b>. Traces connect the various conductive features to each other. Preferably, at least some of leads <b>70</b> are connected to at least some of the terminals <b>56</b>, whereas at least some bond pads <b>55</b> are also connected to at least some of the terminals. Some or all of the bond pads may be connected with some or all of leads <b>70</b>. Most preferably, all of the aforementioned conductive features on the dielectric element are formed from a single layer of metal. This avoids the need for precise registration between multiple layers of metallic features and formation of interconnections between such layers during manufacture of the dielectric element. Additional metallic features (not shown) such as conductive planes for use as ground planes or power distribution planes may be provide.</p>
    <p num="p-0031">Microelectronic element <b>10</b> is disposed over first surface <b>51</b> in a downwardly-facing orientation with face surface <b>11</b> confronting upwardly-facing first surface <b>51</b>. Second microelectronic element <b>20</b> overlies first element <b>10</b> with face surface <b>21</b> in an upwardly-facing direction. One result of this arrangement is that back surfaces <b>12</b> and <b>22</b> confront each other in a back-to-back configuration. With regard to the present disclosure, terms such as downwardly or upwardly are used to describe directions that are opposed to each other without regard to any gravitational frame of reference. Similarly, terms such as over and under, or above and below are used to describe the relative positions of elements of an assembly within the frame of reference of the assembly itself.</p>
    <p num="p-0032">It is preferred, although not necessary to the invention, that microelectronic elements <b>10</b> and <b>20</b> are attached to each other by means such as adhesive layer <b>65</b>. Adhesive <b>65</b> may be a die attach adhesive, and may comprised of low elastic modulus material such as a silicone elastomer. However, where the two microelectronic elements are conventional semiconductor chips formed from the same material, they will tend to expand and contract in unison in response to temperature changes, and accordingly a relatively rigid attachment as, for example, a thin layer of a high-modulus adhesive or a solder can be employed.</p>
    <p num="p-0033">Contacts <b>15</b> are electrically connected to the bond ribbon leads <b>70</b>. The bond ribbons may be of the type described in U.S. Pat. No. 5,518,964, the disclosure of which is incorporated by reference herein. As disclosed in certain embodiments of the '964 patent, the bond ribbons may be initially formed in place on the first surface of the dielectric element, and may initially extend in the plane of such surface. The bond ribbons may be connected to the contacts <b>15</b> of the first microelectronic element, and may be deformed to the vertically-extensive disposition depicted in <figref idrefs="DRAWINGS">FIGS. 1A and 1B</figref> by moving the first microelectronic element <b>10</b> and the dielectric element away from one another after bonding the ribbons to the contacts of the first microelectronic element. Related bond ribbon configurations and methods of forming bond ribbons are discussed in U.S. Pat. Nos. 6,329,607; 6,228,686; 6,191,368; 5,976,913; and 5,859,472, the disclosures of which are also incorporated by reference herein.</p>
    <p num="p-0034">Contacts <b>25</b> of the second microelectronic element <b>20</b> are electrically connected to bonding pads <b>55</b>, and hence to terminals <b>56</b>, by second leads <b>75</b> in the form of wire bonds. The wire bonds or second leads extend downwardly to the dielectric element and bonding pads past the edges of the first microelectronic element <b>10</b>. The wire bonds may be formed by conventional wire bonding equipment and techniques. The wire bonding operation may be performed before the first microelectronic element <b>10</b> is moved away from the dielectric element <b>50</b>. For example, the first and second microelectronic elements may be attached to one another in back-to-back disposition by die attach material as discussed above; then the contacts <b>15</b> of the first microelectronic element <b>10</b> may be connected to the bond ribbons; then the wire bonding operation may be performed and finally the attached microelectronic elements may be moved away from the dielectric element <b>50</b>. During the wire bonding operation, the face surface <b>11</b> of the element <b>10</b> abuts the dielectric element, which in turn may abut a support fixture (not shown) so as to provide a firm support during the wire bonding operation.</p>
    <p num="p-0035">As illustrated in <figref idrefs="DRAWINGS">FIG. 1A</figref>, at least some of the terminals <b>56</b> are disposed beneath face surface <b>11</b> of microelectronic element <b>10</b>. At least some of the terminals <b>56</b> are moveable with respect to the first microelectronic element <b>10</b> and hence with respect to at least some of contacts <b>15</b>.</p>
    <p num="p-0036">In preferred embodiments, stacked assembly <b>110</b> also includes a spacer layer <b>61</b> disposed between face surface <b>11</b> of microelectronic element <b>10</b> and first surface <b>51</b> of dielectric element <b>51</b>. As disclosed in the '964 patent, the spacer layer may be formed by injecting a curable material around the leads during or after movement of the microelectronic element <b>10</b> away from the dielectric element. Desirably, spacer layer <b>61</b> is made of a compliant material that allows movement of dielectric element <b>50</b>, and hence movement of terminals <b>56</b>, relative to contacts <b>15</b>. Preferred materials for such compliant layers include epoxies and silicones, with flexibilized epoxies and silicone elastomers being particularly preferred. The leads <b>70</b> and <b>75</b> are flexible to permit such movement. Assembly <b>110</b> may include an encapsulant <b>90</b> that covers elongated leads <b>75</b> and protects the microelectronic elements. In embodiments that do not include a separate spacer layer <b>61</b>, the encapsulant may also be provided between the face surface <b>11</b> and first surface <b>51</b>, preferably surrounding leads <b>70</b>, and may fill open spaces between microelectronic elements <b>10</b> and <b>20</b> Preferred encapsulants comprise flexibilized epoxies or silicone elastomers. Where the encapsulant is formed separately from the spacer layer, the encapsulant desirably has a modulus of elasticity that is greater than the modulus of elasticity of the spacer layer <b>61</b>.</p>
    <p num="p-0037">The stacked assembly may further include a plurality of joining units, such as eutectic solder balls <b>81</b>. Solder balls <b>81</b> are attached to terminals <b>56</b>, and hence are electrically interconnected to at least some of the bond pads <b>55</b>, second leads <b>75</b> and second contacts <b>25</b>, as well as to at least some of the first or ribbon leads <b>70</b> and first contacts <b>15</b>. Other types of joining units such as solid-core solder balls, masses or balls of a diffusion-bonding or eutectic bonding alloy, masses of a conductive polymer composition, or the like may be employed.</p>
    <p num="p-0038">In use, the assembly is mounted on a circuit panel such as a circuit board <b>91</b> having contact pads <b>93</b>. The second surface <b>52</b> of the dielectric element faces downwardly toward the circuit board, and joining units <b>81</b> are bonded to the contact pads of the circuit board, thus connecting the contact pads to the microelectronic elements. The contact pads of the circuit board are connected by traces on or in the circuit board to the other elements of an electrical circuit which must coact with microelectronic elements <b>10</b> and <b>20</b>. During the bonding operation, and during operation of the completed circuit board and circuit, differential thermal expansion and contraction of the circuit board and chips may occur. This may be caused by differences between the coefficients of expansion of the microelectronic elements and circuit board; by difference in temperature between the microelectronic elements and the circuit board; or by combinations of these factors. Such differential thermal expansion causes some or all of the contact pads <b>93</b> to move relative to the microelectronic elements and contacts <b>15</b> and <b>25</b>.</p>
    <p num="p-0039">Movement of terminals <b>56</b> relative to the microelectronic elements, and particularly relative to first microelectronic element <b>10</b>, relieves some or all of the stress which would otherwise be imposed on joining units <b>81</b> by relative movement of the terminals and contact pads.</p>
    <p num="p-0040">Preferred combinations of the features described above allow the manufacture of a two-chip stacked assembly having thickness of less than 1.2 mm above the terminals <b>56</b>. More preferably, such a thickness will be 0.7 mm (700 microns) or less.</p>
    <p num="p-0041">In preferred embodiments of the present invention, joining units or solder balls <b>81</b> have a height of about 300 microns or less; more preferably, about 200 microns or less, and most preferably about 150 microns or less. Thus, the overall height of the assembly above the circuit panel after assembly, including the height of the joining units, most preferably is about 1.5 mm or less, and most preferably about 1.3 mm or less. Joining units having such low heights, also known as fine pitch joining units, may be used to beneficial effect with assemblies wherein the terminals are moveable with respect to the microelectronic elements and relative to the contacts on the microelectronic elements. As discussed above, this movability, relieves the mechanical strain or deformation generated by differential thermal expansion of the microelectronic elements. Some of the deformation may also be relieved by flexure of the joining units connecting the assembly to a circuit panel, such as a printed circuit board. Larger joining units can flex to a greater extent than smaller ones and, therefore, relieve a greater amount of deformation without failure due to fatigue of the joining units. In preferred embodiments of the present invention, the movement the terminals relative to microelectronic elements relieves a significant portion of such deformation, allowing the use of relatively small joining units while still maintaining acceptable levels of reliability.</p>
    <p num="p-0042">An assembly <b>120</b> according to a further embodiment of the invention, depicted in <figref idrefs="DRAWINGS">FIG. 2A</figref>, is generally similar to the assembly of <figref idrefs="DRAWINGS">FIGS. 1A-1B</figref>, but includes a a third microelectronic element <b>30</b>. Element <b>30</b> is disposed over microelectronic element <b>20</b> with its contact-bearing face surface <b>31</b> facing in an upward direction, away from microelectronic element <b>20</b> and away from dielectric element <b>50</b>. Third element <b>30</b> has at least one horizontal dimension smaller than the corresponding dimension of second element <b>20</b>, so that contacts <b>25</b> of element <b>20</b> are exposed. Back surface <b>32</b> of third element <b>30</b> confronts face surface <b>21</b> of second element <b>20</b>. Preferably, back surface <b>32</b> is attached to face surface <b>21</b> by an adhesive layer or other attachment as discussed above with reference to die attach layer <b>65</b>. Contacts <b>35</b> are electrically connected to additional bond pads <b>55</b> by wire bonds <b>76</b>.</p>
    <p num="p-0043">The assembly <b>121</b> of <figref idrefs="DRAWINGS">FIG. 2B</figref> is also generally similar to the assembly of <figref idrefs="DRAWINGS">FIGS. 1A-1B</figref>, but has a third microelectronic element <b>30</b> mounted below the dielectric element <b>50</b>. The contact-bearing or face surface <b>31</b> of third microelectronic element <b>30</b> confronts second surface <b>52</b> of dielectric element <b>50</b>. Ribbon leads <b>70</b> connect contacts <b>35</b> to conductive features <b>59</b> exposed on second surface <b>52</b>. These conductive features <b>59</b> may be traces formed integrally with ribbon leads <b>70</b>, and may be connected with the other traces and conductive elements of the assembly, including terminals <b>56</b>. Preferably, terminals <b>56</b> and joining units <b>82</b> mounted to such terminals are located in a peripheral region of second surface <b>52</b>, whereas the third microelectronic element <b>30</b> and conductive features <b>59</b> are located in a central region thereof. Because element <b>30</b> is disposed on the same side of dielectric element <b>50</b> as the joining units, joining units <b>82</b> must be large enough to project beyond the third element to contact the contact pads <b>93</b> of the circuit board or other circuit panel. However, because the third microelectronic element is accommodated within the height occupied by the joining units, the overall height of the assembly still can be the same as or less than the height of an assembly having the third microelectronic element mounted atop the second microelectronic element.</p>
    <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates another preferred embodiment <b>130</b> wherein the first microelectronic element includes two individual semiconductor chips or other individual components <b>40</b> <i>a</i>,<b>40</b> <i>b </i>in place of the unitary chip <b>10</b> used in FIG. <b>1</b>. Components <b>40</b> <i>a</i>,<b>40</b> <i>b </i>are disposed adjacent to each other in a face-down configuration over dielectric element <b>50</b>. Second microelectronic element <b>20</b> desirably is disposed over at least a portion of each component <b>40</b> <i>a</i>,<b>40</b> <i>b</i>. In further variants, the first microelectronic element may include more than two components. Alternatively or additionally, the unitary second microelectronic element <b>20</b> can be replaced by an assemblage of two or more components disposed side-by-side.</p>
    <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates a preferred stacked assembly <b>140</b>, similar to the assemblies of <figref idrefs="DRAWINGS">FIGS. 1A and 1B</figref>, but having the contacts <b>15</b> of microelectronic element <b>10</b> disposed within a central region of face surface <b>11</b>. For example, contacts <b>15</b> may be formed as one or two parallel rows adjacent the center % of face surface <b>11</b>. These contacts electrically connected to dielectric element <b>150</b> by elongated ribbon leads <b>154</b> which are formed from metallized layer <b>157</b> of dielectric element <b>150</b>. Here again, the ribbon leads desirably are formed integrally with traces or other conductive features on the dielectric element. Preferably, bond pads <b>155</b>, and terminals terminals <b>156</b>, as well as conductive traces used to provide interconnections between conductive features, are formed as parts of a single metallic layer <b>157</b>.</p>
    <p num="p-0046">The dielectric element <b>150</b> includes an aperture or slot <b>185</b> which is aligned with the contacts <b>15</b>. Ribbon leads <b>154</b> may be conventional leads of the type commonly used in tape automated bonding or TAB assemblies. As manufactured, the ribbon leads <b>154</b> project over the aperture or slot <b>185</b>. During manufacture, the ribbon leads are engaged by a bonding tool such as a thermosonic or ultrasonic bonding tool, and forced into engagement with contacts <b>15</b>. More preferably, ribbon leads <b>154</b> are formed in accordance with U.S. Pat. Nos. 5,787,581; 5,915,752 and 5,977,618, the disclosures of which are also incorporated by reference herein. As described in greater detail in certain embodiments of those patents, and as schematically shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, the ribbon leads <b>154</b> as initially fabricated may include a bond section <b>154</b> <i>a </i>that extends over slot or aperture <b>185</b>. In a preferred method, bond section <b>154</b> <i>a </i>may have a notch or other weakened portion therein to provide a fracture point <b>154</b> <i>b</i>. A bonding tool is then inserted to break bond ribbon <b>154</b> <i>a </i>and push the broken end to the position shown in broken lines at <b>154</b> making an electrical connection with contact <b>15</b> on face surface <b>11</b>.</p>
    <p num="p-0047">In the diagram of <figref idrefs="DRAWINGS">FIG. 4</figref>, the metallization layer <b>157</b> is depicted as lying on the second surface of dielectric element <b>150</b>, i.e., the surface facing away from the microelectronic elements. In such a configuration, the dielectric element can incorporate apertures (not shown) at the bond pads <b>155</b> to expose the bond pads on the first surface of the dielectric element and facilitate connection of wire bonds <b>75</b>. Alternatively or additionally, the metallization layer may be formed on the first surface of the dielectric element. Less preferably, conductive vias may extend through the dielectric element from traces on the second surface to bond pads on the first surface.</p>
    <p num="p-0048">In an assembly according to a further embodiment <b>160</b>, illustrated in <figref idrefs="DRAWINGS">FIG. 6</figref>, contacts <b>15</b> are electrically connected to bond pads <b>259</b> exposed on the second surface <b>251</b> of dielectric element <b>250</b> by elongated first leads <b>78</b> in the form of wire bonds. Leads <b>78</b> extend through aperture <b>285</b> which penetrates the dielectric element <b>250</b> to expose contacts <b>15</b>. As depicted, spacer layer <b>61</b> is single pad that is also penetrated by aperture <b>285</b>, but two of separate pads disposed on opposite sides of aperture <b>285</b> may be used to provide open space in alignment with the aperture. Preferably, leads <b>78</b> are covered by encapsulant <b>95</b>. More preferably, encapsulant <b>95</b> fills aperture <b>285</b>. The material used for encapsulant <b>95</b> may be the same as that used for encapsulant <b>90</b> or else different materials may be used.</p>
    <p num="p-0049">Because bond pads <b>259</b> are exposed at the second surface <b>252</b>, on the opposite side of dielectric element <b>250</b> from microelectronic element <b>10</b>, leads <b>78</b> also extend beyond second surface <b>252</b>. Joining units <b>282</b> must extend beyond the leads and any additional thickness provided by encapsulant <b>95</b> to be effective in connecting assembly <b>160</b> to a printed circuit board or other substrate. That is, the height A of the joining units <b>282</b> is equal to or, preferably, greater than, the height B of the encapsulant, both as measured from second surface <b>252</b> of the dielectric layer.</p>
    <p num="p-0050">Dielectric element <b>250</b> is illustrated as having two layers of metallization, also known as a two metal tape, with conductive features on first surface <b>251</b>, such as bond pads <b>255</b>, being formed separately from conductive features on second surface <b>252</b>, such as terminals <b>256</b> and bond pads <b>259</b>. The metallic layers are connected to each other by vias <b>253</b> or other electrically conductive structures.</p>
    <p num="p-0051">A stacked structure <b>300</b> depicted in <figref idrefs="DRAWINGS">FIG. 7</figref> comprises a first microelectronic element in the form of a semiconductor chip <b>310</b> having contacts <b>315</b> and a second microelectronic element in the form of a semiconductor chip <b>320</b> having contacts <b>325</b>. Preferably, microelectronic elements <b>310</b> and <b>320</b> are substantially identical to one another. Microelectronic element <b>310</b> has a face surface <b>311</b>; a back surface <b>312</b> opposite the face surface; a first edge <b>313</b> extending between the face and back surfaces and a second edge <b>314</b>, on the side of the element opposite from edge <b>313</b>, the second edge also extending between the face and back surfaces. Electrical contacts <b>315</b> are exposed on face surface <b>311</b>, within a first edge region of the face surface adjacent first edge <b>313</b>. The second microelectronic element has a similar face surface <b>321</b> a back surface <b>322</b> opposite the face surface; first edge <b>313</b> extending between the face and back surfaces; and second edge <b>314</b>. Here again, the electrical contacts <b>325</b> are exposed on an edge region of face surface <b>321</b> adjacent the first edge <b>323</b> of the second element.</p>
    <p num="p-0052">Chip <b>320</b> overlies chip <b>310</b>, which is disposed between chip <b>320</b> and dielectric element <b>350</b>. Face surface <b>321</b> of chip <b>320</b> faces downward toward dielectric element <b>350</b>. Face surface <b>311</b> of the first chip <b>310</b> faces downward toward the dielectric element, so that face surface <b>321</b> confronts back surface <b>312</b> in a front-to-back configuration. The contact-bearing edge region of chip <b>320</b> projects beyond the first edge <b>313</b> of first chip <b>310</b>. It is preferred, although not necessary to the invention, that chips <b>310</b> and <b>320</b> are attached to each other by means such as adhesive layer <b>365</b>, similar to the adhesive layer <b>65</b> of FIG. <b>1</b>.</p>
    <p num="p-0053">Dielectric element <b>350</b> is, preferably, of the same single-metal type as has been described for the embodiments of FIG. <b>1</b>. Element <b>350</b> has a first surface <b>351</b> and a second surface <b>352</b> with electrically conductive terminals <b>356</b> exposed on the second surface through a solder mask <b>358</b>. Bond pads <b>359</b> are also exposed on second surface <b>352</b> in an edge region adjacent a first edge <b>353</b> of dielectric element <b>350</b>.</p>
    <p num="p-0054">The contact-bearing edge regions of chips <b>310</b>,<b>320</b> are oriented in a staggered formation, and both of these edge regions extend beyond the first edge <b>353</b> of the dielectric element nearest the bond pads. Such arrangements create relatively short distances between the contacts and the nearest bond pads. That is, chips <b>320</b> and <b>310</b> are oriented so that contacts <b>315</b>,<b>325</b> and bond pads <b>359</b> are present at the same end of assembly <b>300</b>. The chips are staggered so that the edge region containing contacts <b>315</b> extends beyond edge <b>353</b> of dielectric element <b>350</b> and the edge region containing contacts <b>325</b> extend beyond both the region of contacts <b>315</b> and the region of bond pads <b>359</b>. This results in the second edge <b>314</b> of chip <b>310</b>, which is opposite edge <b>313</b>, projecting beyond edge <b>324</b> of chip <b>320</b>. Stated another way, the second edge <b>324</b> of the second chip <b>320</b> does not project beyond chip <b>310</b>. Contacts <b>315</b> and <b>325</b> are electrically connected to bond pads <b>359</b> by elongated leads <b>370</b> and <b>375</b>, respectively. Preferably, leads <b>370</b>,<b>375</b> are wire bonds. This particularly preferred embodiment provides economical bond formation. All of the bonds can be formed in a single wire-bonding setup, without reorienting the assembly. Moreover, the wire bonds do not extend upwardly beyond the second chip <b>320</b>. Although the wire bonds and the encapsulant covering the wire bonds project downwardly beyond the dielectric layer <b>350</b>, this does not add to the height of the assembly provided that the height B of the encapsulant is less than or equal to the height A of the joining units <b>381</b>. In further variants, the same staggered arrangement of chips can be used with other types of bonding as, for example, with ribbon leads projecting from the dielectric layer.</p>
    <p num="p-0055">In preferred embodiments, stacked assembly <b>310</b> also includes a spacer layer <b>361</b> disposed between chip <b>310</b> and first surface <b>351</b> of dielectric element <b>350</b>. More preferably, spacer layer <b>361</b> is a compliant layer. Such spacer layers have been discussed with respect to the embodiment of FIG. <b>1</b>.</p>
    <p num="p-0056">Assembly <b>310</b> may also include an encapsulant <b>390</b> that covers elongated leads <b>370</b>,<b>375</b>. In embodiments that do not include a separate spacer layer <b>361</b>, the encapsulant may also be provided between chip <b>310</b> and first surface <b>351</b>, and may fill open spaces adjacent chips <b>310</b> and <b>320</b> and dielectric element <b>350</b>. Preferred encapsulants are similar to those discussed with respect to the embodiment of FIG. <b>1</b>.</p>
    <p num="p-0057">Preferred combinations of the features described above allow the manufacture of a two-chip stacked assembly such as assembly <b>300</b> having a thickness of less than 700 microns above terminals <b>356</b>.</p>
    <p num="p-0058">Another preferred embodiment of a stacked assembly having a particularly low height is illustrated in FIG. <b>9</b>. Preferably, microelectronic elements <b>410</b> and <b>420</b> are semiconductor chips that are substantially identical to one another. Chip <b>410</b> has contacts <b>415</b> exposed on a face surface <b>411</b>, preferably disposed within a region adjacent three, more preferably two, and most preferably one, edges. In the preferred embodiment of <figref idrefs="DRAWINGS">FIG. 9</figref>, contacts <b>415</b> are disposed within a region adjacent first edge <b>413</b>. Chip <b>410</b> also is provided with a second edge <b>414</b> opposite edge <b>413</b>. Chip <b>420</b> preferably is substantially similar to chip <b>410</b>, having contacts <b>425</b> exposed on a face surface <b>411</b> within a region adjacent a first edge <b>413</b>, which is opposite a second edge <b>414</b>. Chip <b>420</b> overlies chip <b>410</b>, which is disposed between chip <b>420</b> and dielectric element <b>450</b> with face surface <b>411</b> confronting dielectric element <b>450</b>. Chips <b>410</b> and <b>420</b> preferably are arranged in a back-to-back configuration, similar to that discussed for microelectronic elements <b>10</b> and <b>20</b> of <figref idrefs="DRAWINGS">FIG. 1</figref>, with face surface <b>411</b> confronting dielectric element <b>450</b> and face surface <b>421</b> facing away from the dielectric element. Preferably, chips <b>410</b> and <b>420</b> are attached to each other by means such as adhesive layer <b>465</b>.</p>
    <p num="p-0059">Dielectric element <b>450</b> is, preferably, of the same single-metal type as has been described for the embodiments of FIG. <b>1</b>. The dielectric element is provided with conductive features, preferably including bond pads such as bond pads <b>455</b> exposed on first surface <b>451</b> and terminals <b>456</b> exposed on second surface <b>452</b> through openings in solder mask <b>458</b>, the various conductive features being interconnected by traces and bond ribbons formed from the metallic layer.</p>
    <p num="p-0060">Contacts <b>415</b> preferably are connected to bond ribbons leads <b>454</b>, which, more preferably, are integral with the traces. Leads <b>454</b> may be made by the methods discussed above with regard to leads <b>154</b>. Contacts <b>425</b> preferably are electrically connected to bond pads <b>455</b> by wire bonds <b>475</b>. In preferred embodiments, at least some of the bond pads <b>455</b> are movable with respect to contacts <b>425</b>. Wire bonds may be formed as discussed above.</p>
    <p num="p-0061">In the preferred embodiment of <figref idrefs="DRAWINGS">FIG. 9</figref>, first edge <b>413</b> of chip <b>410</b> is disposed adjacent to second edge <b>424</b> of chip <b>420</b> so that contacts <b>415</b> and <b>425</b>, respectively are near opposite ends of assembly <b>400</b>. Other orientations of edges <b>413</b>,<b>414</b> relative to edges <b>423</b>,<b>424</b> are also within the scope of the preferred embodiments.</p>
    <p num="p-0062">Assembly <b>400</b> preferably is provided with a spacer layer disposed between chip <b>410</b> and first surface <b>451</b> of dielectric element <b>450</b>, illustrated as a multiplicity of compliant pads or nubbins <b>481</b>. The assembly is provided, preferably, with encapsulant <b>490</b> surrounding the chips and bond wires, as also has been discussed herein. The encapsulant may penetrate between the nubbins to form a compliant spacer layer including both the nubbins and the encapsulant.</p>
    <p num="p-0063">As depicted in <figref idrefs="DRAWINGS">FIG. 9</figref>, the stacked assembly may further include a plurality of joining units connected to terminals <b>456</b>. Low-height solder balls may be used, as has been discussed with respect to FIG. <b>1</b>. Solder bumps <b>481</b>, which are not full spherical balls, also may be used as joining units, typically being from about 110-150 microns in height.</p>
    <p num="p-0064">In a further embodiment (FIGS. <b>10</b>A-<b>10</b>C), the present invention provides stacked microelectronic assemblies comprising a first microelectronic subassembly <b>500</b> and a second microelectronic subassembly <b>600</b> that are electrically interconnected.</p>
    <p num="p-0065">As depicted in <figref idrefs="DRAWINGS">FIG. 10A</figref>, first microelectronic subassembly <b>500</b> comprises a first microelectronic element, such as a semiconductor chip, a plurality of semiconductor chips or a semiconductor wafer. Preferably, microelectronic assembly <b>510</b> has a face surface <b>511</b> with a plurality of first contacts (not shown) exposed thereon. First subassembly <b>500</b> also includes a first dielectric element <b>550</b> having a first surface <b>551</b> and a second surface <b>552</b>. Dielectric element <b>550</b> may comprise a single-metal or bimetal tape; preferably, a single metal tape as discussed herein. Dielectric element <b>550</b> further comprises a plurality of first terminals <b>556</b> and first lands <b>555</b> exposed on second surface <b>552</b>. In more preferred embodiments, terminals <b>556</b> are disposed in a peripheral region of dielectric element <b>550</b> and first lands <b>555</b> are disposed in a central region of the dielectric element.</p>
    <p num="p-0066">Microelectronic element <b>510</b> overlies first surface <b>551</b>, preferably in a face-down orientation with face surface <b>511</b> confronting first surface <b>551</b>. At least some of the first contacts are electrically connected to at least some of the conductive features on first surface <b>551</b>. In assembly <b>500</b>, the connections are made through leads <b>554</b>, the formation of which is discussed with respect to the embodiment of FIG. <b>5</b>. The use of other types of leads, such as wire bonds discussed above, are also within the scope of the preferred embodiments related to <figref idrefs="DRAWINGS">FIGS. 10-11</figref>. Use of ribbon leads such as leads <b>554</b> are preferred to minimize the overall thickness of the subassembly.</p>
    <p num="p-0067">Preferably, first lands <b>555</b> are disposed so as to underlie microelectronic element <b>510</b>. It is particularly preferred that at least some of terminals <b>556</b> are movable with respect to microelectronic element <b>510</b>, for reasons discussed with respect to the stacked assembly of FIG. <b>1</b> and other embodiments of stacked assemblies disclosed herein.</p>
    <p num="p-0068">Second microelectronic subassembly <b>600</b>, depicted in <figref idrefs="DRAWINGS">FIG. 10B</figref>, comprises a second microelectronic element <b>620</b> and a dielectric element <b>650</b>. Although second subassembly <b>600</b>, as depicted, may be of similar construction to first subassembly <b>500</b>, its preferred embodiments will be restricted to those having a particularly small thickness and areal extent substantially less than that of first subassembly <b>500</b>. These restrictions are preferred so that subassembly <b>600</b> may fit within the terminal array of first subassembly <b>500</b> while minimizing the size of the joining units required to make an effective stacked assembly as illustrated in <b>10</b>C.</p>
    <p num="p-0069">Microelectronic element <b>620</b> preferably is a semiconductor chip having a face surface <b>611</b> with a plurality of second contacts (not shown) exposed thereon. Second subassembly <b>600</b> also includes a second dielectric element <b>650</b> having a first surface <b>651</b> and a second surface <b>652</b>. Dielectric element <b>650</b> may comprise a single-metal or bimetal tape; preferably, a single metal tape as discussed herein. Dielectric element <b>650</b> further comprises a plurality of second lands <b>655</b> exposed on second surface <b>652</b>. As will be obvious to those skilled in the art, the presence of terminals on the second subassembly is not necessary to the invention. The lands <b>655</b> desirably are movable with respect to element <b>620</b>.</p>
    <p num="p-0070">Microelectronic element <b>620</b> overlies first surface <b>651</b>, preferably in a face-down orientation with face surface <b>611</b> confronting first surface <b>651</b>. At least some of the second contacts are electrically connected to at least some of the conductive features on first surface <b>651</b>. Electrical connections between the second contacts and the dielectric element may be made by any suitable means disclosed herein.</p>
    <p num="p-0071">Preferably, second lands <b>655</b> are disposed so as to underlie microelectronic element <b>620</b>. It is particularly preferred that at least some of lands <b>655</b> are movable with respect to microelectronic element <b>620</b>.</p>
    <p num="p-0072">As with other stacked assemblies disclosed herein, microelectronic subassemblies <b>500</b> and <b>600</b> preferably are provided with spacer layers <b>561</b>,<b>661</b> between microelectronic elements <b>510</b>,<b>610</b> and the respective first surfaces <b>551</b>,<b>651</b>. The spacer layers may be compliant layers, in the form of a single pad or a plurality of pads or nubbins <b>561</b>,<b>661</b>. Subassemblies <b>500</b> and <b>600</b> may also be provided with an encapsulant <b>590</b>,<b>690</b> surrounding the element and leads. Preferred materials and implementation of spacer layers and encapsulants have been discussed with respect to the embodiments of other stacked assemblies disclosed herein. The encapsulants <b>590</b>,<b>690</b> may be of the same materials as each other, or different materials may be used. Similarly, the spacer layers <b>561</b>,<b>661</b> may be of the same or different materials or construction, depending on the specific requirements of a selected embodiment.</p>
    <p num="p-0073">First assembly <b>500</b> and second assembly <b>600</b> are electrically interconnected to form a stacked microelectronic assembly, such as that depicted in <figref idrefs="DRAWINGS">FIG. 10C</figref>, with second surface <b>552</b> and second surface <b>652</b> confronting each other. At least some of first lands <b>555</b> are electrically connected to at least some of and second lands <b>655</b>, thereby providing electrical interconnections between the subassemblies. Preferably, the first lands overlie the second lands and are joined thereto. Any suitable method may be used to join the respective lands one to another or to provide the electrical connections. The preferred method of doing so is to solder-bond the first lands to their respective second lands. The individual subassemblies may be tested prior to joining the subassemblies, as by engaging the terminals and/or lands with a test fixture prior to joining the assemblies with one another.</p>
    <p num="p-0074">The stacked assembly of subassemblies <b>500</b>,<b>600</b> may further include a plurality of joining units, such as solder balls <b>581</b>, which are connected to terminals <b>556</b> of first subassembly <b>500</b> and electrically interconnected, directly or indirectly, to first lands <b>555</b>. The joining units must be sufficiently large so that they project from terminals <b>556</b> on second surface <b>552</b> beyond second assembly <b>600</b>. That is to say, the height A of the joining units must be greater than the distance B from second surface <b>552</b> to the surface of second subassembly <b>600</b> that is furthest from surface <b>552</b>. It is therefore beneficial to provide a second subassembly having the smallest thickness compatible with the intended purpose of the stacked assembly to minimize the necessary height of the joining units and, thus, the overall height of the assembly. Preferably, the elements of subassemblies <b>500</b> and <b>600</b> are selected to produce a stacked assembly having an overall thickness of about 1 mm or less, more preferably, about 700 microns or less, excluding the height of any joining units.</p>
    <p num="p-0075">Although <figref idrefs="DRAWINGS">FIG. 9C</figref> depicts a particularly preferred embodiment wherein the centers of the first and second assemblies are aligned, the present invention also includes embodiments where the first assembly overlies some or all of the second assembly but the centers of such assemblies are not aligned. It is preferred that the second subassembly fit within the planar area of the first assembly. More particularly, it is preferred that the second subassembly fit within the array of terminals on first surface <b>552</b>.</p>
    <p num="p-0076">As depicted in <figref idrefs="DRAWINGS">FIG. 10</figref>, the first subassembly may comprise microelectronic elements of other types than that depicted as subassembly <b>500</b>. As an example, <figref idrefs="DRAWINGS">FIG. 10</figref> illustrates a stacked package wherein the first subassembly <b>701</b> is of the same general type as the stacked assembly <b>300</b> discussed above with reference to FIG. <b>7</b>. Also, any suitable microelectronic element may be substituted for first element <b>510</b> as long as first lands <b>555</b> and other suitable conductive features and connections are provided with dielectric element <b>550</b>. Other microelectronic elements may be used in place of second element <b>620</b> consistent with the limitations of thickness and planar area discussed herein.</p>
    <p num="p-0077">As these and other variations and combinations of the features discussed above can be utilized without departing from the present invention as defined by the claims, the foregoing description of the preferred embodiments should be taken by way of illustration rather than by way of limitation of the claimed invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4371744">US4371744</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 1981</td><td class="patent-data-table-td patent-date-value">Feb 1, 1983</td><td class="patent-data-table-td ">Compagnie Internationale Pour L&#39;informatique Cii-Honeywell Bull (Societe Anonyme)</td><td class="patent-data-table-td ">Substrate for interconnecting electronic integrated circuit components having a repair arrangement enabling modification of connections to a mounted chip device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4371912">US4371912</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 1980</td><td class="patent-data-table-td patent-date-value">Feb 1, 1983</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method of mounting interrelated components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4558397">US4558397</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 1983</td><td class="patent-data-table-td patent-date-value">Dec 10, 1985</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Interposer connector for surface mounting a ceramic chip carrier to a printed circuit board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4734825">US4734825</a></td><td class="patent-data-table-td patent-date-value">Sep 5, 1986</td><td class="patent-data-table-td patent-date-value">Mar 29, 1988</td><td class="patent-data-table-td ">Motorola Inc.</td><td class="patent-data-table-td ">Integrated circuit stackable package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4754316">US4754316</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 1982</td><td class="patent-data-table-td patent-date-value">Jun 28, 1988</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Solid state interconnection system for three dimensional integrated circuit structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4761681">US4761681</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1982</td><td class="patent-data-table-td patent-date-value">Aug 2, 1988</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4841355">US4841355</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 1988</td><td class="patent-data-table-td patent-date-value">Jun 20, 1989</td><td class="patent-data-table-td ">Amdahl Corporation</td><td class="patent-data-table-td ">Three-dimensional microelectronic package for semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4868712">US4868712</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 1987</td><td class="patent-data-table-td patent-date-value">Sep 19, 1989</td><td class="patent-data-table-td ">Woodman John K</td><td class="patent-data-table-td ">Three dimensional integrated circuit package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4941033">US4941033</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 1989</td><td class="patent-data-table-td patent-date-value">Jul 10, 1990</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor integrated circuit device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4956694">US4956694</a></td><td class="patent-data-table-td patent-date-value">Nov 4, 1988</td><td class="patent-data-table-td patent-date-value">Sep 11, 1990</td><td class="patent-data-table-td ">Dense-Pac Microsystems, Inc.</td><td class="patent-data-table-td ">Integrated circuit chip stacking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4982265">US4982265</a></td><td class="patent-data-table-td patent-date-value">Jun 22, 1988</td><td class="patent-data-table-td patent-date-value">Jan 1, 1991</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor integrated circuit device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4994902">US4994902</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 1989</td><td class="patent-data-table-td patent-date-value">Feb 19, 1991</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor devices and electronic system incorporating them</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4996583">US4996583</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 1990</td><td class="patent-data-table-td patent-date-value">Feb 26, 1991</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Stack type semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4996587">US4996587</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1990</td><td class="patent-data-table-td patent-date-value">Feb 26, 1991</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Integrated semiconductor chip package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5028986">US5028986</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 1988</td><td class="patent-data-table-td patent-date-value">Jul 2, 1991</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5045921">US5045921</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 1989</td><td class="patent-data-table-td patent-date-value">Sep 3, 1991</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Pad array carrier IC device using flexible tape</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5117282">US5117282</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1990</td><td class="patent-data-table-td patent-date-value">May 26, 1992</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Stacked configuration for integrated circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5128831">US5128831</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 1991</td><td class="patent-data-table-td patent-date-value">Jul 7, 1992</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5138438">US5138438</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 1991</td><td class="patent-data-table-td patent-date-value">Aug 11, 1992</td><td class="patent-data-table-td ">Akita Electronics Co. Ltd.</td><td class="patent-data-table-td ">Lead connections means for stacked tab packaged IC chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5148265">US5148265</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 1991</td><td class="patent-data-table-td patent-date-value">Sep 15, 1992</td><td class="patent-data-table-td ">Ist Associates, Inc.</td><td class="patent-data-table-td ">Semiconductor chip assemblies with fan-in leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5148266">US5148266</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1990</td><td class="patent-data-table-td patent-date-value">Sep 15, 1992</td><td class="patent-data-table-td ">Ist Associates, Inc.</td><td class="patent-data-table-td ">Semiconductor chip assemblies having interposer and flexible lead</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5152695">US5152695</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 10, 1991</td><td class="patent-data-table-td patent-date-value">Oct 6, 1992</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Surface mount electrical connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5172303">US5172303</a></td><td class="patent-data-table-td patent-date-value">Nov 23, 1990</td><td class="patent-data-table-td patent-date-value">Dec 15, 1992</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Electronic component assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5173055">US5173055</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 1991</td><td class="patent-data-table-td patent-date-value">Dec 22, 1992</td><td class="patent-data-table-td ">Amp Incorporated</td><td class="patent-data-table-td ">Area array connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5198888">US5198888</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1990</td><td class="patent-data-table-td patent-date-value">Mar 30, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor stacked device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5222014">US5222014</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 1992</td><td class="patent-data-table-td patent-date-value">Jun 22, 1993</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Three-dimensional multi-chip pad array carrier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5239198">US5239198</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 1992</td><td class="patent-data-table-td patent-date-value">Aug 24, 1993</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Overmolded semiconductor device having solder ball and edge lead connective structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5247423">US5247423</a></td><td class="patent-data-table-td patent-date-value">May 26, 1992</td><td class="patent-data-table-td patent-date-value">Sep 21, 1993</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Stacking three dimensional leadless multi-chip module and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5252857">US5252857</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1991</td><td class="patent-data-table-td patent-date-value">Oct 12, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Stacked DCA memory chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5266912">US5266912</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 1992</td><td class="patent-data-table-td patent-date-value">Nov 30, 1993</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Inherently impedance matched multiple integrated circuit module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5281852">US5281852</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 1991</td><td class="patent-data-table-td patent-date-value">Jan 25, 1994</td><td class="patent-data-table-td ">Normington Peter J C</td><td class="patent-data-table-td ">Semiconductor device including stacked die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5309324">US5309324</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 26, 1991</td><td class="patent-data-table-td patent-date-value">May 3, 1994</td><td class="patent-data-table-td ">Herandez Jorge M</td><td class="patent-data-table-td ">Device for interconnecting integrated circuit packages to circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5311401">US5311401</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 1991</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">Stacked chip assembly and manufacturing method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5313096">US5313096</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 1992</td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td ">Dense-Pac Microsystems, Inc.</td><td class="patent-data-table-td ">IC chip package having chip attached to and wire bonded within an overlying substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5334875">US5334875</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 1993</td><td class="patent-data-table-td patent-date-value">Aug 2, 1994</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Stacked semiconductor memory device and semiconductor memory module containing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5347159">US5347159</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1991</td><td class="patent-data-table-td patent-date-value">Sep 13, 1994</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5376825">US5376825</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 1993</td><td class="patent-data-table-td patent-date-value">Dec 27, 1994</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Integrated circuit package for flexible computer system alternative architectures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5384689">US5384689</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1993</td><td class="patent-data-table-td patent-date-value">Jan 24, 1995</td><td class="patent-data-table-td ">Shen; Ming-Tung</td><td class="patent-data-table-td ">Integrated circuit chip including superimposed upper and lower printed circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5397916">US5397916</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 1993</td><td class="patent-data-table-td patent-date-value">Mar 14, 1995</td><td class="patent-data-table-td ">Normington; Peter J. C.</td><td class="patent-data-table-td ">Semiconductor device including stacked die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5412247">US5412247</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 1991</td><td class="patent-data-table-td patent-date-value">May 2, 1995</td><td class="patent-data-table-td ">The Charles Stark Draper Laboratory, Inc.</td><td class="patent-data-table-td ">Protection and packaging system for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5455740">US5455740</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 1994</td><td class="patent-data-table-td patent-date-value">Oct 3, 1995</td><td class="patent-data-table-td ">Staktek Corporation</td><td class="patent-data-table-td ">Bus communication system for stacked high density integrated circuit packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5518964">US5518964</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 1994</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic mounting with multiple lead deformation and bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5552631">US5552631</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1993</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Semiconductor device assembly including power or ground plane which is provided on opposite surface of insulating layer from signal traces, and is exposed to central opening in insulating layer for interconnection to semiconductor die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5552963">US5552963</a></td><td class="patent-data-table-td patent-date-value">Jul 24, 1995</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Staktek Corporation</td><td class="patent-data-table-td ">Bus communication system for stacked high density integrated circuit packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5585675">US5585675</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 11, 1994</td><td class="patent-data-table-td patent-date-value">Dec 17, 1996</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Semiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional stacking and electrical interconnections among multiple identical tubs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5600541">US5600541</a></td><td class="patent-data-table-td patent-date-value">Aug 3, 1995</td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">Vertical IC chip stack with discrete chip carriers formed from dielectric tape</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5608265">US5608265</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1994</td><td class="patent-data-table-td patent-date-value">Mar 4, 1997</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Encapsulated semiconductor device package having holes for electrically conductive material</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5616958">US5616958</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 1995</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5625221">US5625221</a></td><td class="patent-data-table-td patent-date-value">Jan 3, 1995</td><td class="patent-data-table-td patent-date-value">Apr 29, 1997</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor assembly for a three-dimensional integrated circuit package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5637536">US5637536</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1994</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">Thomson-Csf</td><td class="patent-data-table-td ">Connecting leads to pads, stacking the wafers, embedding stacks by seelctively removable material, forming conncetions on the faces of the stack for interconnecting the leads, removing selectively removable material</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5656856">US5656856</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Reduced noise semiconductor package stack</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659952">US5659952</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 1994</td><td class="patent-data-table-td patent-date-value">Aug 26, 1997</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of fabricating compliant interface for semiconductor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5679977">US5679977</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1993</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Semiconductor chip assemblies, methods of making same and components for same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5701031">US5701031</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 1994</td><td class="patent-data-table-td patent-date-value">Dec 23, 1997</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Sealed stacked arrangement of semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5708298">US5708298</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 1996</td><td class="patent-data-table-td patent-date-value">Jan 13, 1998</td><td class="patent-data-table-td ">Hitachi Ltd.</td><td class="patent-data-table-td ">Semiconductor memory module having double-sided stacked memory chip layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5734555">US5734555</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 1994</td><td class="patent-data-table-td patent-date-value">Mar 31, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Shared socket multi-chip module and/or piggyback pin grid array package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5751063">US5751063</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1996</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Multi-chip module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764486">US5764486</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 10, 1996</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Hewlett Packard Company</td><td class="patent-data-table-td ">Cost effective structure and method for interconnecting a flip chip with a substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5783870">US5783870</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1995</td><td class="patent-data-table-td patent-date-value">Jul 21, 1998</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Method for connecting packages of a stacked ball grid array structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5784264">US5784264</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1995</td><td class="patent-data-table-td patent-date-value">Jul 21, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">MCM (Multi Chip Module) carrier with external connection teminals BGA (Ball Grid Array) type matrix array form</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5787581">US5787581</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 1995</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Methods of making semiconductor connection components with releasable load support</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801072">US5801072</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 1996</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method of packaging integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801439">US5801439</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 1997</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor device and semiconductor device unit for a stack arrangement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5804874">US5804874</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 1997</td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Stacked chip package device employing a plurality of lead on chip type semiconductor chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5810607">US5810607</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 1995</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Interconnector with contact pads having enhanced durability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5829988">US5829988</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 14, 1996</td><td class="patent-data-table-td patent-date-value">Nov 3, 1998</td><td class="patent-data-table-td ">Amkor Electronics, Inc.</td><td class="patent-data-table-td ">Socket assembly for integrated circuit chip carrier package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834339">US5834339</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 1996</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Electrically connecting contact pads on semiconductor chip to bond pads on printed circuit, forming gap, sealing gap with fluid curable encapsulant, applying uniform pressure to cause encapsulant to flow into gap, curing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5835988">US5835988</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 1996</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Packed semiconductor device with wrap around external leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5859472">US5859472</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1997</td><td class="patent-data-table-td patent-date-value">Jan 12, 1999</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic lead assembly to connect microelectronic elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5861666">US5861666</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1996</td><td class="patent-data-table-td patent-date-value">Jan 19, 1999</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Multiple semiconductor chip assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5883426">US5883426</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 1997</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Stack module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5910685">US5910685</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 1997</td><td class="patent-data-table-td patent-date-value">Jun 8, 1999</td><td class="patent-data-table-td ">Hitachi Ltd.</td><td class="patent-data-table-td ">Semiconductor memory module having double-sided stacked memory chip layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5915752">US5915752</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 1993</td><td class="patent-data-table-td patent-date-value">Jun 29, 1999</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of making connections to a semiconductor chip assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5976913">US5976913</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 1997</td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic mounting with multiple lead deformation using restraining straps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5977618">US5977618</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Semiconductor connection components and methods with releasable lead support</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6016254">US6016254</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 15, 1996</td><td class="patent-data-table-td patent-date-value">Jan 18, 2000</td><td class="patent-data-table-td ">Pfaff; Wayne K.</td><td class="patent-data-table-td ">Mounting apparatus for grid array packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6062879">US6062879</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 13, 1998</td><td class="patent-data-table-td patent-date-value">May 16, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High density test probe with rigid surface structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6093029">US6093029</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td patent-date-value">Jul 25, 2000</td><td class="patent-data-table-td ">S3 Incorporated</td><td class="patent-data-table-td ">Vertically stackable integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6121676">US6121676</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 1997</td><td class="patent-data-table-td patent-date-value">Sep 19, 2000</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assembly and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6157080">US6157080</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1998</td><td class="patent-data-table-td patent-date-value">Dec 5, 2000</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device using a chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6174172">US6174172</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 25, 1996</td><td class="patent-data-table-td patent-date-value">Jan 16, 2001</td><td class="patent-data-table-td ">Nhk Spring Co., Ltd.</td><td class="patent-data-table-td ">Electric contact unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6180881">US6180881</a></td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td patent-date-value">Jan 30, 2001</td><td class="patent-data-table-td ">Harlan Ruben Isaak</td><td class="patent-data-table-td ">Chip stack and method of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6191368">US6191368</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1996</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Flexible, releasable strip leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6194291">US6194291</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 9, 1999</td><td class="patent-data-table-td patent-date-value">Feb 27, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic assemblies with multiple leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6195268">US6195268</a></td><td class="patent-data-table-td patent-date-value">Feb 26, 1998</td><td class="patent-data-table-td patent-date-value">Feb 27, 2001</td><td class="patent-data-table-td ">Floyd K. Eide</td><td class="patent-data-table-td ">Stacking layers containing enclosed IC chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218848">US6218848</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 1999</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor probe card having resistance measuring circuitry and method of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6225688">US6225688</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1999</td><td class="patent-data-table-td patent-date-value">May 1, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Stacked microelectronic assembly and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6228686">US6228686</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 1998</td><td class="patent-data-table-td patent-date-value">May 8, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6232152">US6232152</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td patent-date-value">May 15, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6239496">US6239496</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2000</td><td class="patent-data-table-td patent-date-value">May 29, 2001</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6255727">US6255727</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1999</td><td class="patent-data-table-td patent-date-value">Jul 3, 2001</td><td class="patent-data-table-td ">Advantest Corp.</td><td class="patent-data-table-td ">Contact structure formed by microfabrication process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6268649">US6268649</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 2000</td><td class="patent-data-table-td patent-date-value">Jul 31, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Stackable ball grid array package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6274823">US6274823</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 21, 1996</td><td class="patent-data-table-td patent-date-value">Aug 14, 2001</td><td class="patent-data-table-td ">Formfactor, Inc.</td><td class="patent-data-table-td ">Interconnection substrates with resilient contact structures on both sides</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6291259">US6291259</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 1999</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">Stackable ball grid array semiconductor package and fabrication method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6303997">US6303997</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 1999</td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td ">Anam Semiconductor, Inc.</td><td class="patent-data-table-td ">Thin, stackable semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6313522">US6313522</a></td><td class="patent-data-table-td patent-date-value">Aug 28, 1998</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor structure having stacked semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6329607">US6329607</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 1996</td><td class="patent-data-table-td patent-date-value">Dec 11, 2001</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic lead structures with dielectric layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6335565">US6335565</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 1996</td><td class="patent-data-table-td patent-date-value">Jan 1, 2002</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6369445">US6369445</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2000</td><td class="patent-data-table-td patent-date-value">Apr 9, 2002</td><td class="patent-data-table-td ">Advantest Corporation</td><td class="patent-data-table-td ">Method and apparatus for edge connection between elements of an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6384475">US6384475</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 27, 2000</td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Lead formation using grids</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6407456">US6407456</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 2000</td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Multi-chip device utilizing a flip chip and wire bond assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6462421">US6462421</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 2000</td><td class="patent-data-table-td patent-date-value">Oct 8, 2002</td><td class="patent-data-table-td ">Advanced Semicondcutor Engineering, Inc.</td><td class="patent-data-table-td ">Multichip module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6476474">US6476474</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 10, 2000</td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td ">Siliconware Precision Industries Co., Ltd.</td><td class="patent-data-table-td ">Dual-die package structure and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6499216">US6499216</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 1999</td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Probe card for testing an electrical element made by moving the substrate and sacrificial layer away from one another to deform the leads, and injectng a curable material around the leads to form the encapsulant layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6561819">US6561819</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 2002</td><td class="patent-data-table-td patent-date-value">May 13, 2003</td><td class="patent-data-table-td ">Hon Hai Precision Ind. Co., Ltd.</td><td class="patent-data-table-td ">Terminals of socket connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6573609">US6573609</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 2001</td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic component with rigid interposer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6657286">US6657286</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 2001</td><td class="patent-data-table-td patent-date-value">Dec 2, 2003</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Microelectronic assembly formation with lead displacement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6736665">US6736665</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2002</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Advantest Corp.</td><td class="patent-data-table-td ">Contact structure production method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05144971A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHW79TOjccx7zPg1f9sgPLJPpDY-A">JPH05144971A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05166994A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEiyj_TyYr_LaZx2LTlir0LAGAYoQ">JPH05166994A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS5275981A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFWOwntjDl10RKAE6k-xVvuz5PQHw">JPS5275981A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS5661151A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHXMmFZ0Q_4xZ4UmU-XW54B5TBUHQ">JPS5661151A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS5731166A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNExZmdS9tR52Kq7LhCDkrqqA5mlRQ">JPS5731166A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6129140A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGEnyf6KGKk2Hdmdykp6iaj_EjPJQ">JPS6129140A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6318654A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHyUlKqoYX4plck6znSphiVjG56ZQ">JPS6318654A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6471162A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFWmjj4vegyTmoXZ8V_TycDwVr14g">JPS6471162A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS58178529A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFSRrbJAt2ek-LAZCNslL-0m4UOZw">JPS58178529A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS60194548A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHFIM2wyi3Q121S1PqBUr7GIimk4g">JPS60194548A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61101067A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNF8AKaxS1kQ9DXLV-DfkhtXdqsXsg">JPS61101067A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61120454A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHhUP_cX5L94ZxAPb0BTyDw3SMZEg">JPS61120454A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61137335A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGC8wSSQ3BQMXZAVIdeWH5Wfsa4-w">JPS61137335A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=ypxsBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61255046A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHKp-8zRNYgOi-lXXINw7Fbf49Cqg">JPS61255046A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Megabyte+Per+Cubic+Inch%2C"'>Megabyte Per Cubic Inch,</a>" Defense Science, May 1988, p. 56.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Three-Dimensional+Packaging%2C"'>Three-Dimensional Packaging,</a>" Defense Science, May 1988, p. 65.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 07/552,578, filed Jul. 13, 1990, Forthun.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 09/776,356, filed Feb. 2, 2001.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 10/656,534, filed Sep. 5, 2003, Bang.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. 60/314,042, filed Aug. 22, 2001, Newsam.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">U.S. Appl. No. PCT/US02/26805, filed Aug. 22, 2002, Mohammed.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6979591">US6979591</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 28, 2003</td><td class="patent-data-table-td patent-date-value">Dec 27, 2005</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Connection of integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7042073">US7042073</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 5, 2002</td><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7057295">US7057295</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 2004</td><td class="patent-data-table-td patent-date-value">Jun 6, 2006</td><td class="patent-data-table-td ">Ted Ju</td><td class="patent-data-table-td ">IC module assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7420269">US7420269</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2006</td><td class="patent-data-table-td patent-date-value">Sep 2, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Stacked integrated circuit package-in-package system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7531441">US7531441</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2006</td><td class="patent-data-table-td patent-date-value">May 12, 2009</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7652368">US7652368</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 28, 2007</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7859095">US7859095</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2009</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7973401">US7973401</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2008</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Stacked chip package with redistribution lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7982290">US7982290</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 12, 2006</td><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">Palo Alto Research Center, Inc.</td><td class="patent-data-table-td ">Contact spring application to semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7998792">US7998792</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Semiconductor device assemblies, electronic devices including the same and assembly methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7999378">US7999378</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2010</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Semiconductor devices including semiconductor dice in laterally offset stacked arrangement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013448">US8013448</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2008</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Multiple selectable function integrated circuit module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022555">US8022555</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 2008</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor package and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8039944">US8039944</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 6, 2008</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Lotes Co., Ltd.</td><td class="patent-data-table-td ">Electrical connection device and assembly method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8049342">US8049342</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2009</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Semiconductor device and method of fabrication thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8129221">US8129221</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor package and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8278147">US8278147</a></td><td class="patent-data-table-td patent-date-value">Sep 23, 2009</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8318542">US8318542</a></td><td class="patent-data-table-td patent-date-value">Jun 16, 2011</td><td class="patent-data-table-td patent-date-value">Nov 27, 2012</td><td class="patent-data-table-td ">Palo Alto Research Center Incorporated</td><td class="patent-data-table-td ">Contact spring application to semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8421244">US8421244</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 2010</td><td class="patent-data-table-td patent-date-value">Apr 16, 2013</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor package and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8426958">US8426958</a></td><td class="patent-data-table-td patent-date-value">Jun 13, 2011</td><td class="patent-data-table-td patent-date-value">Apr 23, 2013</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Stacked chip package with redistribution lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8471389">US8471389</a></td><td class="patent-data-table-td patent-date-value">Aug 3, 2011</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Multiple selectable function integrated circuit module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8524534">US8524534</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td patent-date-value">Sep 3, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8546250">US8546250</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2011</td><td class="patent-data-table-td patent-date-value">Oct 1, 2013</td><td class="patent-data-table-td ">Wafertech Llc</td><td class="patent-data-table-td ">Method of fabricating vertical integrated semiconductor device with multiple continuous single crystal silicon layers vertically separated from one another</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8547701">US8547701</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 2005</td><td class="patent-data-table-td patent-date-value">Oct 1, 2013</td><td class="patent-data-table-td ">Imbera Electronics Oy</td><td class="patent-data-table-td ">Electronics module and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8653655">US8653655</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td patent-date-value">Feb 18, 2014</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8723327">US8723327</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2011</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Invensas Corporation</td><td class="patent-data-table-td ">Microelectronic package with stacked microelectronic units and method for manufacture thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8736035">US8736035</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Samsung Electronics Co. Ltd.</td><td class="patent-data-table-td ">Semiconductor package and method of forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090040783">US20090040783</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 16, 2008</td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td ">Optim, Inc.</td><td class="patent-data-table-td ">Compact, high efficiency, high power solid state light source using a single solid state light-emitting device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120248628">US20120248628</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 15, 2011</td><td class="patent-data-table-td patent-date-value">Oct 4, 2012</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2013059297A1?cl=en">WO2013059297A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 2012</td><td class="patent-data-table-td patent-date-value">Apr 25, 2013</td><td class="patent-data-table-td ">Invensas Corporation</td><td class="patent-data-table-td ">Microelectronic package with stacked microelectronic units and method for manufacture thereof</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S777000">257/777</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S685000">257/685</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S686000">257/686</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc439/defs439.htm&usg=AFQjCNGRUBDlIORIREC9lh3gU-e5LKYcrg#C439S068000">439/68</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc439/defs439.htm&usg=AFQjCNGRUBDlIORIREC9lh3gU-e5LKYcrg#C439S067000">439/67</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S697000">257/697</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc439/defs439.htm&usg=AFQjCNGRUBDlIORIREC9lh3gU-e5LKYcrg#C439S058000">439/58</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE25013">257/E25.013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23024">257/E23.024</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023310000">H01L23/31</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0025065000">H01L25/065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023490000">H01L23/49</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/4824">H01L2224/4824</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73265">H01L2224/73265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/50">H01L24/50</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/3128">H01L23/3128</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48247">H01L2224/48247</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01006">H01L2924/01006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06579">H01L2225/06579</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06555">H01L2225/06555</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48091">H01L2224/48091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/13099">H01L2224/13099</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/15311">H01L2924/15311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/10">H01L24/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/0651">H01L2225/0651</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/014">H01L2924/014</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01322">H01L2924/01322</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/3114">H01L23/3114</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06582">H01L2225/06582</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01033">H01L2924/01033</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/0657">H01L25/0657</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01005">H01L2924/01005</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32145">H01L2224/32145</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06527">H01L2225/06527</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06562">H01L2225/06562</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/48">H01L24/48</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73215">H01L2224/73215</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/50">H01L2224/50</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48227">H01L2224/48227</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ypxsBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32225">H01L2224/32225</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L24/10</span>, <span class="nested-value">H01L24/50</span>, <span class="nested-value">H01L23/31H2B</span>, <span class="nested-value">H01L25/065S</span>, <span class="nested-value">H01L23/31H1</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 10, 2013</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 30, 2013</td><td class="patent-data-table-td ">DC</td><td class="patent-data-table-td ">Disclaimer filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130129</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 18, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 2, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110617</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 24, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 16, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TESSERA, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DAMBERG, PHILIP;MITCHELL, CRAIG S.;RILEY, JOHN B.;AND OTHERS;REEL/FRAME:013096/0883</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020425</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TESSERA, INC. 3099 ORCHARD DRIVESAN JOSE, CALIFORN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DAMBERG, PHILIP /AR;REEL/FRAME:013096/0883</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_4ff636b3d23669b7103f3b3a3a18b4cd.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1TtJiVlDU0c3ZftsDKM_IcYqTjag\u0026id=ypxsBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2g9KoLcUzSp5jgh4nLrjU4wT-1ew\u0026id=ypxsBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2_7GhMgsNjmWGeCxw_eNNDA_vUNQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Stacked_microelectronic_assemblies_and_m.pdf?id=ypxsBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3Ir0qMk7lvThk94UoudPdVD_OjMQ"},"sample_url":"http://www.google.com/patents/reader?id=ypxsBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>