{
    "module_endmodule/missing_endmodule_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "module_endmodule/missing_endmodule_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/missing_endmodule_failure/k6_N10_40nm": {
        "test_name": "module_endmodule/missing_endmodule_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/missing_endmodule_failure/k6_N10_mem32K_40nm": {
        "test_name": "module_endmodule/missing_endmodule_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/missing_endmodule_failure/no_arch": {
        "test_name": "module_endmodule/missing_endmodule_failure/no_arch",
        "architecture": "n/a",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "module_endmodule/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 85.9,
        "synthesis_time(ms)": 3.4,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "module_endmodule/multiple_modules/k6_N10_40nm": {
        "test_name": "module_endmodule/multiple_modules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 12.7,
        "synthesis_time(ms)": 3.6,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "module_endmodule/multiple_modules/k6_N10_mem32K_40nm": {
        "test_name": "module_endmodule/multiple_modules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 80,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "module_endmodule/multiple_modules/no_arch": {
        "test_name": "module_endmodule/multiple_modules/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 6.4,
        "synthesis_time(ms)": 4.6,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "module_endmodule/multiple_topmodules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "module_endmodule/multiple_topmodules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/multiple_topmodules/k6_N10_40nm": {
        "test_name": "module_endmodule/multiple_topmodules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/multiple_topmodules/k6_N10_mem32K_40nm": {
        "test_name": "module_endmodule/multiple_topmodules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/multiple_topmodules/no_arch": {
        "test_name": "module_endmodule/multiple_topmodules/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/repeated_module_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "module_endmodule/repeated_module_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/repeated_module_failure/k6_N10_40nm": {
        "test_name": "module_endmodule/repeated_module_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/repeated_module_failure/k6_N10_mem32K_40nm": {
        "test_name": "module_endmodule/repeated_module_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "module_endmodule/repeated_module_failure/no_arch": {
        "test_name": "module_endmodule/repeated_module_failure/no_arch",
        "architecture": "n/a",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
