5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate8.vcd -o generate8.cdd -v generate8.v
3 0 $root $root NA 0 0
3 0 main main generate8.v 1 24
2 1 10 d000f 0 1 400 0 0 f.a
2 2 10 130016 1 0 20004 0 0 1 4 100
2 3 10 d0016 1 37 1006 2 1
2 4 11 e000f 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 5 11 e000f 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 6 11 d000f 2 2c 2000a 5 4 32 2 aa aa aa aa aa aa aa aa
2 7 12 d000f 0 1 400 0 0 f.a
2 8 12 130016 1 0 20008 0 0 1 4 1001
2 9 12 d0016 1 37 a 8 7
1 A 0 0 80000 32 1 0 0 0 0 0 0 0 0
4 9 0 0
4 6 9 0
4 3 6 6
3 0 foo main.f generate8.v 28 32
1 a 0 30 830004 1 1 102
