Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct 05 17:45:35 2017
| Host         : vanbasten running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp3player_timing_summary_routed.rpt -rpx mp3player_timing_summary_routed.rpx
| Design       : mp3player
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.118        0.000                      0                   11        0.150        0.000                      0                   11        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.118        0.000                      0                   11        0.150        0.000                      0                   11        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.704ns (26.541%)  route 1.948ns (73.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           1.009     6.553    Ifsm_mp3/memoire
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.455     7.133    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.485     7.741    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.859    Icpt_1_9/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.704ns (26.541%)  route 1.948ns (73.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           1.009     6.553    Ifsm_mp3/memoire
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.455     7.133    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.485     7.741    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.859    Icpt_1_9/compteur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           1.009     6.553    Ifsm_mp3/memoire
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.455     7.133    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.391     7.648    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.859    Icpt_1_9/compteur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           1.009     6.553    Ifsm_mp3/memoire
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.455     7.133    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.391     7.648    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.859    Icpt_1_9/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 Reg_B_right/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.842ns (33.282%)  route 1.688ns (66.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_right/CLOCK_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  Reg_B_right/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  Reg_B_right/memoire_reg/Q
                         net (fo=3, routed)           1.014     6.521    Ifsm_mp3/memoire_2
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.299     6.820 f  Ifsm_mp3/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=1, routed)           0.674     7.495    Ifsm_mp3/FSM_sequential_curr_state[1]_i_2_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  Ifsm_mp3/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    Ifsm_mp3/FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.293    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.029    15.082    Ifsm_mp3/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.730ns (29.497%)  route 1.745ns (70.503%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           1.009     6.553    Ifsm_mp3/memoire
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.736     7.414    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT3 (Prop_lut3_I2_O)        0.150     7.564 r  Icpt_1_9/compteur[1]_i_1/O
                         net (fo=1, routed)           0.000     7.564    Icpt_1_9/compteur[1]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.118    15.146    Icpt_1_9/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.704ns (31.266%)  route 1.548ns (68.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=7, routed)           0.726     6.271    Ifsm_mp3/curr_state[1]
    SLICE_X87Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.395 r  Ifsm_mp3/compteur[3]_i_5/O
                         net (fo=2, routed)           0.821     7.216    Icpt_1_9/FSM_sequential_curr_state_reg[2]
    SLICE_X88Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.340 r  Icpt_1_9/compteur[3]_i_2/O
                         net (fo=1, routed)           0.000     7.340    Icpt_1_9/compteur[3]_i_2_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.077    15.105    Icpt_1_9/compteur_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.704ns (31.405%)  route 1.538ns (68.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=7, routed)           0.726     6.271    Ifsm_mp3/curr_state[1]
    SLICE_X87Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.395 r  Ifsm_mp3/compteur[3]_i_5/O
                         net (fo=2, routed)           0.811     7.206    Icpt_1_9/FSM_sequential_curr_state_reg[2]
    SLICE_X88Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.330 r  Icpt_1_9/compteur[2]_i_1/O
                         net (fo=1, routed)           0.000     7.330    Icpt_1_9/compteur[2]_i_1_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.081    15.109    Icpt_1_9/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.704ns (32.644%)  route 1.453ns (67.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.872     6.416    Ifsm_mp3/curr_state[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.540 f  Ifsm_mp3/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=1, routed)           0.581     7.121    Ifsm_mp3/FSM_sequential_curr_state[2]_i_2_n_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.245 r  Ifsm_mp3/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.245    Ifsm_mp3/FSM_sequential_curr_state[2]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.293    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.031    15.084    Ifsm_mp3/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 Reg_B_center/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.704ns (40.888%)  route 1.018ns (59.112%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.730     5.089    Reg_B_center/CLOCK
    SLICE_X87Y89         FDRE                                         r  Reg_B_center/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  Reg_B_center/memoire_reg/Q
                         net (fo=2, routed)           0.430     5.975    Reg_B_center/memoire
    SLICE_X86Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  Reg_B_center/FSM_sequential_curr_state[1]_i_3/O
                         net (fo=2, routed)           0.588     6.686    Ifsm_mp3/memoire_reg
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.810 r  Ifsm_mp3/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.810    Ifsm_mp3/FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.610    14.796    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism              0.271    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.031    15.062    Ifsm_mp3/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  8.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Reg_B_left/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Reg_B_left/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_left/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  Reg_B_left/memoire_reg/Q
                         net (fo=2, routed)           0.069     1.648    Ifsm_mp3/memoire_0
    SLICE_X86Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.693 r  Ifsm_mp3/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.693    Ifsm_mp3/FSM_sequential_curr_state[2]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.494     1.451    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.092     1.543    Ifsm_mp3/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Reg_B_up/memoire_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.549%)  route 0.205ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Reg_B_up/CLOCK_IBUF_BUFG
    SLICE_X87Y89         FDRE                                         r  Reg_B_up/memoire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Reg_B_up/memoire_reg/Q
                         net (fo=3, routed)           0.205     1.785    Icpt_1_9/memoire
    SLICE_X88Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  Icpt_1_9/compteur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Icpt_1_9/compteur[2]_i_1_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/C
                         clock pessimism             -0.491     1.454    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.121     1.575    Icpt_1_9/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.246ns (60.403%)  route 0.161ns (39.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.606     1.439    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Icpt_1_9/compteur_reg[1]/Q
                         net (fo=11, routed)          0.161     1.749    Icpt_1_9/Q[1]
    SLICE_X88Y89         LUT6 (Prop_lut6_I0_O)        0.098     1.847 r  Icpt_1_9/compteur[3]_i_2/O
                         net (fo=1, routed)           0.000     1.847    Icpt_1_9/compteur[3]_i_2_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[3]/C
                         clock pessimism             -0.491     1.454    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.120     1.574    Icpt_1_9/compteur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.606     1.439    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Icpt_1_9/compteur_reg[0]/Q
                         net (fo=12, routed)          0.198     1.802    Icpt_1_9/Q[0]
    SLICE_X88Y90         LUT3 (Prop_lut3_I0_O)        0.043     1.845 r  Icpt_1_9/compteur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    Icpt_1_9/compteur[1]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.878     1.947    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.131     1.570    Icpt_1_9/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.563%)  route 0.189ns (50.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.189     1.769    Ifsm_mp3/curr_state[0]
    SLICE_X86Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  Ifsm_mp3/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Ifsm_mp3/FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.092     1.530    Ifsm_mp3/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.606     1.439    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Icpt_1_9/compteur_reg[0]/Q
                         net (fo=12, routed)          0.198     1.802    Icpt_1_9/Q[0]
    SLICE_X88Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  Icpt_1_9/compteur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    Icpt_1_9/compteur[0]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.878     1.947    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.120     1.559    Icpt_1_9/compteur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.803%)  route 0.229ns (55.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=7, routed)           0.229     1.808    Ifsm_mp3/curr_state[1]
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  Ifsm_mp3/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Ifsm_mp3/FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.091     1.529    Ifsm_mp3/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.571%)  route 0.401ns (63.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.110     1.690    Ifsm_mp3/curr_state[0]
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.162     1.897    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.942 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.128     2.070    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.878     1.947    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[0]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.439    Icpt_1_9/compteur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.571%)  route 0.401ns (63.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.605     1.438    Ifsm_mp3/CLOCK
    SLICE_X86Y89         FDRE                                         r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Ifsm_mp3/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.110     1.690    Ifsm_mp3/curr_state[0]
    SLICE_X87Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  Ifsm_mp3/compteur[3]_i_3/O
                         net (fo=2, routed)           0.162     1.897    Icpt_1_9/memoire_reg
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.942 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.128     2.070    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.878     1.947    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.439    Icpt_1_9/compteur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Icpt_1_9/compteur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icpt_1_9/compteur_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.841%)  route 0.422ns (63.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.606     1.439    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  Icpt_1_9/compteur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Icpt_1_9/compteur_reg[1]/Q
                         net (fo=11, routed)          0.243     1.830    Icpt_1_9/Q[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.098     1.928 r  Icpt_1_9/compteur[3]_i_1/O
                         net (fo=4, routed)           0.179     2.107    Icpt_1_9/compteur[3]_i_1_n_0
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.877     1.946    Icpt_1_9/CLOCK_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  Icpt_1_9/compteur_reg[2]/C
                         clock pessimism             -0.491     1.454    
    SLICE_X88Y89         FDRE (Hold_fdre_C_CE)       -0.016     1.438    Icpt_1_9/compteur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    Icpt_1_9/compteur_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    Icpt_1_9/compteur_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    Icpt_1_9/compteur_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    Icpt_1_9/compteur_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Reg_B_center/memoire_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    Reg_B_down/memoire_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    Icpt_1_9/compteur_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    Icpt_1_9/compteur_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    Icpt_1_9/compteur_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    Icpt_1_9/compteur_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_center/memoire_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_down/memoire_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_left/memoire_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    Icpt_1_9/compteur_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    Icpt_1_9/compteur_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    Icpt_1_9/compteur_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    Icpt_1_9/compteur_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    Ifsm_mp3/FSM_sequential_curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_center/memoire_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_down/memoire_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    Reg_B_left/memoire_reg/C



