
---------- Begin Simulation Statistics ----------
final_tick                                15547411761                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122312                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605692                       # Number of bytes of host memory used
host_op_rate                                   150120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.32                       # Real time elapsed on the host
host_tick_rate                              159754513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11903446                       # Number of instructions simulated
sim_ops                                      14609787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015547                       # Number of seconds simulated
sim_ticks                                 15547411761                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    90.352444                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits      1175844                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups      1301397                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect        54411                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted      1669828                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        59741                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        62548                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         2807                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups      2569980                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS       318519                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         5473                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts       11903446                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps         14609787                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  3.658619                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps           148017                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch2.amo_instructions         1110                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions      6424255                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions      1759226                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions       893471                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions       205608                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.idleCycles           25893080                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.273327                       # IPC: instructions per cycle
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.numCycles            43550173                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass        48919      0.33%      0.33% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu      9244927     63.28%     63.61% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult        15483      0.11%     63.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv           17      0.00%     63.72% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd         3600      0.02%     63.74% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           12      0.00%     63.74% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt         2401      0.02%     63.76% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     63.76% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     63.76% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv         2403      0.02%     63.78% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc        22790      0.16%     63.93% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     63.93% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd        18048      0.12%     64.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     64.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu        18156      0.12%     64.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp        23289      0.16%     64.34% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            2      0.00%     64.34% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc       105207      0.72%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            2      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     65.06% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead      2500546     17.12%     82.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite      2603985     17.82%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total     14609787                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles           17657093                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls         5121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       143528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        288079                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             138197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9599                       # Transaction distribution
system.membus.trans_dist::CleanEvict           133928                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6193                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         128251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9947                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           161                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port       384239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::total       384239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port        48230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::total        48230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 432469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port      8208000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::total      8208000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port      1647296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::total      1647296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9855296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144552                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003720                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              144552                       # Request fanout histogram
system.membus.reqLayer0.occupancy           446298625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy          642852691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           81818430                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst      4209834                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total      4209834                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst      4209834                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total      4209834                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst       128251                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total       128251                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst       128251                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total       128251                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst   8941498041                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total   8941498041                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst   8941498041                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total   8941498041                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst      4338085                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total      4338085                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst      4338085                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total      4338085                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.029564                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.029564                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 69718.739355                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 69718.739355                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 69718.739355                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 69718.739355                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst       128251                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total       128251                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst       128251                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total       128251                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst   8826806715                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total   8826806715                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst   8826806715                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total   8826806715                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.029564                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.029564                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68824.466983                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 68824.466983                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68824.466983                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 68824.466983                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements       127738                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst      4209834                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total      4209834                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst       128251                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total       128251                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst   8941498041                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total   8941498041                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst      4338085                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total      4338085                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.029564                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 69718.739355                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 69718.739355                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst       128251                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total       128251                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst   8826806715                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total   8826806715                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.029564                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.029564                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68824.466983                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 68824.466983                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   507.919798                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs      4338084                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs       128250                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs    33.825216                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        92000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   507.919798                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.992031                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.992031                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses      8804420                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses      8804420                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data      5074545                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total      5074545                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data      5074545                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total      5074545                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data        19676                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total        19676                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data        19676                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total        19676                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   1403318704                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   1403318704                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   1403318704                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   1403318704                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data      5094221                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total      5094221                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data      5094221                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total      5094221                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.003862                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.003862                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 71321.340923                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 71321.340923                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 71321.340923                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 71321.340923                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks         9599                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total         9599                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data         3378                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total         3378                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data         3378                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total         3378                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data        16298                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total        16298                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data        16298                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total        16298                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data   1189966626                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total   1189966626                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data   1189966626                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total   1189966626                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.003199                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.003199                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.003199                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.003199                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 73013.046141                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 73013.046141                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 73013.046141                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 73013.046141                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements        15789                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data      2476610                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total      2476610                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data         9970                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total         9970                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data    725384697                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total    725384697                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data      2486580                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total      2486580                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.004010                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.004010                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 72756.739920                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 72756.739920                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data           24                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data         9946                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total         9946                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    714278003                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    714278003                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.004000                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.004000                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 71815.604565                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 71815.604565                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data      2597934                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total      2597934                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data         9545                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total         9545                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data    675964438                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total    675964438                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data      2607479                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total      2607479                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.003661                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.003661                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 70818.694395                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 70818.694395                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data         3354                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total         3354                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data         6191                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total         6191                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    473857095                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    473857095                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 76539.669682                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 76539.669682                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data          161                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total          161                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data      1969569                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total      1969569                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data          162                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total          162                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.993827                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.993827                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 12233.347826                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 12233.347826                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data          161                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total          161                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data      1831528                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total      1831528                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.993827                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.993827                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 11375.950311                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 11375.950311                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data        92820                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total        92820                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data        92820                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total        92820                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data        92078                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total        92078                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        92078                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92078                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data         1100                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total         1100                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data       185997                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total       185997                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data         1102                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total         1102                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.001815                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.001815                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data 92998.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total 92998.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data       184364                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total       184364                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.001815                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.001815                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        92182                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total        92182                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   508.932560                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs      5091993                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs        16301                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs   312.373045                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       170000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   508.932560                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.994009                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.994009                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses     20397785                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses     20397785                       # Number of data accesses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15547411761                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst      8208000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data      1032960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9240960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst      8208000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8208000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       614336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          614336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst       128250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data        16140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9599                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst    527933532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data     66439354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             594372886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst    527933532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        527933532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39513715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39513715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39513715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst    527933532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data     66439354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            633886601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples    256502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples     32145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000286395704                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9599                       # Number of write requests accepted
system.mem_ctrls.readBursts                    288782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             57402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2540                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4471174902                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1443225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10244074902                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15490.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35489.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                288782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                19198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  141420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.394086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.053178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   123.718701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           388      0.70%      0.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        18484     33.29%     33.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        11035     19.87%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        11708     21.09%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3794      6.83%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         4945      8.91%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         1272      2.29%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         1049      1.89%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2851      5.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     254.118943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    487.564777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           868     76.48%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      1.50%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           41      3.61%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           15      1.32%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      1.50%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           22      1.94%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           19      1.67%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.79%     88.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22      1.94%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           14      1.23%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           24      2.11%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           23      2.03%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.70%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.35%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           20      1.76%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.62%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            4      0.35%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.887225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.770888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.748199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1078     94.98%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            55      4.85%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9236640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  613344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9241024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               614336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       594.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    594.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15547409262                       # Total gap between requests
system.mem_ctrls.avgGap                     100963.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst      8208000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data      1028640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       613344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 527933531.714224457741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 66161494.646993160248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39449910.340610295534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst       256502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data        32280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19198                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst   8973567262                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data   1270507640                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 364021425481                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     34984.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     39358.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18961424.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             99113910                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         52238860.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           339446520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17940312                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         96816720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     674345923.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     11732162.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1291634408.700002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         83.077134                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    182691376                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    520520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14844200385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
