/*
 * stm32f446re.h
 *
 *  Created on: Jul 6, 2020
 *      Author: Robert Peric
 */

#ifndef INC_STM32F446RE_H_
#define INC_STM32F446RE_H_

//base addresses of flash and SRAM memories
#define FLASH_BASE_ADDR			0x08000000U								//starting address of flash memory with size of 512kb
#define SRAM1_BASE_ADDR			0x20000000U								//starting address of SRAM1 memory with size of 112kb
#define SRAM2_BASE_ADDR			((SRAM1_BASE_ADDR + (1024 * 112)U		//starting address of SRAM2 memory with size of 16kb
#define ROM						0x1FFF0000U								//starting address of ROM memory with size of 30kb
#define SRAM					SRAM1_BASE_ADDR							//starting address of SRAM memory with size of 128kb


//AHBx and APBx base addresses
#define PERIPH_BASE_ADDR		0x40000000								//starting address of peripherals
#define APB1_BASE_ADDR			0x40000000								//starting address of APB1 peripheral
#define APB2_BASE_ADDR			0x40010000								//starting address of APB2 peripheral
#define AHB1_BASE_ADDR			0x40020000								//starting address of AHB1 peripheral
#define AHB2_BASE_ADDR			0x50000000								//starting address of AHB2 peripheral
#endif /* INC_STM32F446RE_H_ */
