

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10'
================================================================
* Date:           Mon May 12 21:48:16 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.407 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_10  |     2048|     2048|        33|         32|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc152"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 41 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.59ns)   --->   "%icmp_ln99 = icmp_eq  i7 %i_1, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 42 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln99 = add i7 %i_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 44 'add' 'add_ln99' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc152.split, void %for.end157.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 45 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln99, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i9 %tmp_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 47 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 48 'getelementptr' 'accum_V_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln103_63 = or i9 %tmp_s, i9 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 49 'or' 'or_ln103_63' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln103_65 = zext i9 %or_ln103_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 50 'zext' 'zext_ln103_65' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%accum_V_addr_1 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 51 'getelementptr' 'accum_V_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 52 'getelementptr' 'accum_V_1_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%accum_V_1_addr_1 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 53 'getelementptr' 'accum_V_1_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 54 'getelementptr' 'accum_V_2_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%accum_V_2_addr_1 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 55 'getelementptr' 'accum_V_2_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 56 'getelementptr' 'accum_V_3_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%accum_V_3_addr_1 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 57 'getelementptr' 'accum_V_3_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%accum_V_4_addr = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 58 'getelementptr' 'accum_V_4_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%accum_V_4_addr_1 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 59 'getelementptr' 'accum_V_4_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%accum_V_5_addr = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 60 'getelementptr' 'accum_V_5_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%accum_V_5_addr_1 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 61 'getelementptr' 'accum_V_5_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%accum_V_6_addr = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 62 'getelementptr' 'accum_V_6_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%accum_V_6_addr_1 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 63 'getelementptr' 'accum_V_6_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%accum_V_7_addr = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 64 'getelementptr' 'accum_V_7_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%accum_V_7_addr_1 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 65 'getelementptr' 'accum_V_7_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.17ns)   --->   "%accum_V_load = load i9 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 66 'load' 'accum_V_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 67 [2/2] (1.17ns)   --->   "%accum_V_1_load = load i9 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 67 'load' 'accum_V_1_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 68 [2/2] (1.17ns)   --->   "%accum_V_2_load = load i9 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 68 'load' 'accum_V_2_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 69 [2/2] (1.17ns)   --->   "%accum_V_3_load = load i9 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 69 'load' 'accum_V_3_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 70 [2/2] (1.17ns)   --->   "%accum_V_4_load = load i9 %accum_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 70 'load' 'accum_V_4_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 71 [2/2] (1.17ns)   --->   "%accum_V_5_load = load i9 %accum_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 71 'load' 'accum_V_5_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 72 [2/2] (1.17ns)   --->   "%accum_V_6_load = load i9 %accum_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 72 'load' 'accum_V_6_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 73 [2/2] (1.17ns)   --->   "%accum_V_7_load = load i9 %accum_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 73 'load' 'accum_V_7_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 74 [2/2] (1.17ns)   --->   "%accum_V_load_1 = load i9 %accum_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 74 'load' 'accum_V_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 75 [2/2] (1.17ns)   --->   "%accum_V_1_load_1 = load i9 %accum_V_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 75 'load' 'accum_V_1_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 76 [2/2] (1.17ns)   --->   "%accum_V_2_load_1 = load i9 %accum_V_2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 76 'load' 'accum_V_2_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 77 [2/2] (1.17ns)   --->   "%accum_V_3_load_1 = load i9 %accum_V_3_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 77 'load' 'accum_V_3_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 78 [2/2] (1.17ns)   --->   "%accum_V_4_load_1 = load i9 %accum_V_4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 78 'load' 'accum_V_4_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 79 [2/2] (1.17ns)   --->   "%accum_V_5_load_1 = load i9 %accum_V_5_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 79 'load' 'accum_V_5_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 80 [2/2] (1.17ns)   --->   "%accum_V_6_load_1 = load i9 %accum_V_6_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 80 'load' 'accum_V_6_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 81 [2/2] (1.17ns)   --->   "%accum_V_7_load_1 = load i9 %accum_V_7_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 81 'load' 'accum_V_7_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln99 = store i7 %add_ln99, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 82 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.38>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 514 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln99, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 83 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i12 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 84 'zext' 'zext_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i16 %C, i64 0, i64 %zext_ln103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 85 'getelementptr' 'C_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln103 = or i12 %tmp_9, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 86 'or' 'or_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i12 %or_ln103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 87 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i16 %C, i64 0, i64 %zext_ln103_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 88 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln103_64 = or i9 %tmp_s, i9 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 89 'or' 'or_ln103_64' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln103_66 = zext i9 %or_ln103_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 90 'zext' 'zext_ln103_66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%accum_V_addr_2 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 91 'getelementptr' 'accum_V_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln103_65 = or i9 %tmp_s, i9 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 92 'or' 'or_ln103_65' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln103_67 = zext i9 %or_ln103_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 93 'zext' 'zext_ln103_67' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%accum_V_addr_3 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 94 'getelementptr' 'accum_V_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%accum_V_1_addr_2 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 95 'getelementptr' 'accum_V_1_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%accum_V_1_addr_3 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 96 'getelementptr' 'accum_V_1_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%accum_V_2_addr_2 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 97 'getelementptr' 'accum_V_2_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%accum_V_2_addr_3 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 98 'getelementptr' 'accum_V_2_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%accum_V_3_addr_2 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 99 'getelementptr' 'accum_V_3_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%accum_V_3_addr_3 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 100 'getelementptr' 'accum_V_3_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%accum_V_4_addr_2 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 101 'getelementptr' 'accum_V_4_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%accum_V_4_addr_3 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 102 'getelementptr' 'accum_V_4_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%accum_V_5_addr_2 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 103 'getelementptr' 'accum_V_5_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%accum_V_5_addr_3 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 104 'getelementptr' 'accum_V_5_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%accum_V_6_addr_2 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 105 'getelementptr' 'accum_V_6_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%accum_V_6_addr_3 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 106 'getelementptr' 'accum_V_6_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%accum_V_7_addr_2 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 107 'getelementptr' 'accum_V_7_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%accum_V_7_addr_3 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 108 'getelementptr' 'accum_V_7_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (1.17ns)   --->   "%accum_V_load = load i9 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 109 'load' 'accum_V_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load, i12 %C_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 110 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 111 [1/2] (1.17ns)   --->   "%accum_V_1_load = load i9 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 111 'load' 'accum_V_1_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load, i12 %C_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 112 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 113 [1/2] (1.17ns)   --->   "%accum_V_2_load = load i9 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 113 'load' 'accum_V_2_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 114 [1/2] (1.17ns)   --->   "%accum_V_3_load = load i9 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 114 'load' 'accum_V_3_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 115 [1/2] (1.17ns)   --->   "%accum_V_4_load = load i9 %accum_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 115 'load' 'accum_V_4_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 116 [1/2] (1.17ns)   --->   "%accum_V_5_load = load i9 %accum_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 116 'load' 'accum_V_5_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 117 [1/2] (1.17ns)   --->   "%accum_V_6_load = load i9 %accum_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 117 'load' 'accum_V_6_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 118 [1/2] (1.17ns)   --->   "%accum_V_7_load = load i9 %accum_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 118 'load' 'accum_V_7_load' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 119 [1/2] (1.17ns)   --->   "%accum_V_load_1 = load i9 %accum_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 119 'load' 'accum_V_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 120 [1/2] (1.17ns)   --->   "%accum_V_1_load_1 = load i9 %accum_V_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 120 'load' 'accum_V_1_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 121 [1/2] (1.17ns)   --->   "%accum_V_2_load_1 = load i9 %accum_V_2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 121 'load' 'accum_V_2_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 122 [1/2] (1.17ns)   --->   "%accum_V_3_load_1 = load i9 %accum_V_3_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 122 'load' 'accum_V_3_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 123 [1/2] (1.17ns)   --->   "%accum_V_4_load_1 = load i9 %accum_V_4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 123 'load' 'accum_V_4_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 124 [1/2] (1.17ns)   --->   "%accum_V_5_load_1 = load i9 %accum_V_5_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 124 'load' 'accum_V_5_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 125 [1/2] (1.17ns)   --->   "%accum_V_6_load_1 = load i9 %accum_V_6_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 125 'load' 'accum_V_6_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 126 [1/2] (1.17ns)   --->   "%accum_V_7_load_1 = load i9 %accum_V_7_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 126 'load' 'accum_V_7_load_1' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 127 [2/2] (1.17ns)   --->   "%accum_V_load_2 = load i9 %accum_V_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 127 'load' 'accum_V_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 128 [2/2] (1.17ns)   --->   "%accum_V_1_load_2 = load i9 %accum_V_1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 128 'load' 'accum_V_1_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 129 [2/2] (1.17ns)   --->   "%accum_V_2_load_2 = load i9 %accum_V_2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 129 'load' 'accum_V_2_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 130 [2/2] (1.17ns)   --->   "%accum_V_3_load_2 = load i9 %accum_V_3_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 130 'load' 'accum_V_3_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 131 [2/2] (1.17ns)   --->   "%accum_V_4_load_2 = load i9 %accum_V_4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 131 'load' 'accum_V_4_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 132 [2/2] (1.17ns)   --->   "%accum_V_5_load_2 = load i9 %accum_V_5_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 132 'load' 'accum_V_5_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 133 [2/2] (1.17ns)   --->   "%accum_V_6_load_2 = load i9 %accum_V_6_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 133 'load' 'accum_V_6_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 134 [2/2] (1.17ns)   --->   "%accum_V_7_load_2 = load i9 %accum_V_7_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 134 'load' 'accum_V_7_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 135 [2/2] (1.17ns)   --->   "%accum_V_load_3 = load i9 %accum_V_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 135 'load' 'accum_V_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 136 [2/2] (1.17ns)   --->   "%accum_V_1_load_3 = load i9 %accum_V_1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 136 'load' 'accum_V_1_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 137 [2/2] (1.17ns)   --->   "%accum_V_2_load_3 = load i9 %accum_V_2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 137 'load' 'accum_V_2_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 138 [2/2] (1.17ns)   --->   "%accum_V_3_load_3 = load i9 %accum_V_3_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 138 'load' 'accum_V_3_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 139 [2/2] (1.17ns)   --->   "%accum_V_4_load_3 = load i9 %accum_V_4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 139 'load' 'accum_V_4_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 140 [2/2] (1.17ns)   --->   "%accum_V_5_load_3 = load i9 %accum_V_5_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 140 'load' 'accum_V_5_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 141 [2/2] (1.17ns)   --->   "%accum_V_6_load_3 = load i9 %accum_V_6_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 141 'load' 'accum_V_6_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 142 [2/2] (1.17ns)   --->   "%accum_V_7_load_3 = load i9 %accum_V_7_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 142 'load' 'accum_V_7_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln103_1 = or i12 %tmp_9, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 143 'or' 'or_ln103_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i12 %or_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 144 'zext' 'zext_ln103_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i16 %C, i64 0, i64 %zext_ln103_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 145 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln103_2 = or i12 %tmp_9, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 146 'or' 'or_ln103_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i12 %or_ln103_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 147 'zext' 'zext_ln103_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i16 %C, i64 0, i64 %zext_ln103_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 148 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln103_66 = or i9 %tmp_s, i9 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 149 'or' 'or_ln103_66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln103_68 = zext i9 %or_ln103_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 150 'zext' 'zext_ln103_68' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%accum_V_addr_4 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 151 'getelementptr' 'accum_V_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln103_67 = or i9 %tmp_s, i9 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 152 'or' 'or_ln103_67' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln103_69 = zext i9 %or_ln103_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 153 'zext' 'zext_ln103_69' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%accum_V_addr_5 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 154 'getelementptr' 'accum_V_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%accum_V_1_addr_4 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 155 'getelementptr' 'accum_V_1_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%accum_V_1_addr_5 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 156 'getelementptr' 'accum_V_1_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%accum_V_2_addr_4 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 157 'getelementptr' 'accum_V_2_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%accum_V_2_addr_5 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 158 'getelementptr' 'accum_V_2_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%accum_V_3_addr_4 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 159 'getelementptr' 'accum_V_3_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%accum_V_3_addr_5 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 160 'getelementptr' 'accum_V_3_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%accum_V_4_addr_4 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 161 'getelementptr' 'accum_V_4_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%accum_V_4_addr_5 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 162 'getelementptr' 'accum_V_4_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%accum_V_5_addr_4 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 163 'getelementptr' 'accum_V_5_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%accum_V_5_addr_5 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 164 'getelementptr' 'accum_V_5_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%accum_V_6_addr_4 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 165 'getelementptr' 'accum_V_6_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%accum_V_6_addr_5 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 166 'getelementptr' 'accum_V_6_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%accum_V_7_addr_4 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 167 'getelementptr' 'accum_V_7_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%accum_V_7_addr_5 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 168 'getelementptr' 'accum_V_7_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load, i12 %C_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 169 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load, i12 %C_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 170 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 171 [1/2] (1.17ns)   --->   "%accum_V_load_2 = load i9 %accum_V_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 171 'load' 'accum_V_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 172 [1/2] (1.17ns)   --->   "%accum_V_1_load_2 = load i9 %accum_V_1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 172 'load' 'accum_V_1_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 173 [1/2] (1.17ns)   --->   "%accum_V_2_load_2 = load i9 %accum_V_2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 173 'load' 'accum_V_2_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 174 [1/2] (1.17ns)   --->   "%accum_V_3_load_2 = load i9 %accum_V_3_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 174 'load' 'accum_V_3_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 175 [1/2] (1.17ns)   --->   "%accum_V_4_load_2 = load i9 %accum_V_4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 175 'load' 'accum_V_4_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 176 [1/2] (1.17ns)   --->   "%accum_V_5_load_2 = load i9 %accum_V_5_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 176 'load' 'accum_V_5_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 177 [1/2] (1.17ns)   --->   "%accum_V_6_load_2 = load i9 %accum_V_6_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 177 'load' 'accum_V_6_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 178 [1/2] (1.17ns)   --->   "%accum_V_7_load_2 = load i9 %accum_V_7_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 178 'load' 'accum_V_7_load_2' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 179 [1/2] (1.17ns)   --->   "%accum_V_load_3 = load i9 %accum_V_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 179 'load' 'accum_V_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 180 [1/2] (1.17ns)   --->   "%accum_V_1_load_3 = load i9 %accum_V_1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 180 'load' 'accum_V_1_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 181 [1/2] (1.17ns)   --->   "%accum_V_2_load_3 = load i9 %accum_V_2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 181 'load' 'accum_V_2_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 182 [1/2] (1.17ns)   --->   "%accum_V_3_load_3 = load i9 %accum_V_3_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 182 'load' 'accum_V_3_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 183 [1/2] (1.17ns)   --->   "%accum_V_4_load_3 = load i9 %accum_V_4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 183 'load' 'accum_V_4_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 184 [1/2] (1.17ns)   --->   "%accum_V_5_load_3 = load i9 %accum_V_5_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 184 'load' 'accum_V_5_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 185 [1/2] (1.17ns)   --->   "%accum_V_6_load_3 = load i9 %accum_V_6_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 185 'load' 'accum_V_6_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 186 [1/2] (1.17ns)   --->   "%accum_V_7_load_3 = load i9 %accum_V_7_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 186 'load' 'accum_V_7_load_3' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 187 [2/2] (1.17ns)   --->   "%accum_V_load_4 = load i9 %accum_V_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 187 'load' 'accum_V_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 188 [2/2] (1.17ns)   --->   "%accum_V_1_load_4 = load i9 %accum_V_1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 188 'load' 'accum_V_1_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 189 [2/2] (1.17ns)   --->   "%accum_V_2_load_4 = load i9 %accum_V_2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 189 'load' 'accum_V_2_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 190 [2/2] (1.17ns)   --->   "%accum_V_3_load_4 = load i9 %accum_V_3_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 190 'load' 'accum_V_3_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 191 [2/2] (1.17ns)   --->   "%accum_V_4_load_4 = load i9 %accum_V_4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 191 'load' 'accum_V_4_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 192 [2/2] (1.17ns)   --->   "%accum_V_5_load_4 = load i9 %accum_V_5_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 192 'load' 'accum_V_5_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 193 [2/2] (1.17ns)   --->   "%accum_V_6_load_4 = load i9 %accum_V_6_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 193 'load' 'accum_V_6_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 194 [2/2] (1.17ns)   --->   "%accum_V_7_load_4 = load i9 %accum_V_7_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 194 'load' 'accum_V_7_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 195 [2/2] (1.17ns)   --->   "%accum_V_load_5 = load i9 %accum_V_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 195 'load' 'accum_V_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 196 [2/2] (1.17ns)   --->   "%accum_V_1_load_5 = load i9 %accum_V_1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 196 'load' 'accum_V_1_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 197 [2/2] (1.17ns)   --->   "%accum_V_2_load_5 = load i9 %accum_V_2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 197 'load' 'accum_V_2_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 198 [2/2] (1.17ns)   --->   "%accum_V_3_load_5 = load i9 %accum_V_3_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 198 'load' 'accum_V_3_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 199 [2/2] (1.17ns)   --->   "%accum_V_4_load_5 = load i9 %accum_V_4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 199 'load' 'accum_V_4_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 200 [2/2] (1.17ns)   --->   "%accum_V_5_load_5 = load i9 %accum_V_5_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 200 'load' 'accum_V_5_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 201 [2/2] (1.17ns)   --->   "%accum_V_6_load_5 = load i9 %accum_V_6_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 201 'load' 'accum_V_6_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 202 [2/2] (1.17ns)   --->   "%accum_V_7_load_5 = load i9 %accum_V_7_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 202 'load' 'accum_V_7_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln103_3 = or i12 %tmp_9, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 203 'or' 'or_ln103_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i12 %or_ln103_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 204 'zext' 'zext_ln103_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i16 %C, i64 0, i64 %zext_ln103_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 205 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln103_4 = or i12 %tmp_9, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 206 'or' 'or_ln103_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln103_6 = zext i12 %or_ln103_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 207 'zext' 'zext_ln103_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i16 %C, i64 0, i64 %zext_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 208 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln103_68 = or i9 %tmp_s, i9 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 209 'or' 'or_ln103_68' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln103_70 = zext i9 %or_ln103_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 210 'zext' 'zext_ln103_70' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%accum_V_addr_6 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 211 'getelementptr' 'accum_V_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln103_69 = or i9 %tmp_s, i9 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 212 'or' 'or_ln103_69' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln103_71 = zext i9 %or_ln103_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 213 'zext' 'zext_ln103_71' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%accum_V_addr_7 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 214 'getelementptr' 'accum_V_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%accum_V_1_addr_6 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 215 'getelementptr' 'accum_V_1_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%accum_V_1_addr_7 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 216 'getelementptr' 'accum_V_1_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%accum_V_2_addr_6 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 217 'getelementptr' 'accum_V_2_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%accum_V_2_addr_7 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 218 'getelementptr' 'accum_V_2_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%accum_V_3_addr_6 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 219 'getelementptr' 'accum_V_3_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%accum_V_3_addr_7 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 220 'getelementptr' 'accum_V_3_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%accum_V_4_addr_6 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 221 'getelementptr' 'accum_V_4_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%accum_V_4_addr_7 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 222 'getelementptr' 'accum_V_4_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%accum_V_5_addr_6 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 223 'getelementptr' 'accum_V_5_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%accum_V_5_addr_7 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 224 'getelementptr' 'accum_V_5_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%accum_V_6_addr_6 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 225 'getelementptr' 'accum_V_6_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%accum_V_6_addr_7 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 226 'getelementptr' 'accum_V_6_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%accum_V_7_addr_6 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 227 'getelementptr' 'accum_V_7_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%accum_V_7_addr_7 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln103_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 228 'getelementptr' 'accum_V_7_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load, i12 %C_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 229 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load, i12 %C_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 230 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 231 [1/2] (1.17ns)   --->   "%accum_V_load_4 = load i9 %accum_V_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 231 'load' 'accum_V_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 232 [1/2] (1.17ns)   --->   "%accum_V_1_load_4 = load i9 %accum_V_1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 232 'load' 'accum_V_1_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 233 [1/2] (1.17ns)   --->   "%accum_V_2_load_4 = load i9 %accum_V_2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 233 'load' 'accum_V_2_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 234 [1/2] (1.17ns)   --->   "%accum_V_3_load_4 = load i9 %accum_V_3_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 234 'load' 'accum_V_3_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 235 [1/2] (1.17ns)   --->   "%accum_V_4_load_4 = load i9 %accum_V_4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 235 'load' 'accum_V_4_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 236 [1/2] (1.17ns)   --->   "%accum_V_5_load_4 = load i9 %accum_V_5_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 236 'load' 'accum_V_5_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 237 [1/2] (1.17ns)   --->   "%accum_V_6_load_4 = load i9 %accum_V_6_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 237 'load' 'accum_V_6_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 238 [1/2] (1.17ns)   --->   "%accum_V_7_load_4 = load i9 %accum_V_7_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 238 'load' 'accum_V_7_load_4' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 239 [1/2] (1.17ns)   --->   "%accum_V_load_5 = load i9 %accum_V_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 239 'load' 'accum_V_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 240 [1/2] (1.17ns)   --->   "%accum_V_1_load_5 = load i9 %accum_V_1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 240 'load' 'accum_V_1_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 241 [1/2] (1.17ns)   --->   "%accum_V_2_load_5 = load i9 %accum_V_2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 241 'load' 'accum_V_2_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 242 [1/2] (1.17ns)   --->   "%accum_V_3_load_5 = load i9 %accum_V_3_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 242 'load' 'accum_V_3_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 243 [1/2] (1.17ns)   --->   "%accum_V_4_load_5 = load i9 %accum_V_4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 243 'load' 'accum_V_4_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 244 [1/2] (1.17ns)   --->   "%accum_V_5_load_5 = load i9 %accum_V_5_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 244 'load' 'accum_V_5_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 245 [1/2] (1.17ns)   --->   "%accum_V_6_load_5 = load i9 %accum_V_6_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 245 'load' 'accum_V_6_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 246 [1/2] (1.17ns)   --->   "%accum_V_7_load_5 = load i9 %accum_V_7_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 246 'load' 'accum_V_7_load_5' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 247 [2/2] (1.17ns)   --->   "%accum_V_load_6 = load i9 %accum_V_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 247 'load' 'accum_V_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 248 [2/2] (1.17ns)   --->   "%accum_V_1_load_6 = load i9 %accum_V_1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 248 'load' 'accum_V_1_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 249 [2/2] (1.17ns)   --->   "%accum_V_2_load_6 = load i9 %accum_V_2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 249 'load' 'accum_V_2_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 250 [2/2] (1.17ns)   --->   "%accum_V_3_load_6 = load i9 %accum_V_3_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 250 'load' 'accum_V_3_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 251 [2/2] (1.17ns)   --->   "%accum_V_4_load_6 = load i9 %accum_V_4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 251 'load' 'accum_V_4_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 252 [2/2] (1.17ns)   --->   "%accum_V_5_load_6 = load i9 %accum_V_5_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 252 'load' 'accum_V_5_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 253 [2/2] (1.17ns)   --->   "%accum_V_6_load_6 = load i9 %accum_V_6_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 253 'load' 'accum_V_6_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 254 [2/2] (1.17ns)   --->   "%accum_V_7_load_6 = load i9 %accum_V_7_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 254 'load' 'accum_V_7_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 255 [2/2] (1.17ns)   --->   "%accum_V_load_7 = load i9 %accum_V_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 255 'load' 'accum_V_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 256 [2/2] (1.17ns)   --->   "%accum_V_1_load_7 = load i9 %accum_V_1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 256 'load' 'accum_V_1_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 257 [2/2] (1.17ns)   --->   "%accum_V_2_load_7 = load i9 %accum_V_2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 257 'load' 'accum_V_2_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 258 [2/2] (1.17ns)   --->   "%accum_V_3_load_7 = load i9 %accum_V_3_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 258 'load' 'accum_V_3_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 259 [2/2] (1.17ns)   --->   "%accum_V_4_load_7 = load i9 %accum_V_4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 259 'load' 'accum_V_4_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 260 [2/2] (1.17ns)   --->   "%accum_V_5_load_7 = load i9 %accum_V_5_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 260 'load' 'accum_V_5_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 261 [2/2] (1.17ns)   --->   "%accum_V_6_load_7 = load i9 %accum_V_6_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 261 'load' 'accum_V_6_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 262 [2/2] (1.17ns)   --->   "%accum_V_7_load_7 = load i9 %accum_V_7_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 262 'load' 'accum_V_7_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln103_5 = or i12 %tmp_9, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 263 'or' 'or_ln103_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln103_7 = zext i12 %or_ln103_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 264 'zext' 'zext_ln103_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i16 %C, i64 0, i64 %zext_ln103_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 265 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln103_6 = or i12 %tmp_9, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 266 'or' 'or_ln103_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln103_8 = zext i12 %or_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 267 'zext' 'zext_ln103_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i16 %C, i64 0, i64 %zext_ln103_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 268 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load, i12 %C_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 269 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load, i12 %C_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 270 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 271 [1/2] (1.17ns)   --->   "%accum_V_load_6 = load i9 %accum_V_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 271 'load' 'accum_V_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 272 [1/2] (1.17ns)   --->   "%accum_V_1_load_6 = load i9 %accum_V_1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 272 'load' 'accum_V_1_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 273 [1/2] (1.17ns)   --->   "%accum_V_2_load_6 = load i9 %accum_V_2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 273 'load' 'accum_V_2_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 274 [1/2] (1.17ns)   --->   "%accum_V_3_load_6 = load i9 %accum_V_3_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 274 'load' 'accum_V_3_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 275 [1/2] (1.17ns)   --->   "%accum_V_4_load_6 = load i9 %accum_V_4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 275 'load' 'accum_V_4_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 276 [1/2] (1.17ns)   --->   "%accum_V_5_load_6 = load i9 %accum_V_5_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 276 'load' 'accum_V_5_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 277 [1/2] (1.17ns)   --->   "%accum_V_6_load_6 = load i9 %accum_V_6_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 277 'load' 'accum_V_6_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 278 [1/2] (1.17ns)   --->   "%accum_V_7_load_6 = load i9 %accum_V_7_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 278 'load' 'accum_V_7_load_6' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 279 [1/2] (1.17ns)   --->   "%accum_V_load_7 = load i9 %accum_V_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 279 'load' 'accum_V_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 280 [1/2] (1.17ns)   --->   "%accum_V_1_load_7 = load i9 %accum_V_1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 280 'load' 'accum_V_1_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 281 [1/2] (1.17ns)   --->   "%accum_V_2_load_7 = load i9 %accum_V_2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 281 'load' 'accum_V_2_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 282 [1/2] (1.17ns)   --->   "%accum_V_3_load_7 = load i9 %accum_V_3_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 282 'load' 'accum_V_3_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 283 [1/2] (1.17ns)   --->   "%accum_V_4_load_7 = load i9 %accum_V_4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 283 'load' 'accum_V_4_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 284 [1/2] (1.17ns)   --->   "%accum_V_5_load_7 = load i9 %accum_V_5_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 284 'load' 'accum_V_5_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 285 [1/2] (1.17ns)   --->   "%accum_V_6_load_7 = load i9 %accum_V_6_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 285 'load' 'accum_V_6_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 286 [1/2] (1.17ns)   --->   "%accum_V_7_load_7 = load i9 %accum_V_7_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 286 'load' 'accum_V_7_load_7' <Predicate = (!icmp_ln99)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln103_7 = or i12 %tmp_9, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 287 'or' 'or_ln103_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln103_9 = zext i12 %or_ln103_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 288 'zext' 'zext_ln103_9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i16 %C, i64 0, i64 %zext_ln103_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 289 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln103_8 = or i12 %tmp_9, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 290 'or' 'or_ln103_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln103_10 = zext i12 %or_ln103_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 291 'zext' 'zext_ln103_10' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i16 %C, i64 0, i64 %zext_ln103_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 292 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_1, i12 %C_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 293 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 294 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_1, i12 %C_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 294 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln103_9 = or i12 %tmp_9, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 295 'or' 'or_ln103_9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln103_11 = zext i12 %or_ln103_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 296 'zext' 'zext_ln103_11' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr i16 %C, i64 0, i64 %zext_ln103_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 297 'getelementptr' 'C_addr_10' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln103_10 = or i12 %tmp_9, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 298 'or' 'or_ln103_10' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln103_12 = zext i12 %or_ln103_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 299 'zext' 'zext_ln103_12' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr i16 %C, i64 0, i64 %zext_ln103_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 300 'getelementptr' 'C_addr_11' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_1, i12 %C_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 301 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 302 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_1, i12 %C_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 302 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln103_11 = or i12 %tmp_9, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 303 'or' 'or_ln103_11' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln103_13 = zext i12 %or_ln103_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 304 'zext' 'zext_ln103_13' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr i16 %C, i64 0, i64 %zext_ln103_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 305 'getelementptr' 'C_addr_12' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln103_12 = or i12 %tmp_9, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 306 'or' 'or_ln103_12' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln103_14 = zext i12 %or_ln103_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 307 'zext' 'zext_ln103_14' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr i16 %C, i64 0, i64 %zext_ln103_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 308 'getelementptr' 'C_addr_13' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_1, i12 %C_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 309 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 310 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_1, i12 %C_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 310 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln103_13 = or i12 %tmp_9, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 311 'or' 'or_ln103_13' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln103_15 = zext i12 %or_ln103_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 312 'zext' 'zext_ln103_15' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr i16 %C, i64 0, i64 %zext_ln103_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 313 'getelementptr' 'C_addr_14' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln103_14 = or i12 %tmp_9, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 314 'or' 'or_ln103_14' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln103_16 = zext i12 %or_ln103_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 315 'zext' 'zext_ln103_16' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr i16 %C, i64 0, i64 %zext_ln103_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 316 'getelementptr' 'C_addr_15' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_1, i12 %C_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 317 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 318 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_1, i12 %C_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 318 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln103_15 = or i12 %tmp_9, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 319 'or' 'or_ln103_15' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln103_17 = zext i12 %or_ln103_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 320 'zext' 'zext_ln103_17' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%C_addr_16 = getelementptr i16 %C, i64 0, i64 %zext_ln103_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 321 'getelementptr' 'C_addr_16' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln103_16 = or i12 %tmp_9, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 322 'or' 'or_ln103_16' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln103_18 = zext i12 %or_ln103_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 323 'zext' 'zext_ln103_18' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%C_addr_17 = getelementptr i16 %C, i64 0, i64 %zext_ln103_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 324 'getelementptr' 'C_addr_17' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_2, i12 %C_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 325 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 326 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_2, i12 %C_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 326 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln103_17 = or i12 %tmp_9, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 327 'or' 'or_ln103_17' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln103_19 = zext i12 %or_ln103_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 328 'zext' 'zext_ln103_19' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%C_addr_18 = getelementptr i16 %C, i64 0, i64 %zext_ln103_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 329 'getelementptr' 'C_addr_18' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln103_18 = or i12 %tmp_9, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 330 'or' 'or_ln103_18' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln103_20 = zext i12 %or_ln103_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 331 'zext' 'zext_ln103_20' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%C_addr_19 = getelementptr i16 %C, i64 0, i64 %zext_ln103_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 332 'getelementptr' 'C_addr_19' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_2, i12 %C_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 333 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 334 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_2, i12 %C_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 334 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln103_19 = or i12 %tmp_9, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 335 'or' 'or_ln103_19' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln103_21 = zext i12 %or_ln103_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 336 'zext' 'zext_ln103_21' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%C_addr_20 = getelementptr i16 %C, i64 0, i64 %zext_ln103_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 337 'getelementptr' 'C_addr_20' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln103_20 = or i12 %tmp_9, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 338 'or' 'or_ln103_20' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln103_22 = zext i12 %or_ln103_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 339 'zext' 'zext_ln103_22' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%C_addr_21 = getelementptr i16 %C, i64 0, i64 %zext_ln103_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 340 'getelementptr' 'C_addr_21' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_2, i12 %C_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 341 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 342 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_2, i12 %C_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 342 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln103_21 = or i12 %tmp_9, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 343 'or' 'or_ln103_21' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln103_23 = zext i12 %or_ln103_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 344 'zext' 'zext_ln103_23' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%C_addr_22 = getelementptr i16 %C, i64 0, i64 %zext_ln103_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 345 'getelementptr' 'C_addr_22' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln103_22 = or i12 %tmp_9, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 346 'or' 'or_ln103_22' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln103_24 = zext i12 %or_ln103_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 347 'zext' 'zext_ln103_24' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%C_addr_23 = getelementptr i16 %C, i64 0, i64 %zext_ln103_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 348 'getelementptr' 'C_addr_23' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_2, i12 %C_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 349 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_2, i12 %C_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 350 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln103_23 = or i12 %tmp_9, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 351 'or' 'or_ln103_23' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln103_25 = zext i12 %or_ln103_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 352 'zext' 'zext_ln103_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%C_addr_24 = getelementptr i16 %C, i64 0, i64 %zext_ln103_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 353 'getelementptr' 'C_addr_24' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln103_24 = or i12 %tmp_9, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 354 'or' 'or_ln103_24' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln103_26 = zext i12 %or_ln103_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 355 'zext' 'zext_ln103_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%C_addr_25 = getelementptr i16 %C, i64 0, i64 %zext_ln103_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 356 'getelementptr' 'C_addr_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_3, i12 %C_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 357 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 358 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_3, i12 %C_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 358 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 1.23>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln103_25 = or i12 %tmp_9, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 359 'or' 'or_ln103_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln103_27 = zext i12 %or_ln103_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 360 'zext' 'zext_ln103_27' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%C_addr_26 = getelementptr i16 %C, i64 0, i64 %zext_ln103_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 361 'getelementptr' 'C_addr_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln103_26 = or i12 %tmp_9, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 362 'or' 'or_ln103_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln103_28 = zext i12 %or_ln103_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 363 'zext' 'zext_ln103_28' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%C_addr_27 = getelementptr i16 %C, i64 0, i64 %zext_ln103_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 364 'getelementptr' 'C_addr_27' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_3, i12 %C_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 365 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 366 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_3, i12 %C_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 366 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln103_27 = or i12 %tmp_9, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 367 'or' 'or_ln103_27' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln103_29 = zext i12 %or_ln103_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 368 'zext' 'zext_ln103_29' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%C_addr_28 = getelementptr i16 %C, i64 0, i64 %zext_ln103_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 369 'getelementptr' 'C_addr_28' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln103_28 = or i12 %tmp_9, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 370 'or' 'or_ln103_28' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln103_30 = zext i12 %or_ln103_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 371 'zext' 'zext_ln103_30' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%C_addr_29 = getelementptr i16 %C, i64 0, i64 %zext_ln103_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 372 'getelementptr' 'C_addr_29' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_3, i12 %C_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 373 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_3, i12 %C_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 374 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln103_29 = or i12 %tmp_9, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 375 'or' 'or_ln103_29' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln103_31 = zext i12 %or_ln103_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 376 'zext' 'zext_ln103_31' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%C_addr_30 = getelementptr i16 %C, i64 0, i64 %zext_ln103_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 377 'getelementptr' 'C_addr_30' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%or_ln103_30 = or i12 %tmp_9, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 378 'or' 'or_ln103_30' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln103_32 = zext i12 %or_ln103_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 379 'zext' 'zext_ln103_32' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%C_addr_31 = getelementptr i16 %C, i64 0, i64 %zext_ln103_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 380 'getelementptr' 'C_addr_31' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_3, i12 %C_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 381 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 382 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_3, i12 %C_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 382 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln103_31 = or i12 %tmp_9, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 383 'or' 'or_ln103_31' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln103_33 = zext i12 %or_ln103_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 384 'zext' 'zext_ln103_33' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%C_addr_32 = getelementptr i16 %C, i64 0, i64 %zext_ln103_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 385 'getelementptr' 'C_addr_32' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln103_32 = or i12 %tmp_9, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 386 'or' 'or_ln103_32' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln103_34 = zext i12 %or_ln103_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 387 'zext' 'zext_ln103_34' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%C_addr_33 = getelementptr i16 %C, i64 0, i64 %zext_ln103_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 388 'getelementptr' 'C_addr_33' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_4, i12 %C_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 389 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 390 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_4, i12 %C_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 390 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln103_33 = or i12 %tmp_9, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 391 'or' 'or_ln103_33' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln103_35 = zext i12 %or_ln103_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 392 'zext' 'zext_ln103_35' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%C_addr_34 = getelementptr i16 %C, i64 0, i64 %zext_ln103_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 393 'getelementptr' 'C_addr_34' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln103_34 = or i12 %tmp_9, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 394 'or' 'or_ln103_34' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln103_36 = zext i12 %or_ln103_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 395 'zext' 'zext_ln103_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%C_addr_35 = getelementptr i16 %C, i64 0, i64 %zext_ln103_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 396 'getelementptr' 'C_addr_35' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_4, i12 %C_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 397 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 398 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_4, i12 %C_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 398 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln103_35 = or i12 %tmp_9, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 399 'or' 'or_ln103_35' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln103_37 = zext i12 %or_ln103_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 400 'zext' 'zext_ln103_37' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%C_addr_36 = getelementptr i16 %C, i64 0, i64 %zext_ln103_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 401 'getelementptr' 'C_addr_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%or_ln103_36 = or i12 %tmp_9, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 402 'or' 'or_ln103_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln103_38 = zext i12 %or_ln103_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 403 'zext' 'zext_ln103_38' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%C_addr_37 = getelementptr i16 %C, i64 0, i64 %zext_ln103_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 404 'getelementptr' 'C_addr_37' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_4, i12 %C_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 405 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 406 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_4, i12 %C_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 406 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln103_37 = or i12 %tmp_9, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 407 'or' 'or_ln103_37' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln103_39 = zext i12 %or_ln103_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 408 'zext' 'zext_ln103_39' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%C_addr_38 = getelementptr i16 %C, i64 0, i64 %zext_ln103_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 409 'getelementptr' 'C_addr_38' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln103_38 = or i12 %tmp_9, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 410 'or' 'or_ln103_38' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln103_40 = zext i12 %or_ln103_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 411 'zext' 'zext_ln103_40' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%C_addr_39 = getelementptr i16 %C, i64 0, i64 %zext_ln103_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 412 'getelementptr' 'C_addr_39' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_4, i12 %C_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 413 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 414 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_4, i12 %C_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 414 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln103_39 = or i12 %tmp_9, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 415 'or' 'or_ln103_39' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln103_41 = zext i12 %or_ln103_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 416 'zext' 'zext_ln103_41' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%C_addr_40 = getelementptr i16 %C, i64 0, i64 %zext_ln103_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 417 'getelementptr' 'C_addr_40' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln103_40 = or i12 %tmp_9, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 418 'or' 'or_ln103_40' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln103_42 = zext i12 %or_ln103_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 419 'zext' 'zext_ln103_42' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%C_addr_41 = getelementptr i16 %C, i64 0, i64 %zext_ln103_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 420 'getelementptr' 'C_addr_41' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_5, i12 %C_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 421 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 422 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_5, i12 %C_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 422 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%or_ln103_41 = or i12 %tmp_9, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 423 'or' 'or_ln103_41' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln103_43 = zext i12 %or_ln103_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 424 'zext' 'zext_ln103_43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%C_addr_42 = getelementptr i16 %C, i64 0, i64 %zext_ln103_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 425 'getelementptr' 'C_addr_42' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln103_42 = or i12 %tmp_9, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 426 'or' 'or_ln103_42' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln103_44 = zext i12 %or_ln103_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 427 'zext' 'zext_ln103_44' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%C_addr_43 = getelementptr i16 %C, i64 0, i64 %zext_ln103_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 428 'getelementptr' 'C_addr_43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_5, i12 %C_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 429 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_5, i12 %C_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 430 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln103_43 = or i12 %tmp_9, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 431 'or' 'or_ln103_43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln103_45 = zext i12 %or_ln103_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 432 'zext' 'zext_ln103_45' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%C_addr_44 = getelementptr i16 %C, i64 0, i64 %zext_ln103_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 433 'getelementptr' 'C_addr_44' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln103_44 = or i12 %tmp_9, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 434 'or' 'or_ln103_44' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln103_46 = zext i12 %or_ln103_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 435 'zext' 'zext_ln103_46' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%C_addr_45 = getelementptr i16 %C, i64 0, i64 %zext_ln103_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 436 'getelementptr' 'C_addr_45' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_5, i12 %C_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 437 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 438 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_5, i12 %C_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 438 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln103_45 = or i12 %tmp_9, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 439 'or' 'or_ln103_45' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln103_47 = zext i12 %or_ln103_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 440 'zext' 'zext_ln103_47' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%C_addr_46 = getelementptr i16 %C, i64 0, i64 %zext_ln103_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 441 'getelementptr' 'C_addr_46' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln103_46 = or i12 %tmp_9, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 442 'or' 'or_ln103_46' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln103_48 = zext i12 %or_ln103_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 443 'zext' 'zext_ln103_48' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%C_addr_47 = getelementptr i16 %C, i64 0, i64 %zext_ln103_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 444 'getelementptr' 'C_addr_47' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_5, i12 %C_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 445 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 446 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_5, i12 %C_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 446 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln103_47 = or i12 %tmp_9, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 447 'or' 'or_ln103_47' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln103_49 = zext i12 %or_ln103_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 448 'zext' 'zext_ln103_49' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%C_addr_48 = getelementptr i16 %C, i64 0, i64 %zext_ln103_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 449 'getelementptr' 'C_addr_48' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln103_48 = or i12 %tmp_9, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 450 'or' 'or_ln103_48' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln103_50 = zext i12 %or_ln103_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 451 'zext' 'zext_ln103_50' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%C_addr_49 = getelementptr i16 %C, i64 0, i64 %zext_ln103_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 452 'getelementptr' 'C_addr_49' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_6, i12 %C_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 453 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 454 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_6, i12 %C_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 454 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 1.23>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln103_49 = or i12 %tmp_9, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 455 'or' 'or_ln103_49' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln103_51 = zext i12 %or_ln103_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 456 'zext' 'zext_ln103_51' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%C_addr_50 = getelementptr i16 %C, i64 0, i64 %zext_ln103_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 457 'getelementptr' 'C_addr_50' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln103_50 = or i12 %tmp_9, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 458 'or' 'or_ln103_50' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln103_52 = zext i12 %or_ln103_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 459 'zext' 'zext_ln103_52' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%C_addr_51 = getelementptr i16 %C, i64 0, i64 %zext_ln103_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 460 'getelementptr' 'C_addr_51' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 461 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_6, i12 %C_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 461 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 462 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_6, i12 %C_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 462 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 1.23>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln103_51 = or i12 %tmp_9, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 463 'or' 'or_ln103_51' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln103_53 = zext i12 %or_ln103_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 464 'zext' 'zext_ln103_53' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%C_addr_52 = getelementptr i16 %C, i64 0, i64 %zext_ln103_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 465 'getelementptr' 'C_addr_52' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln103_52 = or i12 %tmp_9, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 466 'or' 'or_ln103_52' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln103_54 = zext i12 %or_ln103_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 467 'zext' 'zext_ln103_54' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%C_addr_53 = getelementptr i16 %C, i64 0, i64 %zext_ln103_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 468 'getelementptr' 'C_addr_53' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_6, i12 %C_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 469 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 470 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_6, i12 %C_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 470 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 1.23>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln103_53 = or i12 %tmp_9, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 471 'or' 'or_ln103_53' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln103_55 = zext i12 %or_ln103_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 472 'zext' 'zext_ln103_55' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%C_addr_54 = getelementptr i16 %C, i64 0, i64 %zext_ln103_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 473 'getelementptr' 'C_addr_54' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln103_54 = or i12 %tmp_9, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 474 'or' 'or_ln103_54' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln103_56 = zext i12 %or_ln103_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 475 'zext' 'zext_ln103_56' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 476 [1/1] (0.00ns)   --->   "%C_addr_55 = getelementptr i16 %C, i64 0, i64 %zext_ln103_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 476 'getelementptr' 'C_addr_55' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_6, i12 %C_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 477 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 478 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_6, i12 %C_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 478 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 1.23>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln103_55 = or i12 %tmp_9, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 479 'or' 'or_ln103_55' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln103_57 = zext i12 %or_ln103_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 480 'zext' 'zext_ln103_57' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%C_addr_56 = getelementptr i16 %C, i64 0, i64 %zext_ln103_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 481 'getelementptr' 'C_addr_56' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln103_56 = or i12 %tmp_9, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 482 'or' 'or_ln103_56' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln103_58 = zext i12 %or_ln103_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 483 'zext' 'zext_ln103_58' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%C_addr_57 = getelementptr i16 %C, i64 0, i64 %zext_ln103_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 484 'getelementptr' 'C_addr_57' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load_7, i12 %C_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 485 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 486 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load_7, i12 %C_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 486 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 1.23>
ST_31 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln103_57 = or i12 %tmp_9, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 487 'or' 'or_ln103_57' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln103_59 = zext i12 %or_ln103_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 488 'zext' 'zext_ln103_59' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%C_addr_58 = getelementptr i16 %C, i64 0, i64 %zext_ln103_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 489 'getelementptr' 'C_addr_58' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln103_58 = or i12 %tmp_9, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 490 'or' 'or_ln103_58' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln103_60 = zext i12 %or_ln103_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 491 'zext' 'zext_ln103_60' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 492 [1/1] (0.00ns)   --->   "%C_addr_59 = getelementptr i16 %C, i64 0, i64 %zext_ln103_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 492 'getelementptr' 'C_addr_59' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load_7, i12 %C_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 493 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 494 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load_7, i12 %C_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 494 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln103_59 = or i12 %tmp_9, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 495 'or' 'or_ln103_59' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln103_61 = zext i12 %or_ln103_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 496 'zext' 'zext_ln103_61' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "%C_addr_60 = getelementptr i16 %C, i64 0, i64 %zext_ln103_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 497 'getelementptr' 'C_addr_60' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln103_60 = or i12 %tmp_9, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 498 'or' 'or_ln103_60' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln103_62 = zext i12 %or_ln103_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 499 'zext' 'zext_ln103_62' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.00ns)   --->   "%C_addr_61 = getelementptr i16 %C, i64 0, i64 %zext_ln103_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 500 'getelementptr' 'C_addr_61' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_4_load_7, i12 %C_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 501 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 502 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_5_load_7, i12 %C_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 502 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 1.23>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln103_61 = or i12 %tmp_9, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 503 'or' 'or_ln103_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln103_63 = zext i12 %or_ln103_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 504 'zext' 'zext_ln103_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "%C_addr_62 = getelementptr i16 %C, i64 0, i64 %zext_ln103_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 505 'getelementptr' 'C_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln103_62 = or i12 %tmp_9, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 506 'or' 'or_ln103_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln103_64 = zext i12 %or_ln103_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 507 'zext' 'zext_ln103_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%C_addr_63 = getelementptr i16 %C, i64 0, i64 %zext_ln103_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 508 'getelementptr' 'C_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:100]   --->   Operation 509 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 510 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 510 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 511 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_6_load_7, i12 %C_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 511 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 512 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_7_load_7, i12 %C_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 512 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99]   --->   Operation 513 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99) on local variable 'i' [15]  (0 ns)
	'getelementptr' operation ('accum_V_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [216]  (0 ns)
	'load' operation ('accum_V_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' [296]  (1.18 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'load' operation ('accum_V_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' [296]  (1.18 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [297]  (1.23 ns)

 <State 3>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [28]  (0 ns)
	'getelementptr' operation ('C_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [30]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [301]  (1.23 ns)

 <State 4>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [34]  (0 ns)
	'getelementptr' operation ('C_addr_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [36]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [305]  (1.23 ns)

 <State 5>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [40]  (0 ns)
	'getelementptr' operation ('C_addr_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [42]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [309]  (1.23 ns)

 <State 6>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [46]  (0 ns)
	'getelementptr' operation ('C_addr_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [48]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [313]  (1.23 ns)

 <State 7>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [52]  (0 ns)
	'getelementptr' operation ('C_addr_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [54]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [317]  (1.23 ns)

 <State 8>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [58]  (0 ns)
	'getelementptr' operation ('C_addr_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [60]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [321]  (1.23 ns)

 <State 9>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [64]  (0 ns)
	'getelementptr' operation ('C_addr_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [66]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [325]  (1.23 ns)

 <State 10>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [70]  (0 ns)
	'getelementptr' operation ('C_addr_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [72]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [329]  (1.23 ns)

 <State 11>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [76]  (0 ns)
	'getelementptr' operation ('C_addr_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [78]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [333]  (1.23 ns)

 <State 12>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [82]  (0 ns)
	'getelementptr' operation ('C_addr_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [84]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [337]  (1.23 ns)

 <State 13>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [88]  (0 ns)
	'getelementptr' operation ('C_addr_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [90]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [341]  (1.23 ns)

 <State 14>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [94]  (0 ns)
	'getelementptr' operation ('C_addr_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [96]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [345]  (1.23 ns)

 <State 15>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [100]  (0 ns)
	'getelementptr' operation ('C_addr_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [102]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [349]  (1.23 ns)

 <State 16>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [106]  (0 ns)
	'getelementptr' operation ('C_addr_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [108]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [353]  (1.23 ns)

 <State 17>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [112]  (0 ns)
	'getelementptr' operation ('C_addr_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [114]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [357]  (1.23 ns)

 <State 18>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [118]  (0 ns)
	'getelementptr' operation ('C_addr_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [120]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [361]  (1.23 ns)

 <State 19>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [124]  (0 ns)
	'getelementptr' operation ('C_addr_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [126]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [365]  (1.23 ns)

 <State 20>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [130]  (0 ns)
	'getelementptr' operation ('C_addr_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [132]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [369]  (1.23 ns)

 <State 21>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [136]  (0 ns)
	'getelementptr' operation ('C_addr_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [138]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [373]  (1.23 ns)

 <State 22>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [142]  (0 ns)
	'getelementptr' operation ('C_addr_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [144]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [377]  (1.23 ns)

 <State 23>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [148]  (0 ns)
	'getelementptr' operation ('C_addr_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [150]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [381]  (1.23 ns)

 <State 24>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [154]  (0 ns)
	'getelementptr' operation ('C_addr_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [156]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [385]  (1.23 ns)

 <State 25>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [160]  (0 ns)
	'getelementptr' operation ('C_addr_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [162]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [389]  (1.23 ns)

 <State 26>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [166]  (0 ns)
	'getelementptr' operation ('C_addr_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [168]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [393]  (1.23 ns)

 <State 27>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [172]  (0 ns)
	'getelementptr' operation ('C_addr_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [174]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [397]  (1.23 ns)

 <State 28>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [178]  (0 ns)
	'getelementptr' operation ('C_addr_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [180]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [401]  (1.23 ns)

 <State 29>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [184]  (0 ns)
	'getelementptr' operation ('C_addr_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [186]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [405]  (1.23 ns)

 <State 30>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [190]  (0 ns)
	'getelementptr' operation ('C_addr_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [192]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [409]  (1.23 ns)

 <State 31>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [196]  (0 ns)
	'getelementptr' operation ('C_addr_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [198]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_2_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [413]  (1.23 ns)

 <State 32>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [202]  (0 ns)
	'getelementptr' operation ('C_addr_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [204]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_4_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [417]  (1.23 ns)

 <State 33>: 1.23ns
The critical path consists of the following:
	'or' operation ('or_ln103_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [208]  (0 ns)
	'getelementptr' operation ('C_addr_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) [210]  (0 ns)
	'store' operation ('store_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_6_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' [421]  (1.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
