Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b7ca7a59c68e4dd887342986f59d1d6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot testand1_tb_behav xil_defaultlib.testand1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.testand1 [testand1_default]
Compiling architecture behavioral of entity xil_defaultlib.testand1_tb
Built simulation snapshot testand1_tb_behav
