{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493417973100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493417973110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 17:19:32 2017 " "Processing started: Fri Apr 28 17:19:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493417973110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493417973110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psudo -c psudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off psudo -c psudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493417973110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493417973640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493417973640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psudo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file psudo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 psudo " "Found entity 1: psudo" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417981131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493417981131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "psudo " "Elaborating entity \"psudo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493417981331 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "4bitreg inst3 " "Block or symbol \"4bitreg\" of instance \"inst3\" overlaps another block or symbol" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 288 1192 1336 448 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1493417981351 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven_seg_decoder inst14 " "Block or symbol \"seven_seg_decoder\" of instance \"inst14\" overlaps another block or symbol" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 672 1520 1640 848 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1493417981351 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "input " "Pin \"input\" not connected" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 488 144 312 504 "input" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1493417981351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final proj/psudo gen/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417981511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417981511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst12 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst12\"" {  } { { "psudo.bdf" "inst12" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 296 1520 1640 472 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417981521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitreg.bdf 1 1 " "Using design file 4bitreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitreg " "Found entity 1: 4bitreg" {  } { { "4bitreg.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/4bitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417981621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417981621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitreg 4bitreg:inst3 " "Elaborating entity \"4bitreg\" for hierarchy \"4bitreg:inst3\"" {  } { { "psudo.bdf" "inst3" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 288 1192 1336 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417981621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1.bdf 1 1 " "Using design file 2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1 " "Found entity 1: 2to1" {  } { { "2to1.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417981731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417981731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1 4bitreg:inst3\|2to1:inst2 " "Elaborating entity \"2to1\" for hierarchy \"4bitreg:inst3\|2to1:inst2\"" {  } { { "4bitreg.bdf" "inst2" { Schematic "U:/CPRE281/Final proj/psudo gen/4bitreg.bdf" { { 272 280 376 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417981731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.bdf 1 1 " "Using design file statemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Statemachine " "Found entity 1: Statemachine" {  } { { "statemachine.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417981891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417981891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Statemachine Statemachine:inst1 " "Elaborating entity \"Statemachine\" for hierarchy \"Statemachine:inst1\"" {  } { { "psudo.bdf" "inst1" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 264 744 888 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417981891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit.bdf 1 1 " "Using design file 8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit " "Found entity 1: 8bit" {  } { { "8bit.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417982141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417982141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit 8bit:inst0 " "Elaborating entity \"8bit\" for hierarchy \"8bit:inst0\"" {  } { { "psudo.bdf" "inst0" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 176 464 600 400 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417982141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417982221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417982221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst5 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst5\"" {  } { { "psudo.bdf" "inst5" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 472 312 440 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417982221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417982321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417982321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Debouncer:inst5\|clock_divider_1024:inst " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Debouncer:inst5\|clock_divider_1024:inst\"" {  } { { "debouncer.bdf" "inst" { Schematic "U:/CPRE281/Final proj/psudo gen/debouncer.bdf" { { 480 280 400 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417982321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bitcounter.bdf 1 1 " "Using design file 2bitcounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bitcounter " "Found entity 1: 2bitcounter" {  } { { "2bitcounter.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/2bitcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493417982401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493417982401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bitcounter 2bitcounter:inst " "Elaborating entity \"2bitcounter\" for hierarchy \"2bitcounter:inst\"" {  } { { "psudo.bdf" "inst" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 584 440 576 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417982401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A GND " "Pin \"A\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 320 1656 1832 336 "A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|A"} { "Warning" "WMLS_MLS_STUCK_PIN" "B GND " "Pin \"B\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 336 1656 1832 352 "B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 352 1640 1816 368 "C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "D GND " "Pin \"D\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 368 1640 1816 384 "D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|D"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 384 1640 1816 400 "E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "F GND " "Pin \"F\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 400 1640 1816 416 "F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|F"} { "Warning" "WMLS_MLS_STUCK_PIN" "G VCC " "Pin \"G\" is stuck at VCC" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 416 1640 1816 432 "G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|G"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1 GND " "Pin \"A1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 504 1640 1816 520 "A1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 520 1640 1816 536 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 GND " "Pin \"C1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 536 1640 1816 552 "C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1 GND " "Pin \"D1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 552 1640 1816 568 "D1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "E1 GND " "Pin \"E1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 568 1640 1816 584 "E1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|E1"} { "Warning" "WMLS_MLS_STUCK_PIN" "F1 GND " "Pin \"F1\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 584 1640 1816 600 "F1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|F1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 600 1640 1816 616 "G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 GND " "Pin \"A2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 680 1784 1960 696 "A2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 696 1808 1984 712 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "C2 GND " "Pin \"C2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 712 1800 1976 728 "C2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 GND " "Pin \"D2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 728 1808 1984 744 "D2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "E2 GND " "Pin \"E2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 744 1784 1960 760 "E2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|E2"} { "Warning" "WMLS_MLS_STUCK_PIN" "F2 GND " "Pin \"F2\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 760 1792 1968 776 "F2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|F2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2 VCC " "Pin \"G2\" is stuck at VCC" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 784 1776 1952 800 "G2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 GND " "Pin \"A3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 864 1640 1816 880 "A3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 880 1640 1816 896 "B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 GND " "Pin \"C3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 896 1640 1816 912 "C3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 GND " "Pin \"D3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 912 1640 1816 928 "D3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "E3 GND " "Pin \"E3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 928 1640 1816 944 "E3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|E3"} { "Warning" "WMLS_MLS_STUCK_PIN" "F3 GND " "Pin \"F3\" is stuck at GND" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 944 1640 1816 960 "F3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|F3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G3 VCC " "Pin \"G3\" is stuck at VCC" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 960 1640 1816 976 "G3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493417983211 "|psudo|G3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493417983211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493417983251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493417983801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493417983801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 176 96 264 192 "enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed1 " "No output dependent on input pin \"seed1\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 216 120 288 232 "seed1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed4 " "No output dependent on input pin \"seed4\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 232 160 328 248 "seed4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed5 " "No output dependent on input pin \"seed5\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 248 168 336 264 "seed5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed6 " "No output dependent on input pin \"seed6\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 264 184 352 280 "seed6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed7 " "No output dependent on input pin \"seed7\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 280 296 464 296 "seed7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed2 " "No output dependent on input pin \"seed2\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 296 296 464 312 "seed2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed3 " "No output dependent on input pin \"seed3\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 312 296 464 328 "seed3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seed0 " "No output dependent on input pin \"seed0\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 328 -184 -16 344 "seed0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|seed0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 512 64 232 528 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "2bitEnbl " "No output dependent on input pin \"2bitEnbl\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 608 40 208 624 "2bitEnbl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|2bitEnbl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input " "No output dependent on input pin \"input\"" {  } { { "psudo.bdf" "" { Schematic "U:/CPRE281/Final proj/psudo gen/psudo.bdf" { { 488 144 312 504 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493417984131 "|psudo|input"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493417984131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493417984131 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493417984131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493417984131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493417984241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 17:19:44 2017 " "Processing ended: Fri Apr 28 17:19:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493417984241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493417984241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493417984241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493417984241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1493417985822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493417985822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 17:19:45 2017 " "Processing started: Fri Apr 28 17:19:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493417985822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493417985822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off psudo -c psudo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off psudo -c psudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493417985822 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493417985902 ""}
{ "Info" "0" "" "Project  = psudo" {  } {  } 0 0 "Project  = psudo" 0 0 "Fitter" 0 0 1493417985902 ""}
{ "Info" "0" "" "Revision = psudo" {  } {  } 0 0 "Revision = psudo" 0 0 "Fitter" 0 0 1493417985902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1493417986102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493417986102 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "psudo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"psudo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493417986222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493417986272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493417986272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493417986592 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493417986682 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493417986682 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 0 { 0 ""} 0 127 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 0 { 0 ""} 0 129 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 0 { 0 ""} 0 131 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493417986682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493417986682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493417986682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493417986682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psudo.sdc " "Synopsys Design Constraints File file not found: 'psudo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493417987452 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493417987452 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1493417987452 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493417987462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493417987462 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493417987492 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493417987532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493417989422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493417989512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493417989542 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493417989632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493417989632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493417989952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "U:/CPRE281/Final proj/psudo gen/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493417992382 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493417992382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493417992552 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1493417992552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493417992552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493417992552 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493417992762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493417992772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493417993002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493417993002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493417993222 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493417993532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/Final proj/psudo gen/output_files/psudo.fit.smsg " "Generated suppressed messages file U:/CPRE281/Final proj/psudo gen/output_files/psudo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493417993922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1871 " "Peak virtual memory: 1871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493417995132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 17:19:55 2017 " "Processing ended: Fri Apr 28 17:19:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493417995132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493417995132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493417995132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493417995132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493417997192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493417997192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 17:19:57 2017 " "Processing started: Fri Apr 28 17:19:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493417997192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493417997192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off psudo -c psudo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off psudo -c psudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493417997192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1493417997572 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493417999582 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493417999702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493418000632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 17:20:00 2017 " "Processing ended: Fri Apr 28 17:20:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493418000632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493418000632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493418000632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493418000632 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493418001454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493418002004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493418002004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 17:20:01 2017 " "Processing started: Fri Apr 28 17:20:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493418002004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta psudo -c psudo " "Command: quartus_sta psudo -c psudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002004 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1493418002084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psudo.sdc " "Synopsys Design Constraints File file not found: 'psudo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002984 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002984 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418002984 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1493418002984 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493418003104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493418003404 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418003944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004054 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004054 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004054 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004294 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493418004334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004464 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004464 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004464 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418004684 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418005494 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418005494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493418005894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 17:20:05 2017 " "Processing ended: Fri Apr 28 17:20:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493418005894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493418005894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493418005894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418005894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493418007404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493418007404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 17:20:07 2017 " "Processing started: Fri Apr 28 17:20:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493418007404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493418007404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off psudo -c psudo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off psudo -c psudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493418007404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1493418007964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_7_1200mv_85c_slow.vo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_7_1200mv_85c_slow.vo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_7_1200mv_0c_slow.vo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_7_1200mv_0c_slow.vo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_min_1200mv_0c_fast.vo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_min_1200mv_0c_fast.vo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo.vo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo.vo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_7_1200mv_85c_v_slow.sdo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_7_1200mv_85c_v_slow.sdo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_7_1200mv_0c_v_slow.sdo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_7_1200mv_0c_v_slow.sdo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_min_1200mv_0c_v_fast.sdo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_min_1200mv_0c_v_fast.sdo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psudo_v.sdo U:/CPRE281/Final proj/psudo gen/simulation/modelsim/ simulation " "Generated file psudo_v.sdo in folder \"U:/CPRE281/Final proj/psudo gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493418008704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493418008844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 17:20:08 2017 " "Processing ended: Fri Apr 28 17:20:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493418008844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493418008844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493418008844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1493418008844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1493418009674 ""}
