---
source: crates/celox/tests/data_access.rs
assertion_line: 219
expression: output
---
=== Evaluation Flip-Flops (eval_apply_ffs) ===

=== Evaluation Flip-Flops (eval_only_ffs) ===

=== Application Flip-Flops (apply_ffs) ===

=== Evaluation Combinational Logic (eval_comb) ===
Execution Unit 0:
  Entry Block: 0
  Registers:
    r0: bit<32>
    r1: bit<64>
    r2: logic<8>
    r3: bit<8>
    r4: logic<8>
    r5: bit<32>
    r6: bit<64>
    r7: logic<8>
    r8: bit<8>
    r9: logic<8>
    r10: bit<64>
    r11: logic<16>
    r12: logic<16>
    r13: bit<32>
    r14: bit<64>
    r15: logic<8>
    r16: bit<8>
    r17: logic<8>
    r18: bit<64>
    r19: logic<24>
    r20: logic<24>
    r21: bit<32>
    r22: bit<64>
    r23: logic<8>
    r24: bit<8>
    r25: logic<8>
    r26: bit<64>
    r27: logic<32>
    r28: logic<32>
    r29: bit<32>
    r30: bit<64>
    r31: logic<2>
    r32: bit<64>
    r33: logic<64>
    r34: logic<64>
    r35: logic<32>
    r36: logic<32>
    r37: logic<32>
    r38: logic<8>
    r39: bit<24>
    r40: bit<64>
    r41: logic<32>
    r42: logic<32>
    r43: logic<32>
    r44: logic<32>
    r45: bit<64>
    r46: logic<8>
    r47: bit<8>
    r48: logic<8>
    r49: bit<64>
    r50: logic<8>
    r51: bit<8>
    r52: logic<8>
    r53: logic<8>
    r54: bit<64>
    r55: logic<8>
    r56: bit<8>
    r57: logic<8>
    r58: bit<64>
    r59: logic<8>
    r60: bit<8>
    r61: logic<8>
    r62: bit<64>
    r63: logic<8>
    r64: bit<8>
    r65: logic<8>
  b0:
    r31 = Load(addr=i (region=0), offset=0, bits=2)
    r38 = Load(addr=val (region=0), offset=0, bits=8)
    r0 = SIRValue(0x1)
    r1 = SIRValue(0x0)
    r2 = r0 Shr r1
    r3 = SIRValue(0xff)
    r4 = r2 And r3
    r5 = SIRValue(0x2)
    r6 = SIRValue(0x0)
    r7 = r5 Shr r6
    r8 = SIRValue(0xff)
    r9 = r7 And r8
    r10 = SIRValue(0x8)
    r11 = r9 Shl r10
    r12 = r4 Or r11
    r13 = SIRValue(0x3)
    r14 = SIRValue(0x0)
    r15 = r13 Shr r14
    r16 = SIRValue(0xff)
    r17 = r15 And r16
    r18 = SIRValue(0x10)
    r19 = r17 Shl r18
    r20 = r12 Or r19
    r21 = SIRValue(0x4)
    r22 = SIRValue(0x0)
    r23 = r21 Shr r22
    r24 = SIRValue(0xff)
    r25 = r23 And r24
    r26 = SIRValue(0x18)
    r27 = r25 Shl r26
    r28 = r20 Or r27
    r29 = SIRValue(0xff)
    r30 = SIRValue(0x0)
    r32 = SIRValue(0x8)
    r33 = r31 Mul r32
    r34 = r30 Add r33
    r35 = r29 Shl r34
    r36 = BitNot r35
    r37 = r28 And r36
    r39 = SIRValue(0x0)
    r40 = SIRValue(0x8)
    r41 = r39 Shl r40
    r42 = r38 Or r41
    r43 = r42 Shl r34
    r44 = r37 Or r43
    r45 = SIRValue(0x18)
    r46 = r44 Shr r45
    r47 = SIRValue(0xff)
    r48 = r46 And r47
    Store(addr=a (region=0), offset=24, bits=8, src_reg = 48)
    r49 = SIRValue(0x10)
    r50 = r44 Shr r49
    r51 = SIRValue(0xff)
    r52 = r50 And r51
    Store(addr=a (region=0), offset=16, bits=8, src_reg = 52)
    r54 = SIRValue(0x0)
    r55 = r52 Shr r54
    r56 = SIRValue(0xff)
    r57 = r55 And r56
    Store(addr=o (region=0), offset=0, bits=8, src_reg = 57)
    r58 = SIRValue(0x8)
    r59 = r44 Shr r58
    r60 = SIRValue(0xff)
    r61 = r59 And r60
    Store(addr=a (region=0), offset=8, bits=8, src_reg = 61)
    r62 = SIRValue(0x0)
    r63 = r44 Shr r62
    r64 = SIRValue(0xff)
    r65 = r63 And r64
    Store(addr=a (region=0), offset=0, bits=8, src_reg = 65)
    Return
