

================================================================
== Vitis HLS Report for 'fpadd503_1'
================================================================
* Date:           Tue May 20 14:30:56 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.760 us|  0.760 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22  |fpadd503_1_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32  |fpadd503_1_Pipeline_VITIS_LOOP_28_2  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41  |fpadd503_1_Pipeline_VITIS_LOOP_34_3  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%carry_220_loc = alloca i32 1"   --->   Operation 7 'alloca' 'carry_220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_23_1, i64 %R_X, i64 %R_Z, i64 %coeff"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_23_1, i64 %R_X, i64 %R_Z, i64 %coeff"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_28_2, i64 %coeff, i1 %carry_220_loc, i64 %p503x2_1"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 11 [1/2] (4.91ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_28_2, i64 %coeff, i1 %carry_220_loc, i64 %p503x2_1"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%carry_220_loc_load = load i1 %carry_220_loc"   --->   Operation 12 'load' 'carry_220_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_34_3, i64 %coeff, i1 %carry_220_loc_load, i64 %p503x2_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/2] (4.91ns)   --->   "%call_ln0 = call void @fpadd503.1_Pipeline_VITIS_LOOP_34_3, i64 %coeff, i1 %carry_220_loc_load, i64 %p503x2_1"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/generic/fp_generic.c:37]   --->   Operation 16 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
carry_220_loc              (alloca                ) [ 0011110]
call_ln0                   (call                  ) [ 0000000]
call_ln0                   (call                  ) [ 0000000]
carry_220_loc_load         (load                  ) [ 0000001]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
call_ln0                   (call                  ) [ 0000000]
ret_ln37                   (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="R_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_Z">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503x2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.1_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.1_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.1_Pipeline_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="carry_220_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_220_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="64" slack="0"/>
<pin id="25" dir="0" index="2" bw="64" slack="0"/>
<pin id="26" dir="0" index="3" bw="64" slack="0"/>
<pin id="27" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="2"/>
<pin id="36" dir="0" index="3" bw="64" slack="0"/>
<pin id="37" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="0" slack="0"/>
<pin id="43" dir="0" index="1" bw="64" slack="0"/>
<pin id="44" dir="0" index="2" bw="1" slack="0"/>
<pin id="45" dir="0" index="3" bw="64" slack="0"/>
<pin id="46" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="50" class="1004" name="carry_220_loc_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="4"/>
<pin id="52" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_220_loc_load/5 "/>
</bind>
</comp>

<comp id="54" class="1005" name="carry_220_loc_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="2"/>
<pin id="56" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry_220_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="8" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="28"><net_src comp="10" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="30"><net_src comp="2" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="22" pin=3"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="47"><net_src comp="14" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="41" pin=3"/></net>

<net id="53"><net_src comp="50" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="57"><net_src comp="18" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="59"><net_src comp="54" pin="1"/><net_sink comp="50" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {1 2 3 4 5 6 }
 - Input state : 
	Port: fpadd503.1 : R_X | {1 2 }
	Port: fpadd503.1 : R_Z | {1 2 }
	Port: fpadd503.1 : coeff | {3 4 5 6 }
	Port: fpadd503.1 : p503x2_1 | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|          | grp_fpadd503_1_Pipeline_VITIS_LOOP_23_1_fu_22 |  3.176  |   210   |   572   |
|   call   | grp_fpadd503_1_Pipeline_VITIS_LOOP_28_2_fu_32 |  3.176  |   207   |   583   |
|          | grp_fpadd503_1_Pipeline_VITIS_LOOP_34_3_fu_41 |  3.176  |   271   |   638   |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  9.528  |   688   |   1793  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|carry_220_loc_reg_54|    1   |
+--------------------+--------+
|        Total       |    1   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   688  |  1793  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   689  |  1793  |
+-----------+--------+--------+--------+
