Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  3 12:24:29 2022
| Host         : LAPTOP-KSO7VHEJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file func_timing_summary_routed.rpt -pb func_timing_summary_routed.pb -rpx func_timing_summary_routed.rpx -warn_on_violation
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.352        0.000                      0                  193        0.161        0.000                      0                  193        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.352        0.000                      0                  193        0.161        0.000                      0                  193        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 2.408ns (51.934%)  route 2.229ns (48.066%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.039     6.773    m/ctr_reg__0[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.070 r  m/y_bo[8]_i_9/O
                         net (fo=3, routed)           0.820     7.890    m/y_bo[8]_i_9_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.152     8.042 r  m/y_bo[4]_i_10/O
                         net (fo=2, routed)           0.370     8.412    m/y_bo[4]_i_10_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.332     8.744 r  m/y_bo[4]_i_5/O
                         net (fo=1, routed)           0.000     8.744    m/y_bo[4]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  m/y_bo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    m/y_bo_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  m/y_bo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    m/y_bo_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  m/y_bo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    m/y_bo_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  m/y_bo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    m/y_bo_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.952 r  m/y_bo_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.952    m/y_bo_reg[20]_i_1_n_6
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[21]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    m/y_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.387ns (51.715%)  route 2.229ns (48.285%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.039     6.773    m/ctr_reg__0[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.070 r  m/y_bo[8]_i_9/O
                         net (fo=3, routed)           0.820     7.890    m/y_bo[8]_i_9_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.152     8.042 r  m/y_bo[4]_i_10/O
                         net (fo=2, routed)           0.370     8.412    m/y_bo[4]_i_10_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.332     8.744 r  m/y_bo[4]_i_5/O
                         net (fo=1, routed)           0.000     8.744    m/y_bo[4]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.276 r  m/y_bo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    m/y_bo_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.390 r  m/y_bo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    m/y_bo_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  m/y_bo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    m/y_bo_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  m/y_bo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    m/y_bo_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.931 r  m/y_bo_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.931    m/y_bo_reg[20]_i_1_n_4
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[23]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    m/y_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.464ns (35.497%)  route 2.660ns (64.503%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.552     9.440    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.592    15.015    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[10]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.380    14.858    m/y_bo_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.464ns (35.497%)  route 2.660ns (64.503%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.552     9.440    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.592    15.015    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[11]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.380    14.858    m/y_bo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.464ns (35.497%)  route 2.660ns (64.503%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.552     9.440    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.592    15.015    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[8]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.380    14.858    m/y_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.464ns (35.497%)  route 2.660ns (64.503%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.552     9.440    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.592    15.015    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[9]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.380    14.858    m/y_bo_reg[9]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.464ns (35.478%)  route 2.662ns (64.522%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.554     9.442    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[20]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.380    14.862    m/y_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.464ns (35.478%)  route 2.662ns (64.522%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.554     9.442    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[21]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.380    14.862    m/y_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.464ns (35.478%)  route 2.662ns (64.522%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.554     9.442    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[22]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.380    14.862    m/y_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 m/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/y_bo_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.464ns (35.478%)  route 2.662ns (64.522%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.713     5.316    m/CLK
    SLICE_X3Y80          FDRE                                         r  m/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.419     5.735 r  m/ctr_reg[1]/Q
                         net (fo=30, routed)          1.465     7.200    m/ctr_reg__0[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.297     7.497 r  m/y_bo[0]_i_19/O
                         net (fo=1, routed)           0.000     7.497    m/y_bo[0]_i_19_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I0_O)      0.238     7.735 r  m/y_bo_reg[0]_i_11/O
                         net (fo=1, routed)           0.644     8.378    m/y_bo_reg[0]_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.298     8.676 r  m/y_bo[0]_i_4/O
                         net (fo=1, routed)           0.000     8.676    m/y_bo[0]_i_4_n_0
    SLICE_X3Y80          MUXF7 (Prop_muxf7_I0_O)      0.212     8.888 r  m/y_bo_reg[0]_i_2/O
                         net (fo=24, routed)          0.554     9.442    m/y_bo_reg[0]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.596    15.019    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[23]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.380    14.862    m/y_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 m/y_bo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.598     1.517    m/CLK
    SLICE_X4Y83          FDRE                                         r  m/y_bo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  m/y_bo_reg[23]/Q
                         net (fo=2, routed)           0.130     1.788    y_bo_reg[23]
    SLICE_X3Y83          FDRE                                         r  m_res_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  m_res_reg[23]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.072     1.627    m_res_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 m/y_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.597     1.516    m/CLK
    SLICE_X4Y82          FDRE                                         r  m/y_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  m/y_bo_reg[19]/Q
                         net (fo=3, routed)           0.130     1.787    y_bo_reg[19]
    SLICE_X5Y82          FDRE                                         r  m_res_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  m_res_reg[19]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.072     1.601    m_res_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 m/y_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m/y_bo_reg[8]/Q
                         net (fo=3, routed)           0.131     1.786    y_bo_reg[8]
    SLICE_X5Y80          FDRE                                         r  m_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  m_res_reg[8]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.070     1.597    m_res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 m/y_bo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.214%)  route 0.171ns (54.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    m/CLK
    SLICE_X4Y81          FDRE                                         r  m/y_bo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  m/y_bo_reg[15]/Q
                         net (fo=3, routed)           0.171     1.827    y_bo_reg[15]
    SLICE_X2Y81          FDRE                                         r  m_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  m_res_reg[15]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.085     1.638    m_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m/y_bo_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.613%)  route 0.138ns (49.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    m/CLK
    SLICE_X4Y81          FDRE                                         r  m/y_bo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  m/y_bo_reg[12]/Q
                         net (fo=3, routed)           0.138     1.794    y_bo_reg[12]
    SLICE_X5Y82          FDRE                                         r  m_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  m_res_reg[12]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.070     1.600    m_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m/y_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.613%)  route 0.138ns (49.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    m/CLK
    SLICE_X4Y79          FDRE                                         r  m/y_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  m/y_bo_reg[4]/Q
                         net (fo=3, routed)           0.138     1.792    y_bo_reg[4]
    SLICE_X5Y78          FDRE                                         r  m_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m_res_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    m_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m/y_bo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.564%)  route 0.138ns (49.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    m/CLK
    SLICE_X4Y80          FDRE                                         r  m/y_bo_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  m/y_bo_reg[10]/Q
                         net (fo=3, routed)           0.138     1.793    y_bo_reg[10]
    SLICE_X5Y80          FDRE                                         r  m_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  m_res_reg[10]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.070     1.597    m_res_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m/y_bo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.564%)  route 0.138ns (49.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.512    m/CLK
    SLICE_X4Y78          FDRE                                         r  m/y_bo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  m/y_bo_reg[2]/Q
                         net (fo=3, routed)           0.138     1.791    y_bo_reg[2]
    SLICE_X5Y78          FDRE                                         r  m_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  m_res_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.070     1.595    m_res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 m/y_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.728%)  route 0.189ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    m/CLK
    SLICE_X4Y79          FDRE                                         r  m/y_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  m/y_bo_reg[6]/Q
                         net (fo=3, routed)           0.189     1.843    y_bo_reg[6]
    SLICE_X3Y79          FDRE                                         r  m_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  m_res_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.072     1.623    m_res_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 m/y_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    m/CLK
    SLICE_X4Y79          FDRE                                         r  m/y_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  m/y_bo_reg[5]/Q
                         net (fo=3, routed)           0.188     1.842    y_bo_reg[5]
    SLICE_X3Y79          FDRE                                         r  m_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  m_res_reg[5]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.070     1.621    m_res_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     FSM_sequential_m_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     FSM_sequential_m_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     m/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     m/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     m/y_bo_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     m/y_bo_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     m/y_bo_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     m/y_bo_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     m/ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     m/ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     m/y_bo_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     m/y_bo_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     m/y_bo_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     m/y_bo_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     m_res_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     m_res_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     m_res_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     m_res_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     m/y_bo_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     m/y_bo_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     m/y_bo_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     m/y_bo_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     m_res_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     m_res_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     m_res_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     m_res_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     m_res_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     s_x_bi_reg[4]/C



